make[1]: Entering directory `/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim'
vsim -c -coverage   -sv_seed 13 +UVM_TESTNAME=mem_sti_test +UVM_VERBOSITY=UVM_MEDIUM -permit_unmatched_virtual_intf +notimingchecks -suppress 8887 -solvefaildebug -solvefailtestcase    -uvmcontrol=none  -printsimstats     -do " coverage save -onexit mem_sti_test.ucdb; set IterationLimit 140000; set NoQuitOnFinish 1;   run -all; quit -f;"  optimized_batch_top_tb  
Reading pref.tcl

# 2023.2_2

# vsim -c -coverage -sv_seed 13 "+UVM_TESTNAME=mem_sti_test" "+UVM_VERBOSITY=UVM_MEDIUM" -permit_unmatched_virtual_intf "+notimingchecks" -suppress 8887 -solvefaildebug -solvefailtestcase -uvmcontrol=none -printsimstats -do " coverage save -onexit mem_sti_test.ucdb; set IterationLimit 140000; set NoQuitOnFinish 1;   run -all; quit -f;" optimized_batch_top_tb 
# Start time: 06:06:57 on Dec 06,2023
# //  Questa Sim
# //  Version 2023.2_2 linux Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.imem_driver_bfm(fast)
# Loading work.imem_monitor_bfm(fast)
# Loading work.uvmf_base_pkg_hdl(fast)
# Loading work.imem_pkg_hdl(fast)
# Loading work.fetch_in_driver_bfm(fast)
# Loading work.fetch_in_monitor_bfm(fast)
# Loading work.fetch_out_driver_bfm(fast)
# Loading work.fetch_out_monitor_bfm(fast)
# Loading work.decode_in_driver_bfm(fast)
# Loading work.decode_in_monitor_bfm(fast)
# Loading work.decode_out_driver_bfm(fast)
# Loading work.decode_out_monitor_bfm(fast)
# Loading work.execute_in_driver_bfm(fast)
# Loading work.execute_in_monitor_bfm(fast)
# Loading work.execute_out_driver_bfm(fast)
# Loading work.execute_out_monitor_bfm(fast)
# Loading work.writeback_in_driver_bfm(fast)
# Loading work.writeback_in_monitor_bfm(fast)
# Loading work.writeback_out_driver_bfm(fast)
# Loading work.writeback_out_monitor_bfm(fast)
# Loading work.memaccess_in_driver_bfm(fast)
# Loading work.memaccess_in_monitor_bfm(fast)
# Loading work.memaccess_out_driver_bfm(fast)
# Loading work.memaccess_out_monitor_bfm(fast)
# Loading work.control_in_driver_bfm(fast)
# Loading work.control_in_monitor_bfm(fast)
# Loading work.control_out_driver_bfm(fast)
# Loading work.control_out_monitor_bfm(fast)
# Loading work.dmem_driver_bfm(fast)
# Loading work.dmem_monitor_bfm(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvmf_base_pkg(fast)
# Loading work.imem_pkg(fast)
# Loading work.dmem_pkg_hdl(fast)
# Loading work.dmem_pkg(fast)
# Loading work.control_out_pkg_hdl(fast)
# Loading work.control_out_pkg(fast)
# Loading work.control_in_pkg_hdl(fast)
# Loading work.control_in_pkg(fast)
# Loading work.lc3_prediction_pkg(fast)
# Loading work.control_env_pkg(fast)
# Loading work.writeback_out_pkg_hdl(fast)
# Loading work.writeback_out_pkg(fast)
# Loading work.writeback_in_pkg_hdl(fast)
# Loading work.writeback_in_pkg(fast)
# Loading work.writeback_env_pkg(fast)
# Loading work.memaccess_out_pkg_hdl(fast)
# Loading work.memaccess_out_pkg(fast)
# Loading work.memaccess_in_pkg_hdl(fast)
# Loading work.memaccess_in_pkg(fast)
# Loading work.memaccess_env_pkg(fast)
# Loading work.execute_out_pkg_hdl(fast)
# Loading work.execute_out_pkg(fast)
# Loading work.execute_in_pkg_hdl(fast)
# Loading work.execute_in_pkg(fast)
# Loading work.execute_env_pkg(fast)
# Loading work.decode_out_pkg_hdl(fast)
# Loading work.decode_out_pkg(fast)
# Loading work.decode_in_pkg_hdl(fast)
# Loading work.decode_in_pkg(fast)
# Loading work.decode_env_pkg(fast)
# Loading work.fetch_out_pkg_hdl(fast)
# Loading work.fetch_out_pkg(fast)
# Loading work.fetch_in_pkg_hdl(fast)
# Loading work.fetch_in_pkg(fast)
# Loading work.fetch_env_pkg(fast)
# Loading work.lc3_env_pkg(fast)
# Loading work.lc3_parameters_pkg(fast)
# Loading work.lc3_sequences_pkg(fast)
# Loading work.lc3_test_pkg(fast)
# Loading work.hvl_top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.hvl_top(fast)
# Loading work.hdl_top(fast)
# Loading work.fetch_in_if_sv_unit(fast)
# Loading work.fetch_in_if(fast__1)
# Loading work.fetch_out_if_sv_unit(fast)
# Loading work.fetch_out_if(fast__1)
# Loading work.decode_in_if_sv_unit(fast)
# Loading work.decode_in_if(fast__1)
# Loading work.decode_out_if_sv_unit(fast)
# Loading work.decode_out_if(fast__1)
# Loading work.execute_in_if_sv_unit(fast)
# Loading work.execute_in_if(fast__1)
# Loading work.execute_out_if_sv_unit(fast)
# Loading work.execute_out_if(fast__1)
# Loading work.writeback_in_if_sv_unit(fast)
# Loading work.writeback_in_if(fast__1)
# Loading work.writeback_out_if_sv_unit(fast)
# Loading work.writeback_out_if(fast__1)
# Loading work.memaccess_in_if_sv_unit(fast)
# Loading work.memaccess_in_if(fast__1)
# Loading work.memaccess_out_if_sv_unit(fast)
# Loading work.memaccess_out_if(fast__1)
# Loading work.control_in_if_sv_unit(fast)
# Loading work.control_in_if(fast__1)
# Loading work.control_out_if_sv_unit(fast)
# Loading work.control_out_if(fast__1)
# Loading work.imem_if_sv_unit(fast)
# Loading work.imem_if(fast__1)
# Loading work.dmem_if_sv_unit(fast)
# Loading work.dmem_if(fast__1)
# Loading work.fetch_in_monitor_bfm_sv_unit(fast)
# Loading work.fetch_in_monitor_bfm(fast__1)
# Loading work.fetch_out_monitor_bfm_sv_unit(fast)
# Loading work.fetch_out_monitor_bfm(fast__1)
# Loading work.decode_in_monitor_bfm_sv_unit(fast)
# Loading work.decode_in_monitor_bfm(fast__1)
# Loading work.decode_out_monitor_bfm_sv_unit(fast)
# Loading work.decode_out_monitor_bfm(fast__1)
# Loading work.execute_in_monitor_bfm_sv_unit(fast)
# Loading work.execute_in_monitor_bfm(fast__1)
# Loading work.execute_out_monitor_bfm_sv_unit(fast)
# Loading work.execute_out_monitor_bfm(fast__1)
# Loading work.writeback_in_monitor_bfm_sv_unit(fast)
# Loading work.writeback_in_monitor_bfm(fast__1)
# Loading work.writeback_out_monitor_bfm_sv_unit(fast)
# Loading work.writeback_out_monitor_bfm(fast__1)
# Loading work.memaccess_in_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_in_monitor_bfm(fast__1)
# Loading work.memaccess_out_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_out_monitor_bfm(fast__1)
# Loading work.control_in_monitor_bfm_sv_unit(fast)
# Loading work.control_in_monitor_bfm(fast__1)
# Loading work.control_out_monitor_bfm_sv_unit(fast)
# Loading work.control_out_monitor_bfm(fast__1)
# Loading work.imem_monitor_bfm_sv_unit(fast)
# Loading work.imem_monitor_bfm(fast__1)
# Loading work.dmem_monitor_bfm_sv_unit(fast)
# Loading work.dmem_monitor_bfm(fast__1)
# Loading work.imem_driver_bfm_sv_unit(fast)
# Loading work.imem_driver_bfm(fast__1)
# Loading work.dmem_driver_bfm_sv_unit(fast)
# Loading work.dmem_driver_bfm(fast__1)
# Loading work.LC3(fast)
# Loading /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/uvm-1.1d/linux/uvm_dpi.so
#  coverage save -onexit mem_sti_test.ucdb
#  set IterationLimit 140000
# 140000
#  set NoQuitOnFinish 1
# 1
#    run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ----------------------------------------------------------------
# //  UVM Framework 
# //  Version 2023.3
# //  (C) 2013-2023 Siemens Corporation
# //  Digital Industries Software
# //  Siemens EDA
# //  All Rights Reserved.
# ----------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init()
# Entered into hvl top
# UVM_INFO @ 0: reporter [RNTST] Running test mem_sti_test...
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.control_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.execute_env.exe_pred [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] end_of_test_empty_check has been turned off
# UVM_WARNING @ 0: uvm_test_top.environment.fetch_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.imem_resp.imem_resp_coverage [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that transaction variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.writeback_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_INFO @ 0: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] bfm.start_monitoring() 
# UVM_INFO @ 20: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 20: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x0 ACTUAL: npc:0x0000 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 20: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 30: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 30: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x0 
# UVM_INFO @ 30: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 40: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 40: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 50: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 50: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 50: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 50: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 60: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 60: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 60: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 60: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 70: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 70: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 70: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 70: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 80: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 80: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 80: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 80: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 90: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3002 pc:0x3001 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 90: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 90: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 90: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3003 pc:0x3002 instrmem_rd:0x1 ACTUAL: npc:0x3002 pc:0x3001 instrmem_rd:0x1 
# UVM_INFO @ 100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x0 pcoffset9:0x000 instruction:0x2000 npc_in:0x3002 
# UVM_INFO @ 100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x1 ACTUAL: npc:0x3003 pc:0x3002 instrmem_rd:0x1 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x1 pcoffset9:0x000 instruction:0x2200 npc_in:0x3003 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 
# UVM_INFO @ 110: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x0 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x1 
# UVM_INFO @ 120: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 
# UVM_INFO @ 120: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 
# UVM_INFO @ 120: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3001 M_Data:0x0000 IR_Exec:0x2000 pcout:0x3001 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3001 M_Data:0x0000 IR_Exec:0x2000 pcout:0x3001 
# UVM_INFO @ 120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x0 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x0 
# UVM_INFO @ 130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3005 pc:0x3004 instrmem_rd:0x1 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x2 pcoffset9:0x000 instruction:0x2400 npc_in:0x3004 
# UVM_INFO @ 140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3005 pc:0x3004 instrmem_rd:0x0 ACTUAL: npc:0x3005 pc:0x3004 instrmem_rd:0x1 
# UVM_INFO @ 150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 
# UVM_INFO @ 150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 
# UVM_INFO @ 150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3002 M_Data:0x0000 IR_Exec:0x2200 pcout:0x3002 ACTUAL: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3002 M_Data:0x0000 IR_Exec:0x2200 pcout:0x3002 
# UVM_INFO @ 150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3006 pc:0x3005 instrmem_rd:0x1 ACTUAL: npc:0x3005 pc:0x3004 instrmem_rd:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x3 pcoffset9:0x000 instruction:0x2600 npc_in:0x3005 
# UVM_INFO @ 160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3006 pc:0x3005 instrmem_rd:0x0 ACTUAL: npc:0x3006 pc:0x3005 instrmem_rd:0x1 
# UVM_INFO @ 170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 
# UVM_INFO @ 170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 
# UVM_INFO @ 170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3003 M_Data:0x0000 IR_Exec:0x2400 pcout:0x3003 ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3003 M_Data:0x0000 IR_Exec:0x2400 pcout:0x3003 
# UVM_INFO @ 170: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3007 pc:0x3006 instrmem_rd:0x1 ACTUAL: npc:0x3006 pc:0x3005 instrmem_rd:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x4 pcoffset9:0x000 instruction:0x2800 npc_in:0x3006 
# UVM_INFO @ 180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3007 pc:0x3006 instrmem_rd:0x0 ACTUAL: npc:0x3007 pc:0x3006 instrmem_rd:0x1 
# UVM_INFO @ 190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 
# UVM_INFO @ 190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 
# UVM_INFO @ 190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3004 M_Data:0x0000 IR_Exec:0x2600 pcout:0x3004 ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3004 M_Data:0x0000 IR_Exec:0x2600 pcout:0x3004 
# UVM_INFO @ 190: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3004 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3004 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3008 pc:0x3007 instrmem_rd:0x1 ACTUAL: npc:0x3007 pc:0x3006 instrmem_rd:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x5 pcoffset9:0x000 instruction:0x2a00 npc_in:0x3007 
# UVM_INFO @ 200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3008 pc:0x3007 instrmem_rd:0x0 ACTUAL: npc:0x3008 pc:0x3007 instrmem_rd:0x1 
# UVM_INFO @ 210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 
# UVM_INFO @ 210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 
# UVM_INFO @ 210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3005 M_Data:0x0000 IR_Exec:0x2800 pcout:0x3005 ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3005 M_Data:0x0000 IR_Exec:0x2800 pcout:0x3005 
# UVM_INFO @ 210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3005 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3005 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3009 pc:0x3008 instrmem_rd:0x1 ACTUAL: npc:0x3008 pc:0x3007 instrmem_rd:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x6 pcoffset9:0x000 instruction:0x2c00 npc_in:0x3008 
# UVM_INFO @ 220: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3009 pc:0x3008 instrmem_rd:0x0 ACTUAL: npc:0x3009 pc:0x3008 instrmem_rd:0x1 
# UVM_INFO @ 230: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 
# UVM_INFO @ 230: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 
# UVM_INFO @ 230: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3006 M_Data:0x0000 IR_Exec:0x2a00 pcout:0x3006 ACTUAL: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3006 M_Data:0x0000 IR_Exec:0x2a00 pcout:0x3006 
# UVM_INFO @ 230: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3006 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3006 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 instrmem_rd:0x1 ACTUAL: npc:0x3009 pc:0x3008 instrmem_rd:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x7 pcoffset9:0x000 instruction:0x2e00 npc_in:0x3009 
# UVM_INFO @ 240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 instrmem_rd:0x0 ACTUAL: npc:0x300a pc:0x3009 instrmem_rd:0x1 
# UVM_INFO @ 250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 
# UVM_INFO @ 250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 
# UVM_INFO @ 250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3007 M_Data:0x0000 IR_Exec:0x2c00 pcout:0x3007 ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3007 M_Data:0x0000 IR_Exec:0x2c00 pcout:0x3007 
# UVM_INFO @ 250: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300b pc:0x300a instrmem_rd:0x1 ACTUAL: npc:0x300a pc:0x3009 instrmem_rd:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x6 pcoffset9:0x030 instruction:0xbc30 npc_in:0x300a 
# UVM_INFO @ 260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300b pc:0x300a instrmem_rd:0x0 ACTUAL: npc:0x300b pc:0x300a instrmem_rd:0x1 
# UVM_INFO @ 270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300a ir_var:0xbc30 
# UVM_INFO @ 270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300a ir_var:0xbc30 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300a ir_var:0xbc30 
# UVM_INFO @ 270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3008 M_Data:0x0000 IR_Exec:0x2e00 pcout:0x3008 ACTUAL: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3008 M_Data:0x0000 IR_Exec:0x2e00 pcout:0x3008 
# UVM_INFO @ 270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3008 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3008 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300c pc:0x300b instrmem_rd:0x1 ACTUAL: npc:0x300b pc:0x300a instrmem_rd:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x3 pcoffset9:0x17f instruction:0xb77f npc_in:0x300b 
# UVM_INFO @ 280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300c pc:0x300b instrmem_rd:0x0 ACTUAL: npc:0x300c pc:0x300b instrmem_rd:0x1 
# UVM_INFO @ 290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300b ir_var:0xb77f 
# UVM_INFO @ 290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300b ir_var:0xb77f ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300b ir_var:0xb77f 
# UVM_INFO @ 290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3039 M_Data:0x0000 IR_Exec:0xbc30 pcout:0x3039 ACTUAL: sr1:0x0 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3039 M_Data:0x0000 IR_Exec:0xbc30 pcout:0x3039 
# UVM_INFO @ 290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3039 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3039 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300c pc:0x300b instrmem_rd:0x0 ACTUAL: npc:0x300c pc:0x300b instrmem_rd:0x0 
# UVM_INFO @ 300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300c pc:0x300b instrmem_rd:0x0 ACTUAL: npc:0x300c pc:0x300b instrmem_rd:0x0 
# UVM_INFO @ 310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300d pc:0x300c instrmem_rd:0x1 ACTUAL: npc:0x300c pc:0x300b instrmem_rd:0x0 
# UVM_INFO @ 320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x3 pcoffset9:0x1f5 instruction:0xb7f5 npc_in:0x300c 
# UVM_INFO @ 320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300d pc:0x300c instrmem_rd:0x0 ACTUAL: npc:0x300d pc:0x300c instrmem_rd:0x1 
# UVM_INFO @ 330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300c ir_var:0xb7f5 
# UVM_INFO @ 330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300c ir_var:0xb7f5 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300c ir_var:0xb7f5 
# UVM_INFO @ 330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f89 M_Data:0x0000 IR_Exec:0xb77f pcout:0x2f89 ACTUAL: sr1:0x5 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f89 M_Data:0x0000 IR_Exec:0xb77f pcout:0x2f89 
# UVM_INFO @ 330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f89 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f89 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300d pc:0x300c instrmem_rd:0x0 ACTUAL: npc:0x300d pc:0x300c instrmem_rd:0x0 
# UVM_INFO @ 340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300d pc:0x300c instrmem_rd:0x0 ACTUAL: npc:0x300d pc:0x300c instrmem_rd:0x0 
# UVM_INFO @ 350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300e pc:0x300d instrmem_rd:0x1 ACTUAL: npc:0x300d pc:0x300c instrmem_rd:0x0 
# UVM_INFO @ 360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x5 pcoffset9:0x099 instruction:0xba99 npc_in:0x300d 
# UVM_INFO @ 360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300e pc:0x300d instrmem_rd:0x0 ACTUAL: npc:0x300e pc:0x300d instrmem_rd:0x1 
# UVM_INFO @ 370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300d ir_var:0xba99 
# UVM_INFO @ 370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300d ir_var:0xba99 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300d ir_var:0xba99 
# UVM_INFO @ 370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3000 M_Data:0x0000 IR_Exec:0xb7f5 pcout:0x3000 ACTUAL: sr1:0x7 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3000 M_Data:0x0000 IR_Exec:0xb7f5 pcout:0x3000 
# UVM_INFO @ 370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300e pc:0x300d instrmem_rd:0x0 ACTUAL: npc:0x300e pc:0x300d instrmem_rd:0x0 
# UVM_INFO @ 380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300e pc:0x300d instrmem_rd:0x0 ACTUAL: npc:0x300e pc:0x300d instrmem_rd:0x0 
# UVM_INFO @ 390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300f pc:0x300e instrmem_rd:0x1 ACTUAL: npc:0x300e pc:0x300d instrmem_rd:0x0 
# UVM_INFO @ 400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x3 pcoffset9:0x00b instruction:0xb60b npc_in:0x300e 
# UVM_INFO @ 400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300f pc:0x300e instrmem_rd:0x0 ACTUAL: npc:0x300f pc:0x300e instrmem_rd:0x1 
# UVM_INFO @ 410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300e ir_var:0xb60b 
# UVM_INFO @ 410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300e ir_var:0xb60b ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300e ir_var:0xb60b 
# UVM_INFO @ 410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30a5 M_Data:0x0000 IR_Exec:0xba99 pcout:0x30a5 ACTUAL: sr1:0x2 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30a5 M_Data:0x0000 IR_Exec:0xba99 pcout:0x30a5 
# UVM_INFO @ 410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30a5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30a5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300f pc:0x300e instrmem_rd:0x0 ACTUAL: npc:0x300f pc:0x300e instrmem_rd:0x0 
# UVM_INFO @ 420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300f pc:0x300e instrmem_rd:0x0 ACTUAL: npc:0x300f pc:0x300e instrmem_rd:0x0 
# UVM_INFO @ 430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3010 pc:0x300f instrmem_rd:0x1 ACTUAL: npc:0x300f pc:0x300e instrmem_rd:0x0 
# UVM_INFO @ 440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x6 pcoffset9:0x199 instruction:0xbd99 npc_in:0x300f 
# UVM_INFO @ 440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3010 pc:0x300f instrmem_rd:0x0 ACTUAL: npc:0x3010 pc:0x300f instrmem_rd:0x1 
# UVM_INFO @ 450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300f ir_var:0xbd99 
# UVM_INFO @ 450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300f ir_var:0xbd99 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x300f ir_var:0xbd99 
# UVM_INFO @ 450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3018 M_Data:0x0000 IR_Exec:0xb60b pcout:0x3018 ACTUAL: sr1:0x0 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3018 M_Data:0x0000 IR_Exec:0xb60b pcout:0x3018 
# UVM_INFO @ 450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3018 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3018 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3010 pc:0x300f instrmem_rd:0x0 ACTUAL: npc:0x3010 pc:0x300f instrmem_rd:0x0 
# UVM_INFO @ 460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3010 pc:0x300f instrmem_rd:0x0 ACTUAL: npc:0x3010 pc:0x300f instrmem_rd:0x0 
# UVM_INFO @ 470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3011 pc:0x3010 instrmem_rd:0x1 ACTUAL: npc:0x3010 pc:0x300f instrmem_rd:0x0 
# UVM_INFO @ 480: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x3 pcoffset9:0x1db instruction:0xb7db npc_in:0x3010 
# UVM_INFO @ 480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3011 pc:0x3010 instrmem_rd:0x0 ACTUAL: npc:0x3011 pc:0x3010 instrmem_rd:0x1 
# UVM_INFO @ 490: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3010 ir_var:0xb7db 
# UVM_INFO @ 490: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3010 ir_var:0xb7db ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3010 ir_var:0xb7db 
# UVM_INFO @ 490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fa7 M_Data:0x0000 IR_Exec:0xbd99 pcout:0x2fa7 ACTUAL: sr1:0x6 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fa7 M_Data:0x0000 IR_Exec:0xbd99 pcout:0x2fa7 
# UVM_INFO @ 490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fa7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fa7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3011 pc:0x3010 instrmem_rd:0x0 ACTUAL: npc:0x3011 pc:0x3010 instrmem_rd:0x0 
# UVM_INFO @ 500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3011 pc:0x3010 instrmem_rd:0x0 ACTUAL: npc:0x3011 pc:0x3010 instrmem_rd:0x0 
# UVM_INFO @ 510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3012 pc:0x3011 instrmem_rd:0x1 ACTUAL: npc:0x3011 pc:0x3010 instrmem_rd:0x0 
# UVM_INFO @ 520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x6 pcoffset9:0x186 instruction:0xbd86 npc_in:0x3011 
# UVM_INFO @ 520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3012 pc:0x3011 instrmem_rd:0x0 ACTUAL: npc:0x3012 pc:0x3011 instrmem_rd:0x1 
# UVM_INFO @ 530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3011 ir_var:0xbd86 
# UVM_INFO @ 530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3011 ir_var:0xbd86 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3011 ir_var:0xbd86 
# UVM_INFO @ 530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fea M_Data:0x0000 IR_Exec:0xb7db pcout:0x2fea ACTUAL: sr1:0x7 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fea M_Data:0x0000 IR_Exec:0xb7db pcout:0x2fea 
# UVM_INFO @ 530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fea dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fea dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3012 pc:0x3011 instrmem_rd:0x0 ACTUAL: npc:0x3012 pc:0x3011 instrmem_rd:0x0 
# UVM_INFO @ 540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3012 pc:0x3011 instrmem_rd:0x0 ACTUAL: npc:0x3012 pc:0x3011 instrmem_rd:0x0 
# UVM_INFO @ 550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3013 pc:0x3012 instrmem_rd:0x1 ACTUAL: npc:0x3012 pc:0x3011 instrmem_rd:0x0 
# UVM_INFO @ 560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x0 pcoffset9:0x0fc instruction:0xb0fc npc_in:0x3012 
# UVM_INFO @ 560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3013 pc:0x3012 instrmem_rd:0x0 ACTUAL: npc:0x3013 pc:0x3012 instrmem_rd:0x1 
# UVM_INFO @ 570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3012 ir_var:0xb0fc 
# UVM_INFO @ 570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3012 ir_var:0xb0fc ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3012 ir_var:0xb0fc 
# UVM_INFO @ 570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f96 M_Data:0x0000 IR_Exec:0xbd86 pcout:0x2f96 ACTUAL: sr1:0x6 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f96 M_Data:0x0000 IR_Exec:0xbd86 pcout:0x2f96 
# UVM_INFO @ 570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f96 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f96 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3013 pc:0x3012 instrmem_rd:0x0 ACTUAL: npc:0x3013 pc:0x3012 instrmem_rd:0x0 
# UVM_INFO @ 580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3013 pc:0x3012 instrmem_rd:0x0 ACTUAL: npc:0x3013 pc:0x3012 instrmem_rd:0x0 
# UVM_INFO @ 590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3014 pc:0x3013 instrmem_rd:0x1 ACTUAL: npc:0x3013 pc:0x3012 instrmem_rd:0x0 
# UVM_INFO @ 600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x1 pcoffset9:0x02e instruction:0xb22e npc_in:0x3013 
# UVM_INFO @ 600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3014 pc:0x3013 instrmem_rd:0x0 ACTUAL: npc:0x3014 pc:0x3013 instrmem_rd:0x1 
# UVM_INFO @ 610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3013 ir_var:0xb22e 
# UVM_INFO @ 610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3013 ir_var:0xb22e ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3013 ir_var:0xb22e 
# UVM_INFO @ 610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x310d M_Data:0x0000 IR_Exec:0xb0fc pcout:0x310d ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x310d M_Data:0x0000 IR_Exec:0xb0fc pcout:0x310d 
# UVM_INFO @ 610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x310d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x310d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3014 pc:0x3013 instrmem_rd:0x0 ACTUAL: npc:0x3014 pc:0x3013 instrmem_rd:0x0 
# UVM_INFO @ 620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3014 pc:0x3013 instrmem_rd:0x0 ACTUAL: npc:0x3014 pc:0x3013 instrmem_rd:0x0 
# UVM_INFO @ 630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3015 pc:0x3014 instrmem_rd:0x1 ACTUAL: npc:0x3014 pc:0x3013 instrmem_rd:0x0 
# UVM_INFO @ 640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x0 pcoffset9:0x183 instruction:0xb183 npc_in:0x3014 
# UVM_INFO @ 640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3015 pc:0x3014 instrmem_rd:0x0 ACTUAL: npc:0x3015 pc:0x3014 instrmem_rd:0x1 
# UVM_INFO @ 650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3014 ir_var:0xb183 
# UVM_INFO @ 650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3014 ir_var:0xb183 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3014 ir_var:0xb183 
# UVM_INFO @ 650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3040 M_Data:0x0000 IR_Exec:0xb22e pcout:0x3040 ACTUAL: sr1:0x0 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3040 M_Data:0x0000 IR_Exec:0xb22e pcout:0x3040 
# UVM_INFO @ 650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3040 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3040 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3015 pc:0x3014 instrmem_rd:0x0 ACTUAL: npc:0x3015 pc:0x3014 instrmem_rd:0x0 
# UVM_INFO @ 660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3015 pc:0x3014 instrmem_rd:0x0 ACTUAL: npc:0x3015 pc:0x3014 instrmem_rd:0x0 
# UVM_INFO @ 670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3016 pc:0x3015 instrmem_rd:0x1 ACTUAL: npc:0x3015 pc:0x3014 instrmem_rd:0x0 
# UVM_INFO @ 680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x3 pcoffset9:0x005 instruction:0xb605 npc_in:0x3015 
# UVM_INFO @ 680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3016 pc:0x3015 instrmem_rd:0x0 ACTUAL: npc:0x3016 pc:0x3015 instrmem_rd:0x1 
# UVM_INFO @ 690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3015 ir_var:0xb605 
# UVM_INFO @ 690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3015 ir_var:0xb605 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3015 ir_var:0xb605 
# UVM_INFO @ 690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f96 M_Data:0x0000 IR_Exec:0xb183 pcout:0x2f96 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f96 M_Data:0x0000 IR_Exec:0xb183 pcout:0x2f96 
# UVM_INFO @ 690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f96 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f96 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3016 pc:0x3015 instrmem_rd:0x0 ACTUAL: npc:0x3016 pc:0x3015 instrmem_rd:0x0 
# UVM_INFO @ 700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3016 pc:0x3015 instrmem_rd:0x0 ACTUAL: npc:0x3016 pc:0x3015 instrmem_rd:0x0 
# UVM_INFO @ 710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3017 pc:0x3016 instrmem_rd:0x1 ACTUAL: npc:0x3016 pc:0x3015 instrmem_rd:0x0 
# UVM_INFO @ 720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x1 pcoffset9:0x0db instruction:0xb2db npc_in:0x3016 
# UVM_INFO @ 720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3017 pc:0x3016 instrmem_rd:0x0 ACTUAL: npc:0x3017 pc:0x3016 instrmem_rd:0x1 
# UVM_INFO @ 730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3016 ir_var:0xb2db 
# UVM_INFO @ 730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3016 ir_var:0xb2db ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3016 ir_var:0xb2db 
# UVM_INFO @ 730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3019 M_Data:0x0000 IR_Exec:0xb605 pcout:0x3019 ACTUAL: sr1:0x0 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3019 M_Data:0x0000 IR_Exec:0xb605 pcout:0x3019 
# UVM_INFO @ 730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3019 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3019 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3017 pc:0x3016 instrmem_rd:0x0 ACTUAL: npc:0x3017 pc:0x3016 instrmem_rd:0x0 
# UVM_INFO @ 740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3017 pc:0x3016 instrmem_rd:0x0 ACTUAL: npc:0x3017 pc:0x3016 instrmem_rd:0x0 
# UVM_INFO @ 750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3018 pc:0x3017 instrmem_rd:0x1 ACTUAL: npc:0x3017 pc:0x3016 instrmem_rd:0x0 
# UVM_INFO @ 760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x2 pcoffset9:0x025 instruction:0xb425 npc_in:0x3017 
# UVM_INFO @ 760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3018 pc:0x3017 instrmem_rd:0x0 ACTUAL: npc:0x3018 pc:0x3017 instrmem_rd:0x1 
# UVM_INFO @ 770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3017 ir_var:0xb425 
# UVM_INFO @ 770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3017 ir_var:0xb425 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3017 ir_var:0xb425 
# UVM_INFO @ 770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30f0 M_Data:0x0000 IR_Exec:0xb2db pcout:0x30f0 ACTUAL: sr1:0x3 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30f0 M_Data:0x0000 IR_Exec:0xb2db pcout:0x30f0 
# UVM_INFO @ 770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30f0 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30f0 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3018 pc:0x3017 instrmem_rd:0x0 ACTUAL: npc:0x3018 pc:0x3017 instrmem_rd:0x0 
# UVM_INFO @ 780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3018 pc:0x3017 instrmem_rd:0x0 ACTUAL: npc:0x3018 pc:0x3017 instrmem_rd:0x0 
# UVM_INFO @ 790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3019 pc:0x3018 instrmem_rd:0x1 ACTUAL: npc:0x3018 pc:0x3017 instrmem_rd:0x0 
# UVM_INFO @ 800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x4 pcoffset9:0x02b instruction:0xb82b npc_in:0x3018 
# UVM_INFO @ 800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3019 pc:0x3018 instrmem_rd:0x0 ACTUAL: npc:0x3019 pc:0x3018 instrmem_rd:0x1 
# UVM_INFO @ 810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3018 ir_var:0xb82b 
# UVM_INFO @ 810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3018 ir_var:0xb82b ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3018 ir_var:0xb82b 
# UVM_INFO @ 810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x303b M_Data:0x0000 IR_Exec:0xb425 pcout:0x303b ACTUAL: sr1:0x0 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x303b M_Data:0x0000 IR_Exec:0xb425 pcout:0x303b 
# UVM_INFO @ 810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x303b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x303b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3019 pc:0x3018 instrmem_rd:0x0 ACTUAL: npc:0x3019 pc:0x3018 instrmem_rd:0x0 
# UVM_INFO @ 820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3019 pc:0x3018 instrmem_rd:0x0 ACTUAL: npc:0x3019 pc:0x3018 instrmem_rd:0x0 
# UVM_INFO @ 830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301a pc:0x3019 instrmem_rd:0x1 ACTUAL: npc:0x3019 pc:0x3018 instrmem_rd:0x0 
# UVM_INFO @ 840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x0 pcoffset9:0x150 instruction:0xb150 npc_in:0x3019 
# UVM_INFO @ 840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301a pc:0x3019 instrmem_rd:0x0 ACTUAL: npc:0x301a pc:0x3019 instrmem_rd:0x1 
# UVM_INFO @ 850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3019 ir_var:0xb150 
# UVM_INFO @ 850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3019 ir_var:0xb150 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3019 ir_var:0xb150 
# UVM_INFO @ 850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3042 M_Data:0x0000 IR_Exec:0xb82b pcout:0x3042 ACTUAL: sr1:0x0 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3042 M_Data:0x0000 IR_Exec:0xb82b pcout:0x3042 
# UVM_INFO @ 850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3042 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3042 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301a pc:0x3019 instrmem_rd:0x0 ACTUAL: npc:0x301a pc:0x3019 instrmem_rd:0x0 
# UVM_INFO @ 860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301a pc:0x3019 instrmem_rd:0x0 ACTUAL: npc:0x301a pc:0x3019 instrmem_rd:0x0 
# UVM_INFO @ 870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301b pc:0x301a instrmem_rd:0x1 ACTUAL: npc:0x301a pc:0x3019 instrmem_rd:0x0 
# UVM_INFO @ 880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x4 pcoffset9:0x1e9 instruction:0xb9e9 npc_in:0x301a 
# UVM_INFO @ 880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301b pc:0x301a instrmem_rd:0x0 ACTUAL: npc:0x301b pc:0x301a instrmem_rd:0x1 
# UVM_INFO @ 890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301a ir_var:0xb9e9 
# UVM_INFO @ 890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301a ir_var:0xb9e9 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301a ir_var:0xb9e9 
# UVM_INFO @ 890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f68 M_Data:0x0000 IR_Exec:0xb150 pcout:0x2f68 ACTUAL: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f68 M_Data:0x0000 IR_Exec:0xb150 pcout:0x2f68 
# UVM_INFO @ 890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f68 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f68 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301b pc:0x301a instrmem_rd:0x0 ACTUAL: npc:0x301b pc:0x301a instrmem_rd:0x0 
# UVM_INFO @ 900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301b pc:0x301a instrmem_rd:0x0 ACTUAL: npc:0x301b pc:0x301a instrmem_rd:0x0 
# UVM_INFO @ 910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301c pc:0x301b instrmem_rd:0x1 ACTUAL: npc:0x301b pc:0x301a instrmem_rd:0x0 
# UVM_INFO @ 920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x5 pcoffset9:0x05c instruction:0xba5c npc_in:0x301b 
# UVM_INFO @ 920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301c pc:0x301b instrmem_rd:0x0 ACTUAL: npc:0x301c pc:0x301b instrmem_rd:0x1 
# UVM_INFO @ 930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301b ir_var:0xba5c 
# UVM_INFO @ 930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301b ir_var:0xba5c ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301b ir_var:0xba5c 
# UVM_INFO @ 930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3002 M_Data:0x0000 IR_Exec:0xb9e9 pcout:0x3002 ACTUAL: sr1:0x7 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3002 M_Data:0x0000 IR_Exec:0xb9e9 pcout:0x3002 
# UVM_INFO @ 930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301c pc:0x301b instrmem_rd:0x0 ACTUAL: npc:0x301c pc:0x301b instrmem_rd:0x0 
# UVM_INFO @ 940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301c pc:0x301b instrmem_rd:0x0 ACTUAL: npc:0x301c pc:0x301b instrmem_rd:0x0 
# UVM_INFO @ 950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301d pc:0x301c instrmem_rd:0x1 ACTUAL: npc:0x301c pc:0x301b instrmem_rd:0x0 
# UVM_INFO @ 960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x0 pcoffset9:0x1db instruction:0xb1db npc_in:0x301c 
# UVM_INFO @ 960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301d pc:0x301c instrmem_rd:0x0 ACTUAL: npc:0x301d pc:0x301c instrmem_rd:0x1 
# UVM_INFO @ 970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301c ir_var:0xb1db 
# UVM_INFO @ 970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301c ir_var:0xb1db ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301c ir_var:0xb1db 
# UVM_INFO @ 970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3076 M_Data:0x0000 IR_Exec:0xba5c pcout:0x3076 ACTUAL: sr1:0x1 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3076 M_Data:0x0000 IR_Exec:0xba5c pcout:0x3076 
# UVM_INFO @ 970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3076 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3076 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301d pc:0x301c instrmem_rd:0x0 ACTUAL: npc:0x301d pc:0x301c instrmem_rd:0x0 
# UVM_INFO @ 980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301d pc:0x301c instrmem_rd:0x0 ACTUAL: npc:0x301d pc:0x301c instrmem_rd:0x0 
# UVM_INFO @ 990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301e pc:0x301d instrmem_rd:0x1 ACTUAL: npc:0x301d pc:0x301c instrmem_rd:0x0 
# UVM_INFO @ 1000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x0 pcoffset9:0x055 instruction:0xb055 npc_in:0x301d 
# UVM_INFO @ 1000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301e pc:0x301d instrmem_rd:0x0 ACTUAL: npc:0x301e pc:0x301d instrmem_rd:0x1 
# UVM_INFO @ 1010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301d ir_var:0xb055 
# UVM_INFO @ 1010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301d ir_var:0xb055 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301d ir_var:0xb055 
# UVM_INFO @ 1010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2ff6 M_Data:0x0000 IR_Exec:0xb1db pcout:0x2ff6 ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2ff6 M_Data:0x0000 IR_Exec:0xb1db pcout:0x2ff6 
# UVM_INFO @ 1010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2ff6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2ff6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301e pc:0x301d instrmem_rd:0x0 ACTUAL: npc:0x301e pc:0x301d instrmem_rd:0x0 
# UVM_INFO @ 1020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301e pc:0x301d instrmem_rd:0x0 ACTUAL: npc:0x301e pc:0x301d instrmem_rd:0x0 
# UVM_INFO @ 1030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301f pc:0x301e instrmem_rd:0x1 ACTUAL: npc:0x301e pc:0x301d instrmem_rd:0x0 
# UVM_INFO @ 1040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x0 pcoffset9:0x11c instruction:0xb11c npc_in:0x301e 
# UVM_INFO @ 1040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301f pc:0x301e instrmem_rd:0x0 ACTUAL: npc:0x301f pc:0x301e instrmem_rd:0x1 
# UVM_INFO @ 1050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301e ir_var:0xb11c 
# UVM_INFO @ 1050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301e ir_var:0xb11c ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301e ir_var:0xb11c 
# UVM_INFO @ 1050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3071 M_Data:0x0000 IR_Exec:0xb055 pcout:0x3071 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3071 M_Data:0x0000 IR_Exec:0xb055 pcout:0x3071 
# UVM_INFO @ 1050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3071 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3071 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301f pc:0x301e instrmem_rd:0x0 ACTUAL: npc:0x301f pc:0x301e instrmem_rd:0x0 
# UVM_INFO @ 1060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301f pc:0x301e instrmem_rd:0x0 ACTUAL: npc:0x301f pc:0x301e instrmem_rd:0x0 
# UVM_INFO @ 1070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3020 pc:0x301f instrmem_rd:0x1 ACTUAL: npc:0x301f pc:0x301e instrmem_rd:0x0 
# UVM_INFO @ 1080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x0 pcoffset9:0x046 instruction:0xb046 npc_in:0x301f 
# UVM_INFO @ 1080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3020 pc:0x301f instrmem_rd:0x0 ACTUAL: npc:0x3020 pc:0x301f instrmem_rd:0x1 
# UVM_INFO @ 1090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301f ir_var:0xb046 
# UVM_INFO @ 1090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301f ir_var:0xb046 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x301f ir_var:0xb046 
# UVM_INFO @ 1090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f39 M_Data:0x0000 IR_Exec:0xb11c pcout:0x2f39 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f39 M_Data:0x0000 IR_Exec:0xb11c pcout:0x2f39 
# UVM_INFO @ 1090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f39 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f39 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3020 pc:0x301f instrmem_rd:0x0 ACTUAL: npc:0x3020 pc:0x301f instrmem_rd:0x0 
# UVM_INFO @ 1100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3020 pc:0x301f instrmem_rd:0x0 ACTUAL: npc:0x3020 pc:0x301f instrmem_rd:0x0 
# UVM_INFO @ 1110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3021 pc:0x3020 instrmem_rd:0x1 ACTUAL: npc:0x3020 pc:0x301f instrmem_rd:0x0 
# UVM_INFO @ 1120: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x4 pcoffset9:0x1b4 instruction:0xb9b4 npc_in:0x3020 
# UVM_INFO @ 1120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3021 pc:0x3020 instrmem_rd:0x0 ACTUAL: npc:0x3021 pc:0x3020 instrmem_rd:0x1 
# UVM_INFO @ 1130: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3020 ir_var:0xb9b4 
# UVM_INFO @ 1130: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3020 ir_var:0xb9b4 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3020 ir_var:0xb9b4 
# UVM_INFO @ 1130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3064 M_Data:0x0000 IR_Exec:0xb046 pcout:0x3064 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3064 M_Data:0x0000 IR_Exec:0xb046 pcout:0x3064 
# UVM_INFO @ 1130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3064 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3064 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3021 pc:0x3020 instrmem_rd:0x0 ACTUAL: npc:0x3021 pc:0x3020 instrmem_rd:0x0 
# UVM_INFO @ 1140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3021 pc:0x3020 instrmem_rd:0x0 ACTUAL: npc:0x3021 pc:0x3020 instrmem_rd:0x0 
# UVM_INFO @ 1150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3022 pc:0x3021 instrmem_rd:0x1 ACTUAL: npc:0x3021 pc:0x3020 instrmem_rd:0x0 
# UVM_INFO @ 1160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x2 pcoffset9:0x0e1 instruction:0xb4e1 npc_in:0x3021 
# UVM_INFO @ 1160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3022 pc:0x3021 instrmem_rd:0x0 ACTUAL: npc:0x3022 pc:0x3021 instrmem_rd:0x1 
# UVM_INFO @ 1170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3021 ir_var:0xb4e1 
# UVM_INFO @ 1170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3021 ir_var:0xb4e1 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3021 ir_var:0xb4e1 
# UVM_INFO @ 1170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fd3 M_Data:0x0000 IR_Exec:0xb9b4 pcout:0x2fd3 ACTUAL: sr1:0x6 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fd3 M_Data:0x0000 IR_Exec:0xb9b4 pcout:0x2fd3 
# UVM_INFO @ 1170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fd3 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fd3 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3022 pc:0x3021 instrmem_rd:0x0 ACTUAL: npc:0x3022 pc:0x3021 instrmem_rd:0x0 
# UVM_INFO @ 1180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3022 pc:0x3021 instrmem_rd:0x0 ACTUAL: npc:0x3022 pc:0x3021 instrmem_rd:0x0 
# UVM_INFO @ 1190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3023 pc:0x3022 instrmem_rd:0x1 ACTUAL: npc:0x3022 pc:0x3021 instrmem_rd:0x0 
# UVM_INFO @ 1200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x4 pcoffset9:0x0b3 instruction:0xb8b3 npc_in:0x3022 
# UVM_INFO @ 1200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3023 pc:0x3022 instrmem_rd:0x0 ACTUAL: npc:0x3023 pc:0x3022 instrmem_rd:0x1 
# UVM_INFO @ 1210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3022 ir_var:0xb8b3 
# UVM_INFO @ 1210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3022 ir_var:0xb8b3 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3022 ir_var:0xb8b3 
# UVM_INFO @ 1210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3101 M_Data:0x0000 IR_Exec:0xb4e1 pcout:0x3101 ACTUAL: sr1:0x3 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3101 M_Data:0x0000 IR_Exec:0xb4e1 pcout:0x3101 
# UVM_INFO @ 1210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3101 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3101 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3023 pc:0x3022 instrmem_rd:0x0 ACTUAL: npc:0x3023 pc:0x3022 instrmem_rd:0x0 
# UVM_INFO @ 1220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3023 pc:0x3022 instrmem_rd:0x0 ACTUAL: npc:0x3023 pc:0x3022 instrmem_rd:0x0 
# UVM_INFO @ 1230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3024 pc:0x3023 instrmem_rd:0x1 ACTUAL: npc:0x3023 pc:0x3022 instrmem_rd:0x0 
# UVM_INFO @ 1240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x0 pcoffset9:0x1b8 instruction:0xb1b8 npc_in:0x3023 
# UVM_INFO @ 1240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3024 pc:0x3023 instrmem_rd:0x0 ACTUAL: npc:0x3024 pc:0x3023 instrmem_rd:0x1 
# UVM_INFO @ 1250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3023 ir_var:0xb1b8 
# UVM_INFO @ 1250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3023 ir_var:0xb1b8 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3023 ir_var:0xb1b8 
# UVM_INFO @ 1250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30d4 M_Data:0x0000 IR_Exec:0xb8b3 pcout:0x30d4 ACTUAL: sr1:0x2 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30d4 M_Data:0x0000 IR_Exec:0xb8b3 pcout:0x30d4 
# UVM_INFO @ 1250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30d4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30d4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3024 pc:0x3023 instrmem_rd:0x0 ACTUAL: npc:0x3024 pc:0x3023 instrmem_rd:0x0 
# UVM_INFO @ 1260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3024 pc:0x3023 instrmem_rd:0x0 ACTUAL: npc:0x3024 pc:0x3023 instrmem_rd:0x0 
# UVM_INFO @ 1270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3025 pc:0x3024 instrmem_rd:0x1 ACTUAL: npc:0x3024 pc:0x3023 instrmem_rd:0x0 
# UVM_INFO @ 1280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x6 pcoffset9:0x0b4 instruction:0xbcb4 npc_in:0x3024 
# UVM_INFO @ 1280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3025 pc:0x3024 instrmem_rd:0x0 ACTUAL: npc:0x3025 pc:0x3024 instrmem_rd:0x1 
# UVM_INFO @ 1290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3024 ir_var:0xbcb4 
# UVM_INFO @ 1290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3024 ir_var:0xbcb4 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3024 ir_var:0xbcb4 
# UVM_INFO @ 1290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fda M_Data:0x0000 IR_Exec:0xb1b8 pcout:0x2fda ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fda M_Data:0x0000 IR_Exec:0xb1b8 pcout:0x2fda 
# UVM_INFO @ 1290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fda dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fda dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3025 pc:0x3024 instrmem_rd:0x0 ACTUAL: npc:0x3025 pc:0x3024 instrmem_rd:0x0 
# UVM_INFO @ 1300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3025 pc:0x3024 instrmem_rd:0x0 ACTUAL: npc:0x3025 pc:0x3024 instrmem_rd:0x0 
# UVM_INFO @ 1310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3026 pc:0x3025 instrmem_rd:0x1 ACTUAL: npc:0x3025 pc:0x3024 instrmem_rd:0x0 
# UVM_INFO @ 1320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x6 pcoffset9:0x0c9 instruction:0xbcc9 npc_in:0x3025 
# UVM_INFO @ 1320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3026 pc:0x3025 instrmem_rd:0x0 ACTUAL: npc:0x3026 pc:0x3025 instrmem_rd:0x1 
# UVM_INFO @ 1330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3025 ir_var:0xbcc9 
# UVM_INFO @ 1330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3025 ir_var:0xbcc9 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3025 ir_var:0xbcc9 
# UVM_INFO @ 1330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30d7 M_Data:0x0000 IR_Exec:0xbcb4 pcout:0x30d7 ACTUAL: sr1:0x2 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30d7 M_Data:0x0000 IR_Exec:0xbcb4 pcout:0x30d7 
# UVM_INFO @ 1330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30d7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30d7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3026 pc:0x3025 instrmem_rd:0x0 ACTUAL: npc:0x3026 pc:0x3025 instrmem_rd:0x0 
# UVM_INFO @ 1340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3026 pc:0x3025 instrmem_rd:0x0 ACTUAL: npc:0x3026 pc:0x3025 instrmem_rd:0x0 
# UVM_INFO @ 1350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3027 pc:0x3026 instrmem_rd:0x1 ACTUAL: npc:0x3026 pc:0x3025 instrmem_rd:0x0 
# UVM_INFO @ 1360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x7 pcoffset9:0x17c instruction:0xbf7c npc_in:0x3026 
# UVM_INFO @ 1360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3027 pc:0x3026 instrmem_rd:0x0 ACTUAL: npc:0x3027 pc:0x3026 instrmem_rd:0x1 
# UVM_INFO @ 1370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3026 ir_var:0xbf7c 
# UVM_INFO @ 1370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3026 ir_var:0xbf7c ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3026 ir_var:0xbf7c 
# UVM_INFO @ 1370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30ed M_Data:0x0000 IR_Exec:0xbcc9 pcout:0x30ed ACTUAL: sr1:0x3 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30ed M_Data:0x0000 IR_Exec:0xbcc9 pcout:0x30ed 
# UVM_INFO @ 1370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30ed dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30ed dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3027 pc:0x3026 instrmem_rd:0x0 ACTUAL: npc:0x3027 pc:0x3026 instrmem_rd:0x0 
# UVM_INFO @ 1380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3027 pc:0x3026 instrmem_rd:0x0 ACTUAL: npc:0x3027 pc:0x3026 instrmem_rd:0x0 
# UVM_INFO @ 1390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3028 pc:0x3027 instrmem_rd:0x1 ACTUAL: npc:0x3027 pc:0x3026 instrmem_rd:0x0 
# UVM_INFO @ 1400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x0 pcoffset9:0x0b7 instruction:0xb0b7 npc_in:0x3027 
# UVM_INFO @ 1400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3028 pc:0x3027 instrmem_rd:0x0 ACTUAL: npc:0x3028 pc:0x3027 instrmem_rd:0x1 
# UVM_INFO @ 1410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3027 ir_var:0xb0b7 
# UVM_INFO @ 1410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3027 ir_var:0xb0b7 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3027 ir_var:0xb0b7 
# UVM_INFO @ 1410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fa1 M_Data:0x0000 IR_Exec:0xbf7c pcout:0x2fa1 ACTUAL: sr1:0x5 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fa1 M_Data:0x0000 IR_Exec:0xbf7c pcout:0x2fa1 
# UVM_INFO @ 1410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fa1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fa1 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3028 pc:0x3027 instrmem_rd:0x0 ACTUAL: npc:0x3028 pc:0x3027 instrmem_rd:0x0 
# UVM_INFO @ 1420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3028 pc:0x3027 instrmem_rd:0x0 ACTUAL: npc:0x3028 pc:0x3027 instrmem_rd:0x0 
# UVM_INFO @ 1430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3029 pc:0x3028 instrmem_rd:0x1 ACTUAL: npc:0x3028 pc:0x3027 instrmem_rd:0x0 
# UVM_INFO @ 1440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x5 pcoffset9:0x1d1 instruction:0xbbd1 npc_in:0x3028 
# UVM_INFO @ 1440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3029 pc:0x3028 instrmem_rd:0x0 ACTUAL: npc:0x3029 pc:0x3028 instrmem_rd:0x1 
# UVM_INFO @ 1450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3028 ir_var:0xbbd1 
# UVM_INFO @ 1450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3028 ir_var:0xbbd1 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3028 ir_var:0xbbd1 
# UVM_INFO @ 1450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30dd M_Data:0x0000 IR_Exec:0xb0b7 pcout:0x30dd ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30dd M_Data:0x0000 IR_Exec:0xb0b7 pcout:0x30dd 
# UVM_INFO @ 1450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30dd dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30dd dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3029 pc:0x3028 instrmem_rd:0x0 ACTUAL: npc:0x3029 pc:0x3028 instrmem_rd:0x0 
# UVM_INFO @ 1460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3029 pc:0x3028 instrmem_rd:0x0 ACTUAL: npc:0x3029 pc:0x3028 instrmem_rd:0x0 
# UVM_INFO @ 1470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302a pc:0x3029 instrmem_rd:0x1 ACTUAL: npc:0x3029 pc:0x3028 instrmem_rd:0x0 
# UVM_INFO @ 1480: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x1 pcoffset9:0x048 instruction:0xb248 npc_in:0x3029 
# UVM_INFO @ 1480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302a pc:0x3029 instrmem_rd:0x0 ACTUAL: npc:0x302a pc:0x3029 instrmem_rd:0x1 
# UVM_INFO @ 1490: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3029 ir_var:0xb248 
# UVM_INFO @ 1490: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3029 ir_var:0xb248 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3029 ir_var:0xb248 
# UVM_INFO @ 1490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2ff8 M_Data:0x0000 IR_Exec:0xbbd1 pcout:0x2ff8 ACTUAL: sr1:0x7 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2ff8 M_Data:0x0000 IR_Exec:0xbbd1 pcout:0x2ff8 
# UVM_INFO @ 1490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2ff8 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2ff8 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302a pc:0x3029 instrmem_rd:0x0 ACTUAL: npc:0x302a pc:0x3029 instrmem_rd:0x0 
# UVM_INFO @ 1500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302a pc:0x3029 instrmem_rd:0x0 ACTUAL: npc:0x302a pc:0x3029 instrmem_rd:0x0 
# UVM_INFO @ 1510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302b pc:0x302a instrmem_rd:0x1 ACTUAL: npc:0x302a pc:0x3029 instrmem_rd:0x0 
# UVM_INFO @ 1520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x3 pcoffset9:0x121 instruction:0xb721 npc_in:0x302a 
# UVM_INFO @ 1520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302b pc:0x302a instrmem_rd:0x0 ACTUAL: npc:0x302b pc:0x302a instrmem_rd:0x1 
# UVM_INFO @ 1530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302a ir_var:0xb721 
# UVM_INFO @ 1530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302a ir_var:0xb721 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302a ir_var:0xb721 
# UVM_INFO @ 1530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3070 M_Data:0x0000 IR_Exec:0xb248 pcout:0x3070 ACTUAL: sr1:0x1 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3070 M_Data:0x0000 IR_Exec:0xb248 pcout:0x3070 
# UVM_INFO @ 1530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3070 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3070 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302b pc:0x302a instrmem_rd:0x0 ACTUAL: npc:0x302b pc:0x302a instrmem_rd:0x0 
# UVM_INFO @ 1540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302b pc:0x302a instrmem_rd:0x0 ACTUAL: npc:0x302b pc:0x302a instrmem_rd:0x0 
# UVM_INFO @ 1550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302c pc:0x302b instrmem_rd:0x1 ACTUAL: npc:0x302b pc:0x302a instrmem_rd:0x0 
# UVM_INFO @ 1560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x6 pcoffset9:0x064 instruction:0xbc64 npc_in:0x302b 
# UVM_INFO @ 1560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302c pc:0x302b instrmem_rd:0x0 ACTUAL: npc:0x302c pc:0x302b instrmem_rd:0x1 
# UVM_INFO @ 1570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302b ir_var:0xbc64 
# UVM_INFO @ 1570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302b ir_var:0xbc64 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302b ir_var:0xbc64 
# UVM_INFO @ 1570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f4a M_Data:0x0000 IR_Exec:0xb721 pcout:0x2f4a ACTUAL: sr1:0x4 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f4a M_Data:0x0000 IR_Exec:0xb721 pcout:0x2f4a 
# UVM_INFO @ 1570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f4a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f4a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302c pc:0x302b instrmem_rd:0x0 ACTUAL: npc:0x302c pc:0x302b instrmem_rd:0x0 
# UVM_INFO @ 1580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302c pc:0x302b instrmem_rd:0x0 ACTUAL: npc:0x302c pc:0x302b instrmem_rd:0x0 
# UVM_INFO @ 1590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302d pc:0x302c instrmem_rd:0x1 ACTUAL: npc:0x302c pc:0x302b instrmem_rd:0x0 
# UVM_INFO @ 1600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x2 pcoffset9:0x07d instruction:0xb47d npc_in:0x302c 
# UVM_INFO @ 1600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302d pc:0x302c instrmem_rd:0x0 ACTUAL: npc:0x302d pc:0x302c instrmem_rd:0x1 
# UVM_INFO @ 1610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302c ir_var:0xb47d 
# UVM_INFO @ 1610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302c ir_var:0xb47d ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302c ir_var:0xb47d 
# UVM_INFO @ 1610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x308e M_Data:0x0000 IR_Exec:0xbc64 pcout:0x308e ACTUAL: sr1:0x1 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x308e M_Data:0x0000 IR_Exec:0xbc64 pcout:0x308e 
# UVM_INFO @ 1610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x308e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x308e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302d pc:0x302c instrmem_rd:0x0 ACTUAL: npc:0x302d pc:0x302c instrmem_rd:0x0 
# UVM_INFO @ 1620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302d pc:0x302c instrmem_rd:0x0 ACTUAL: npc:0x302d pc:0x302c instrmem_rd:0x0 
# UVM_INFO @ 1630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302e pc:0x302d instrmem_rd:0x1 ACTUAL: npc:0x302d pc:0x302c instrmem_rd:0x0 
# UVM_INFO @ 1640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x6 pcoffset9:0x11e instruction:0xbd1e npc_in:0x302d 
# UVM_INFO @ 1640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302e pc:0x302d instrmem_rd:0x0 ACTUAL: npc:0x302e pc:0x302d instrmem_rd:0x1 
# UVM_INFO @ 1650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302d ir_var:0xbd1e 
# UVM_INFO @ 1650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302d ir_var:0xbd1e ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302d ir_var:0xbd1e 
# UVM_INFO @ 1650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30a8 M_Data:0x0000 IR_Exec:0xb47d pcout:0x30a8 ACTUAL: sr1:0x1 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30a8 M_Data:0x0000 IR_Exec:0xb47d pcout:0x30a8 
# UVM_INFO @ 1650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30a8 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30a8 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302e pc:0x302d instrmem_rd:0x0 ACTUAL: npc:0x302e pc:0x302d instrmem_rd:0x0 
# UVM_INFO @ 1660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302e pc:0x302d instrmem_rd:0x0 ACTUAL: npc:0x302e pc:0x302d instrmem_rd:0x0 
# UVM_INFO @ 1670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302f pc:0x302e instrmem_rd:0x1 ACTUAL: npc:0x302e pc:0x302d instrmem_rd:0x0 
# UVM_INFO @ 1680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x1 pcoffset9:0x0d2 instruction:0xb2d2 npc_in:0x302e 
# UVM_INFO @ 1680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302f pc:0x302e instrmem_rd:0x0 ACTUAL: npc:0x302f pc:0x302e instrmem_rd:0x1 
# UVM_INFO @ 1690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302e ir_var:0xb2d2 
# UVM_INFO @ 1690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302e ir_var:0xb2d2 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302e ir_var:0xb2d2 
# UVM_INFO @ 1690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f4a M_Data:0x0000 IR_Exec:0xbd1e pcout:0x2f4a ACTUAL: sr1:0x4 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f4a M_Data:0x0000 IR_Exec:0xbd1e pcout:0x2f4a 
# UVM_INFO @ 1690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f4a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f4a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302f pc:0x302e instrmem_rd:0x0 ACTUAL: npc:0x302f pc:0x302e instrmem_rd:0x0 
# UVM_INFO @ 1700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302f pc:0x302e instrmem_rd:0x0 ACTUAL: npc:0x302f pc:0x302e instrmem_rd:0x0 
# UVM_INFO @ 1710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3030 pc:0x302f instrmem_rd:0x1 ACTUAL: npc:0x302f pc:0x302e instrmem_rd:0x0 
# UVM_INFO @ 1720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x3 pcoffset9:0x145 instruction:0xb745 npc_in:0x302f 
# UVM_INFO @ 1720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3030 pc:0x302f instrmem_rd:0x0 ACTUAL: npc:0x3030 pc:0x302f instrmem_rd:0x1 
# UVM_INFO @ 1730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302f ir_var:0xb745 
# UVM_INFO @ 1730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302f ir_var:0xb745 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x302f ir_var:0xb745 
# UVM_INFO @ 1730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30ff M_Data:0x0000 IR_Exec:0xb2d2 pcout:0x30ff ACTUAL: sr1:0x3 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30ff M_Data:0x0000 IR_Exec:0xb2d2 pcout:0x30ff 
# UVM_INFO @ 1730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30ff dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30ff dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3030 pc:0x302f instrmem_rd:0x0 ACTUAL: npc:0x3030 pc:0x302f instrmem_rd:0x0 
# UVM_INFO @ 1740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3030 pc:0x302f instrmem_rd:0x0 ACTUAL: npc:0x3030 pc:0x302f instrmem_rd:0x0 
# UVM_INFO @ 1750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3031 pc:0x3030 instrmem_rd:0x1 ACTUAL: npc:0x3030 pc:0x302f instrmem_rd:0x0 
# UVM_INFO @ 1760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x1 pcoffset9:0x18e instruction:0xb38e npc_in:0x3030 
# UVM_INFO @ 1760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3031 pc:0x3030 instrmem_rd:0x0 ACTUAL: npc:0x3031 pc:0x3030 instrmem_rd:0x1 
# UVM_INFO @ 1770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3030 ir_var:0xb38e 
# UVM_INFO @ 1770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3030 ir_var:0xb38e ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3030 ir_var:0xb38e 
# UVM_INFO @ 1770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f73 M_Data:0x0000 IR_Exec:0xb745 pcout:0x2f73 ACTUAL: sr1:0x5 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f73 M_Data:0x0000 IR_Exec:0xb745 pcout:0x2f73 
# UVM_INFO @ 1770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f73 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f73 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3031 pc:0x3030 instrmem_rd:0x0 ACTUAL: npc:0x3031 pc:0x3030 instrmem_rd:0x0 
# UVM_INFO @ 1780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3031 pc:0x3030 instrmem_rd:0x0 ACTUAL: npc:0x3031 pc:0x3030 instrmem_rd:0x0 
# UVM_INFO @ 1790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3032 pc:0x3031 instrmem_rd:0x1 ACTUAL: npc:0x3031 pc:0x3030 instrmem_rd:0x0 
# UVM_INFO @ 1800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x2 pcoffset9:0x128 instruction:0xb528 npc_in:0x3031 
# UVM_INFO @ 1800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3032 pc:0x3031 instrmem_rd:0x0 ACTUAL: npc:0x3032 pc:0x3031 instrmem_rd:0x1 
# UVM_INFO @ 1810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3031 ir_var:0xb528 
# UVM_INFO @ 1810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3031 ir_var:0xb528 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3031 ir_var:0xb528 
# UVM_INFO @ 1810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fbd M_Data:0x0000 IR_Exec:0xb38e pcout:0x2fbd ACTUAL: sr1:0x6 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fbd M_Data:0x0000 IR_Exec:0xb38e pcout:0x2fbd 
# UVM_INFO @ 1810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fbd dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fbd dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3032 pc:0x3031 instrmem_rd:0x0 ACTUAL: npc:0x3032 pc:0x3031 instrmem_rd:0x0 
# UVM_INFO @ 1820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3032 pc:0x3031 instrmem_rd:0x0 ACTUAL: npc:0x3032 pc:0x3031 instrmem_rd:0x0 
# UVM_INFO @ 1830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3033 pc:0x3032 instrmem_rd:0x1 ACTUAL: npc:0x3032 pc:0x3031 instrmem_rd:0x0 
# UVM_INFO @ 1840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x3 pcoffset9:0x194 instruction:0xb794 npc_in:0x3032 
# UVM_INFO @ 1840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3033 pc:0x3032 instrmem_rd:0x0 ACTUAL: npc:0x3033 pc:0x3032 instrmem_rd:0x1 
# UVM_INFO @ 1850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3032 ir_var:0xb794 
# UVM_INFO @ 1850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3032 ir_var:0xb794 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3032 ir_var:0xb794 
# UVM_INFO @ 1850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f58 M_Data:0x0000 IR_Exec:0xb528 pcout:0x2f58 ACTUAL: sr1:0x4 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f58 M_Data:0x0000 IR_Exec:0xb528 pcout:0x2f58 
# UVM_INFO @ 1850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f58 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f58 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3033 pc:0x3032 instrmem_rd:0x0 ACTUAL: npc:0x3033 pc:0x3032 instrmem_rd:0x0 
# UVM_INFO @ 1860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3033 pc:0x3032 instrmem_rd:0x0 ACTUAL: npc:0x3033 pc:0x3032 instrmem_rd:0x0 
# UVM_INFO @ 1870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3034 pc:0x3033 instrmem_rd:0x1 ACTUAL: npc:0x3033 pc:0x3032 instrmem_rd:0x0 
# UVM_INFO @ 1880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x0 pcoffset9:0x10b instruction:0xb10b npc_in:0x3033 
# UVM_INFO @ 1880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3034 pc:0x3033 instrmem_rd:0x0 ACTUAL: npc:0x3034 pc:0x3033 instrmem_rd:0x1 
# UVM_INFO @ 1890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3033 ir_var:0xb10b 
# UVM_INFO @ 1890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3033 ir_var:0xb10b ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3033 ir_var:0xb10b 
# UVM_INFO @ 1890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fc5 M_Data:0x0000 IR_Exec:0xb794 pcout:0x2fc5 ACTUAL: sr1:0x6 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fc5 M_Data:0x0000 IR_Exec:0xb794 pcout:0x2fc5 
# UVM_INFO @ 1890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fc5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fc5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3034 pc:0x3033 instrmem_rd:0x0 ACTUAL: npc:0x3034 pc:0x3033 instrmem_rd:0x0 
# UVM_INFO @ 1900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3034 pc:0x3033 instrmem_rd:0x0 ACTUAL: npc:0x3034 pc:0x3033 instrmem_rd:0x0 
# UVM_INFO @ 1910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3035 pc:0x3034 instrmem_rd:0x1 ACTUAL: npc:0x3034 pc:0x3033 instrmem_rd:0x0 
# UVM_INFO @ 1920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x4 pcoffset9:0x187 instruction:0xb987 npc_in:0x3034 
# UVM_INFO @ 1920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3035 pc:0x3034 instrmem_rd:0x0 ACTUAL: npc:0x3035 pc:0x3034 instrmem_rd:0x1 
# UVM_INFO @ 1930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3034 ir_var:0xb987 
# UVM_INFO @ 1930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3034 ir_var:0xb987 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3034 ir_var:0xb987 
# UVM_INFO @ 1930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f3d M_Data:0x0000 IR_Exec:0xb10b pcout:0x2f3d ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f3d M_Data:0x0000 IR_Exec:0xb10b pcout:0x2f3d 
# UVM_INFO @ 1930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f3d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f3d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3035 pc:0x3034 instrmem_rd:0x0 ACTUAL: npc:0x3035 pc:0x3034 instrmem_rd:0x0 
# UVM_INFO @ 1940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3035 pc:0x3034 instrmem_rd:0x0 ACTUAL: npc:0x3035 pc:0x3034 instrmem_rd:0x0 
# UVM_INFO @ 1950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3036 pc:0x3035 instrmem_rd:0x1 ACTUAL: npc:0x3035 pc:0x3034 instrmem_rd:0x0 
# UVM_INFO @ 1960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x6 pcoffset9:0x06b instruction:0xbc6b npc_in:0x3035 
# UVM_INFO @ 1960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3036 pc:0x3035 instrmem_rd:0x0 ACTUAL: npc:0x3036 pc:0x3035 instrmem_rd:0x1 
# UVM_INFO @ 1970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3035 ir_var:0xbc6b 
# UVM_INFO @ 1970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3035 ir_var:0xbc6b ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3035 ir_var:0xbc6b 
# UVM_INFO @ 1970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fba M_Data:0x0000 IR_Exec:0xb987 pcout:0x2fba ACTUAL: sr1:0x6 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fba M_Data:0x0000 IR_Exec:0xb987 pcout:0x2fba 
# UVM_INFO @ 1970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fba dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fba dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 1970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 1970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3036 pc:0x3035 instrmem_rd:0x0 ACTUAL: npc:0x3036 pc:0x3035 instrmem_rd:0x0 
# UVM_INFO @ 1980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3036 pc:0x3035 instrmem_rd:0x0 ACTUAL: npc:0x3036 pc:0x3035 instrmem_rd:0x0 
# UVM_INFO @ 1990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 1990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3037 pc:0x3036 instrmem_rd:0x1 ACTUAL: npc:0x3036 pc:0x3035 instrmem_rd:0x0 
# UVM_INFO @ 2000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x6 pcoffset9:0x09f instruction:0xbc9f npc_in:0x3036 
# UVM_INFO @ 2000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3037 pc:0x3036 instrmem_rd:0x0 ACTUAL: npc:0x3037 pc:0x3036 instrmem_rd:0x1 
# UVM_INFO @ 2010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3036 ir_var:0xbc9f 
# UVM_INFO @ 2010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3036 ir_var:0xbc9f ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3036 ir_var:0xbc9f 
# UVM_INFO @ 2010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x309f M_Data:0x0000 IR_Exec:0xbc6b pcout:0x309f ACTUAL: sr1:0x1 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x309f M_Data:0x0000 IR_Exec:0xbc6b pcout:0x309f 
# UVM_INFO @ 2010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x309f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x309f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3037 pc:0x3036 instrmem_rd:0x0 ACTUAL: npc:0x3037 pc:0x3036 instrmem_rd:0x0 
# UVM_INFO @ 2020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3037 pc:0x3036 instrmem_rd:0x0 ACTUAL: npc:0x3037 pc:0x3036 instrmem_rd:0x0 
# UVM_INFO @ 2030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3038 pc:0x3037 instrmem_rd:0x1 ACTUAL: npc:0x3037 pc:0x3036 instrmem_rd:0x0 
# UVM_INFO @ 2040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x4 pcoffset9:0x1df instruction:0xb9df npc_in:0x3037 
# UVM_INFO @ 2040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3038 pc:0x3037 instrmem_rd:0x0 ACTUAL: npc:0x3038 pc:0x3037 instrmem_rd:0x1 
# UVM_INFO @ 2050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3037 ir_var:0xb9df 
# UVM_INFO @ 2050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3037 ir_var:0xb9df ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3037 ir_var:0xb9df 
# UVM_INFO @ 2050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30d4 M_Data:0x0000 IR_Exec:0xbc9f pcout:0x30d4 ACTUAL: sr1:0x2 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30d4 M_Data:0x0000 IR_Exec:0xbc9f pcout:0x30d4 
# UVM_INFO @ 2050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30d4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30d4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3038 pc:0x3037 instrmem_rd:0x0 ACTUAL: npc:0x3038 pc:0x3037 instrmem_rd:0x0 
# UVM_INFO @ 2060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3038 pc:0x3037 instrmem_rd:0x0 ACTUAL: npc:0x3038 pc:0x3037 instrmem_rd:0x0 
# UVM_INFO @ 2070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3039 pc:0x3038 instrmem_rd:0x1 ACTUAL: npc:0x3038 pc:0x3037 instrmem_rd:0x0 
# UVM_INFO @ 2080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x2 pcoffset9:0x1e5 instruction:0xb5e5 npc_in:0x3038 
# UVM_INFO @ 2080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3039 pc:0x3038 instrmem_rd:0x0 ACTUAL: npc:0x3039 pc:0x3038 instrmem_rd:0x1 
# UVM_INFO @ 2090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3038 ir_var:0xb5e5 
# UVM_INFO @ 2090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3038 ir_var:0xb5e5 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3038 ir_var:0xb5e5 
# UVM_INFO @ 2090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3015 M_Data:0x0000 IR_Exec:0xb9df pcout:0x3015 ACTUAL: sr1:0x7 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3015 M_Data:0x0000 IR_Exec:0xb9df pcout:0x3015 
# UVM_INFO @ 2090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3015 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3015 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3039 pc:0x3038 instrmem_rd:0x0 ACTUAL: npc:0x3039 pc:0x3038 instrmem_rd:0x0 
# UVM_INFO @ 2100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3039 pc:0x3038 instrmem_rd:0x0 ACTUAL: npc:0x3039 pc:0x3038 instrmem_rd:0x0 
# UVM_INFO @ 2110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303a pc:0x3039 instrmem_rd:0x1 ACTUAL: npc:0x3039 pc:0x3038 instrmem_rd:0x0 
# UVM_INFO @ 2120: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x2 pcoffset9:0x114 instruction:0xb514 npc_in:0x3039 
# UVM_INFO @ 2120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303a pc:0x3039 instrmem_rd:0x0 ACTUAL: npc:0x303a pc:0x3039 instrmem_rd:0x1 
# UVM_INFO @ 2130: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3039 ir_var:0xb514 
# UVM_INFO @ 2130: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3039 ir_var:0xb514 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3039 ir_var:0xb514 
# UVM_INFO @ 2130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x301c M_Data:0x0000 IR_Exec:0xb5e5 pcout:0x301c ACTUAL: sr1:0x7 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x301c M_Data:0x0000 IR_Exec:0xb5e5 pcout:0x301c 
# UVM_INFO @ 2130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x301c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x301c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303a pc:0x3039 instrmem_rd:0x0 ACTUAL: npc:0x303a pc:0x3039 instrmem_rd:0x0 
# UVM_INFO @ 2140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303a pc:0x3039 instrmem_rd:0x0 ACTUAL: npc:0x303a pc:0x3039 instrmem_rd:0x0 
# UVM_INFO @ 2150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303b pc:0x303a instrmem_rd:0x1 ACTUAL: npc:0x303a pc:0x3039 instrmem_rd:0x0 
# UVM_INFO @ 2160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x6 pcoffset9:0x0f8 instruction:0xbcf8 npc_in:0x303a 
# UVM_INFO @ 2160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303b pc:0x303a instrmem_rd:0x0 ACTUAL: npc:0x303b pc:0x303a instrmem_rd:0x1 
# UVM_INFO @ 2170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303a ir_var:0xbcf8 
# UVM_INFO @ 2170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303a ir_var:0xbcf8 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303a ir_var:0xbcf8 
# UVM_INFO @ 2170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f4c M_Data:0x0000 IR_Exec:0xb514 pcout:0x2f4c ACTUAL: sr1:0x4 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f4c M_Data:0x0000 IR_Exec:0xb514 pcout:0x2f4c 
# UVM_INFO @ 2170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f4c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f4c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303b pc:0x303a instrmem_rd:0x0 ACTUAL: npc:0x303b pc:0x303a instrmem_rd:0x0 
# UVM_INFO @ 2180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303b pc:0x303a instrmem_rd:0x0 ACTUAL: npc:0x303b pc:0x303a instrmem_rd:0x0 
# UVM_INFO @ 2190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303c pc:0x303b instrmem_rd:0x1 ACTUAL: npc:0x303b pc:0x303a instrmem_rd:0x0 
# UVM_INFO @ 2200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x0 pcoffset9:0x04b instruction:0xb04b npc_in:0x303b 
# UVM_INFO @ 2200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303c pc:0x303b instrmem_rd:0x0 ACTUAL: npc:0x303c pc:0x303b instrmem_rd:0x1 
# UVM_INFO @ 2210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303b ir_var:0xb04b 
# UVM_INFO @ 2210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303b ir_var:0xb04b ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303b ir_var:0xb04b 
# UVM_INFO @ 2210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3131 M_Data:0x0000 IR_Exec:0xbcf8 pcout:0x3131 ACTUAL: sr1:0x3 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3131 M_Data:0x0000 IR_Exec:0xbcf8 pcout:0x3131 
# UVM_INFO @ 2210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3131 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3131 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303c pc:0x303b instrmem_rd:0x0 ACTUAL: npc:0x303c pc:0x303b instrmem_rd:0x0 
# UVM_INFO @ 2220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303c pc:0x303b instrmem_rd:0x0 ACTUAL: npc:0x303c pc:0x303b instrmem_rd:0x0 
# UVM_INFO @ 2230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303d pc:0x303c instrmem_rd:0x1 ACTUAL: npc:0x303c pc:0x303b instrmem_rd:0x0 
# UVM_INFO @ 2240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x3 pcoffset9:0x122 instruction:0xb722 npc_in:0x303c 
# UVM_INFO @ 2240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303d pc:0x303c instrmem_rd:0x0 ACTUAL: npc:0x303d pc:0x303c instrmem_rd:0x1 
# UVM_INFO @ 2250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303c ir_var:0xb722 
# UVM_INFO @ 2250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303c ir_var:0xb722 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303c ir_var:0xb722 
# UVM_INFO @ 2250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3085 M_Data:0x0000 IR_Exec:0xb04b pcout:0x3085 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3085 M_Data:0x0000 IR_Exec:0xb04b pcout:0x3085 
# UVM_INFO @ 2250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3085 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3085 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303d pc:0x303c instrmem_rd:0x0 ACTUAL: npc:0x303d pc:0x303c instrmem_rd:0x0 
# UVM_INFO @ 2260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303d pc:0x303c instrmem_rd:0x0 ACTUAL: npc:0x303d pc:0x303c instrmem_rd:0x0 
# UVM_INFO @ 2270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303e pc:0x303d instrmem_rd:0x1 ACTUAL: npc:0x303d pc:0x303c instrmem_rd:0x0 
# UVM_INFO @ 2280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x2 pcoffset9:0x14d instruction:0xb54d npc_in:0x303d 
# UVM_INFO @ 2280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303e pc:0x303d instrmem_rd:0x0 ACTUAL: npc:0x303e pc:0x303d instrmem_rd:0x1 
# UVM_INFO @ 2290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303d ir_var:0xb54d 
# UVM_INFO @ 2290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303d ir_var:0xb54d ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303d ir_var:0xb54d 
# UVM_INFO @ 2290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f5d M_Data:0x0000 IR_Exec:0xb722 pcout:0x2f5d ACTUAL: sr1:0x4 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f5d M_Data:0x0000 IR_Exec:0xb722 pcout:0x2f5d 
# UVM_INFO @ 2290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f5d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f5d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303e pc:0x303d instrmem_rd:0x0 ACTUAL: npc:0x303e pc:0x303d instrmem_rd:0x0 
# UVM_INFO @ 2300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303e pc:0x303d instrmem_rd:0x0 ACTUAL: npc:0x303e pc:0x303d instrmem_rd:0x0 
# UVM_INFO @ 2310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303f pc:0x303e instrmem_rd:0x1 ACTUAL: npc:0x303e pc:0x303d instrmem_rd:0x0 
# UVM_INFO @ 2320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x6 pcoffset9:0x058 instruction:0xbc58 npc_in:0x303e 
# UVM_INFO @ 2320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303f pc:0x303e instrmem_rd:0x0 ACTUAL: npc:0x303f pc:0x303e instrmem_rd:0x1 
# UVM_INFO @ 2330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303e ir_var:0xbc58 
# UVM_INFO @ 2330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303e ir_var:0xbc58 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303e ir_var:0xbc58 
# UVM_INFO @ 2330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f89 M_Data:0x0000 IR_Exec:0xb54d pcout:0x2f89 ACTUAL: sr1:0x5 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f89 M_Data:0x0000 IR_Exec:0xb54d pcout:0x2f89 
# UVM_INFO @ 2330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f89 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f89 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303f pc:0x303e instrmem_rd:0x0 ACTUAL: npc:0x303f pc:0x303e instrmem_rd:0x0 
# UVM_INFO @ 2340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303f pc:0x303e instrmem_rd:0x0 ACTUAL: npc:0x303f pc:0x303e instrmem_rd:0x0 
# UVM_INFO @ 2350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3040 pc:0x303f instrmem_rd:0x1 ACTUAL: npc:0x303f pc:0x303e instrmem_rd:0x0 
# UVM_INFO @ 2360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x2 pcoffset9:0x131 instruction:0xb531 npc_in:0x303f 
# UVM_INFO @ 2360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3040 pc:0x303f instrmem_rd:0x0 ACTUAL: npc:0x3040 pc:0x303f instrmem_rd:0x1 
# UVM_INFO @ 2370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303f ir_var:0xb531 
# UVM_INFO @ 2370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303f ir_var:0xb531 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x303f ir_var:0xb531 
# UVM_INFO @ 2370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3095 M_Data:0x0000 IR_Exec:0xbc58 pcout:0x3095 ACTUAL: sr1:0x1 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3095 M_Data:0x0000 IR_Exec:0xbc58 pcout:0x3095 
# UVM_INFO @ 2370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3095 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3095 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3040 pc:0x303f instrmem_rd:0x0 ACTUAL: npc:0x3040 pc:0x303f instrmem_rd:0x0 
# UVM_INFO @ 2380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3040 pc:0x303f instrmem_rd:0x0 ACTUAL: npc:0x3040 pc:0x303f instrmem_rd:0x0 
# UVM_INFO @ 2390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3041 pc:0x3040 instrmem_rd:0x1 ACTUAL: npc:0x3040 pc:0x303f instrmem_rd:0x0 
# UVM_INFO @ 2400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x0 pcoffset9:0x181 instruction:0xb181 npc_in:0x3040 
# UVM_INFO @ 2400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3041 pc:0x3040 instrmem_rd:0x0 ACTUAL: npc:0x3041 pc:0x3040 instrmem_rd:0x1 
# UVM_INFO @ 2410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3040 ir_var:0xb181 
# UVM_INFO @ 2410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3040 ir_var:0xb181 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3040 ir_var:0xb181 
# UVM_INFO @ 2410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f6f M_Data:0x0000 IR_Exec:0xb531 pcout:0x2f6f ACTUAL: sr1:0x4 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f6f M_Data:0x0000 IR_Exec:0xb531 pcout:0x2f6f 
# UVM_INFO @ 2410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f6f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f6f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3041 pc:0x3040 instrmem_rd:0x0 ACTUAL: npc:0x3041 pc:0x3040 instrmem_rd:0x0 
# UVM_INFO @ 2420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3041 pc:0x3040 instrmem_rd:0x0 ACTUAL: npc:0x3041 pc:0x3040 instrmem_rd:0x0 
# UVM_INFO @ 2430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3042 pc:0x3041 instrmem_rd:0x1 ACTUAL: npc:0x3041 pc:0x3040 instrmem_rd:0x0 
# UVM_INFO @ 2440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x1 pcoffset9:0x1a3 instruction:0xb3a3 npc_in:0x3041 
# UVM_INFO @ 2440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3042 pc:0x3041 instrmem_rd:0x0 ACTUAL: npc:0x3042 pc:0x3041 instrmem_rd:0x1 
# UVM_INFO @ 2450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3041 ir_var:0xb3a3 
# UVM_INFO @ 2450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3041 ir_var:0xb3a3 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3041 ir_var:0xb3a3 
# UVM_INFO @ 2450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fc0 M_Data:0x0000 IR_Exec:0xb181 pcout:0x2fc0 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fc0 M_Data:0x0000 IR_Exec:0xb181 pcout:0x2fc0 
# UVM_INFO @ 2450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fc0 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fc0 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3042 pc:0x3041 instrmem_rd:0x0 ACTUAL: npc:0x3042 pc:0x3041 instrmem_rd:0x0 
# UVM_INFO @ 2460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3042 pc:0x3041 instrmem_rd:0x0 ACTUAL: npc:0x3042 pc:0x3041 instrmem_rd:0x0 
# UVM_INFO @ 2470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3043 pc:0x3042 instrmem_rd:0x1 ACTUAL: npc:0x3042 pc:0x3041 instrmem_rd:0x0 
# UVM_INFO @ 2480: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x1 pcoffset9:0x198 instruction:0xb398 npc_in:0x3042 
# UVM_INFO @ 2480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3043 pc:0x3042 instrmem_rd:0x0 ACTUAL: npc:0x3043 pc:0x3042 instrmem_rd:0x1 
# UVM_INFO @ 2490: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3042 ir_var:0xb398 
# UVM_INFO @ 2490: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3042 ir_var:0xb398 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3042 ir_var:0xb398 
# UVM_INFO @ 2490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fe3 M_Data:0x0000 IR_Exec:0xb3a3 pcout:0x2fe3 ACTUAL: sr1:0x6 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fe3 M_Data:0x0000 IR_Exec:0xb3a3 pcout:0x2fe3 
# UVM_INFO @ 2490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fe3 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fe3 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3043 pc:0x3042 instrmem_rd:0x0 ACTUAL: npc:0x3043 pc:0x3042 instrmem_rd:0x0 
# UVM_INFO @ 2500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3043 pc:0x3042 instrmem_rd:0x0 ACTUAL: npc:0x3043 pc:0x3042 instrmem_rd:0x0 
# UVM_INFO @ 2510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3044 pc:0x3043 instrmem_rd:0x1 ACTUAL: npc:0x3043 pc:0x3042 instrmem_rd:0x0 
# UVM_INFO @ 2520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x7 pcoffset9:0x1e1 instruction:0xbfe1 npc_in:0x3043 
# UVM_INFO @ 2520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3044 pc:0x3043 instrmem_rd:0x0 ACTUAL: npc:0x3044 pc:0x3043 instrmem_rd:0x1 
# UVM_INFO @ 2530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3043 ir_var:0xbfe1 
# UVM_INFO @ 2530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3043 ir_var:0xbfe1 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3043 ir_var:0xbfe1 
# UVM_INFO @ 2530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fd9 M_Data:0x0000 IR_Exec:0xb398 pcout:0x2fd9 ACTUAL: sr1:0x6 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fd9 M_Data:0x0000 IR_Exec:0xb398 pcout:0x2fd9 
# UVM_INFO @ 2530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fd9 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fd9 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3044 pc:0x3043 instrmem_rd:0x0 ACTUAL: npc:0x3044 pc:0x3043 instrmem_rd:0x0 
# UVM_INFO @ 2540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3044 pc:0x3043 instrmem_rd:0x0 ACTUAL: npc:0x3044 pc:0x3043 instrmem_rd:0x0 
# UVM_INFO @ 2550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3045 pc:0x3044 instrmem_rd:0x1 ACTUAL: npc:0x3044 pc:0x3043 instrmem_rd:0x0 
# UVM_INFO @ 2560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x2 pcoffset9:0x0e1 instruction:0xb4e1 npc_in:0x3044 
# UVM_INFO @ 2560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3045 pc:0x3044 instrmem_rd:0x0 ACTUAL: npc:0x3045 pc:0x3044 instrmem_rd:0x1 
# UVM_INFO @ 2570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3044 ir_var:0xb4e1 
# UVM_INFO @ 2570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3044 ir_var:0xb4e1 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3044 ir_var:0xb4e1 
# UVM_INFO @ 2570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3023 M_Data:0x0000 IR_Exec:0xbfe1 pcout:0x3023 ACTUAL: sr1:0x7 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3023 M_Data:0x0000 IR_Exec:0xbfe1 pcout:0x3023 
# UVM_INFO @ 2570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3023 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3023 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3045 pc:0x3044 instrmem_rd:0x0 ACTUAL: npc:0x3045 pc:0x3044 instrmem_rd:0x0 
# UVM_INFO @ 2580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3045 pc:0x3044 instrmem_rd:0x0 ACTUAL: npc:0x3045 pc:0x3044 instrmem_rd:0x0 
# UVM_INFO @ 2590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3046 pc:0x3045 instrmem_rd:0x1 ACTUAL: npc:0x3045 pc:0x3044 instrmem_rd:0x0 
# UVM_INFO @ 2600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x7 pcoffset9:0x0b5 instruction:0xbeb5 npc_in:0x3045 
# UVM_INFO @ 2600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3046 pc:0x3045 instrmem_rd:0x0 ACTUAL: npc:0x3046 pc:0x3045 instrmem_rd:0x1 
# UVM_INFO @ 2610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3045 ir_var:0xbeb5 
# UVM_INFO @ 2610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3045 ir_var:0xbeb5 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3045 ir_var:0xbeb5 
# UVM_INFO @ 2610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3124 M_Data:0x0000 IR_Exec:0xb4e1 pcout:0x3124 ACTUAL: sr1:0x3 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3124 M_Data:0x0000 IR_Exec:0xb4e1 pcout:0x3124 
# UVM_INFO @ 2610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3124 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3124 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3046 pc:0x3045 instrmem_rd:0x0 ACTUAL: npc:0x3046 pc:0x3045 instrmem_rd:0x0 
# UVM_INFO @ 2620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3046 pc:0x3045 instrmem_rd:0x0 ACTUAL: npc:0x3046 pc:0x3045 instrmem_rd:0x0 
# UVM_INFO @ 2630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3047 pc:0x3046 instrmem_rd:0x1 ACTUAL: npc:0x3046 pc:0x3045 instrmem_rd:0x0 
# UVM_INFO @ 2640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x0 pcoffset9:0x065 instruction:0xb065 npc_in:0x3046 
# UVM_INFO @ 2640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3047 pc:0x3046 instrmem_rd:0x0 ACTUAL: npc:0x3047 pc:0x3046 instrmem_rd:0x1 
# UVM_INFO @ 2650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3046 ir_var:0xb065 
# UVM_INFO @ 2650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3046 ir_var:0xb065 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3046 ir_var:0xb065 
# UVM_INFO @ 2650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30f9 M_Data:0x0000 IR_Exec:0xbeb5 pcout:0x30f9 ACTUAL: sr1:0x2 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30f9 M_Data:0x0000 IR_Exec:0xbeb5 pcout:0x30f9 
# UVM_INFO @ 2650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30f9 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30f9 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3047 pc:0x3046 instrmem_rd:0x0 ACTUAL: npc:0x3047 pc:0x3046 instrmem_rd:0x0 
# UVM_INFO @ 2660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3047 pc:0x3046 instrmem_rd:0x0 ACTUAL: npc:0x3047 pc:0x3046 instrmem_rd:0x0 
# UVM_INFO @ 2670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3048 pc:0x3047 instrmem_rd:0x1 ACTUAL: npc:0x3047 pc:0x3046 instrmem_rd:0x0 
# UVM_INFO @ 2680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x1 pcoffset9:0x0d1 instruction:0xb2d1 npc_in:0x3047 
# UVM_INFO @ 2680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3048 pc:0x3047 instrmem_rd:0x0 ACTUAL: npc:0x3048 pc:0x3047 instrmem_rd:0x1 
# UVM_INFO @ 2690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3047 ir_var:0xb2d1 
# UVM_INFO @ 2690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3047 ir_var:0xb2d1 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3047 ir_var:0xb2d1 
# UVM_INFO @ 2690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30aa M_Data:0x0000 IR_Exec:0xb065 pcout:0x30aa ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30aa M_Data:0x0000 IR_Exec:0xb065 pcout:0x30aa 
# UVM_INFO @ 2690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30aa dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30aa dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3048 pc:0x3047 instrmem_rd:0x0 ACTUAL: npc:0x3048 pc:0x3047 instrmem_rd:0x0 
# UVM_INFO @ 2700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3048 pc:0x3047 instrmem_rd:0x0 ACTUAL: npc:0x3048 pc:0x3047 instrmem_rd:0x0 
# UVM_INFO @ 2710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3049 pc:0x3048 instrmem_rd:0x1 ACTUAL: npc:0x3048 pc:0x3047 instrmem_rd:0x0 
# UVM_INFO @ 2720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x2 pcoffset9:0x056 instruction:0xb456 npc_in:0x3048 
# UVM_INFO @ 2720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3049 pc:0x3048 instrmem_rd:0x0 ACTUAL: npc:0x3049 pc:0x3048 instrmem_rd:0x1 
# UVM_INFO @ 2730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3048 ir_var:0xb456 
# UVM_INFO @ 2730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3048 ir_var:0xb456 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3048 ir_var:0xb456 
# UVM_INFO @ 2730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3117 M_Data:0x0000 IR_Exec:0xb2d1 pcout:0x3117 ACTUAL: sr1:0x3 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3117 M_Data:0x0000 IR_Exec:0xb2d1 pcout:0x3117 
# UVM_INFO @ 2730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3117 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3117 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3049 pc:0x3048 instrmem_rd:0x0 ACTUAL: npc:0x3049 pc:0x3048 instrmem_rd:0x0 
# UVM_INFO @ 2740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3049 pc:0x3048 instrmem_rd:0x0 ACTUAL: npc:0x3049 pc:0x3048 instrmem_rd:0x0 
# UVM_INFO @ 2750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304a pc:0x3049 instrmem_rd:0x1 ACTUAL: npc:0x3049 pc:0x3048 instrmem_rd:0x0 
# UVM_INFO @ 2760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x4 pcoffset9:0x09f instruction:0xb89f npc_in:0x3049 
# UVM_INFO @ 2760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304a pc:0x3049 instrmem_rd:0x0 ACTUAL: npc:0x304a pc:0x3049 instrmem_rd:0x1 
# UVM_INFO @ 2770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3049 ir_var:0xb89f 
# UVM_INFO @ 2770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3049 ir_var:0xb89f ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3049 ir_var:0xb89f 
# UVM_INFO @ 2770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x309d M_Data:0x0000 IR_Exec:0xb456 pcout:0x309d ACTUAL: sr1:0x1 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x309d M_Data:0x0000 IR_Exec:0xb456 pcout:0x309d 
# UVM_INFO @ 2770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x309d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x309d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304a pc:0x3049 instrmem_rd:0x0 ACTUAL: npc:0x304a pc:0x3049 instrmem_rd:0x0 
# UVM_INFO @ 2780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304a pc:0x3049 instrmem_rd:0x0 ACTUAL: npc:0x304a pc:0x3049 instrmem_rd:0x0 
# UVM_INFO @ 2790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304b pc:0x304a instrmem_rd:0x1 ACTUAL: npc:0x304a pc:0x3049 instrmem_rd:0x0 
# UVM_INFO @ 2800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x0 pcoffset9:0x1aa instruction:0xb1aa npc_in:0x304a 
# UVM_INFO @ 2800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304b pc:0x304a instrmem_rd:0x0 ACTUAL: npc:0x304b pc:0x304a instrmem_rd:0x1 
# UVM_INFO @ 2810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304a ir_var:0xb1aa 
# UVM_INFO @ 2810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304a ir_var:0xb1aa ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304a ir_var:0xb1aa 
# UVM_INFO @ 2810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30e7 M_Data:0x0000 IR_Exec:0xb89f pcout:0x30e7 ACTUAL: sr1:0x2 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30e7 M_Data:0x0000 IR_Exec:0xb89f pcout:0x30e7 
# UVM_INFO @ 2810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30e7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30e7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304b pc:0x304a instrmem_rd:0x0 ACTUAL: npc:0x304b pc:0x304a instrmem_rd:0x0 
# UVM_INFO @ 2820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304b pc:0x304a instrmem_rd:0x0 ACTUAL: npc:0x304b pc:0x304a instrmem_rd:0x0 
# UVM_INFO @ 2830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304c pc:0x304b instrmem_rd:0x1 ACTUAL: npc:0x304b pc:0x304a instrmem_rd:0x0 
# UVM_INFO @ 2840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x4 pcoffset9:0x0d3 instruction:0xb8d3 npc_in:0x304b 
# UVM_INFO @ 2840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304c pc:0x304b instrmem_rd:0x0 ACTUAL: npc:0x304c pc:0x304b instrmem_rd:0x1 
# UVM_INFO @ 2850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304b ir_var:0xb8d3 
# UVM_INFO @ 2850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304b ir_var:0xb8d3 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304b ir_var:0xb8d3 
# UVM_INFO @ 2850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2ff3 M_Data:0x0000 IR_Exec:0xb1aa pcout:0x2ff3 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2ff3 M_Data:0x0000 IR_Exec:0xb1aa pcout:0x2ff3 
# UVM_INFO @ 2850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2ff3 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2ff3 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304c pc:0x304b instrmem_rd:0x0 ACTUAL: npc:0x304c pc:0x304b instrmem_rd:0x0 
# UVM_INFO @ 2860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304c pc:0x304b instrmem_rd:0x0 ACTUAL: npc:0x304c pc:0x304b instrmem_rd:0x0 
# UVM_INFO @ 2870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304d pc:0x304c instrmem_rd:0x1 ACTUAL: npc:0x304c pc:0x304b instrmem_rd:0x0 
# UVM_INFO @ 2880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x0 pcoffset9:0x104 instruction:0xb104 npc_in:0x304c 
# UVM_INFO @ 2880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304d pc:0x304c instrmem_rd:0x0 ACTUAL: npc:0x304d pc:0x304c instrmem_rd:0x1 
# UVM_INFO @ 2890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304c ir_var:0xb104 
# UVM_INFO @ 2890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304c ir_var:0xb104 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304c ir_var:0xb104 
# UVM_INFO @ 2890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x311d M_Data:0x0000 IR_Exec:0xb8d3 pcout:0x311d ACTUAL: sr1:0x3 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x311d M_Data:0x0000 IR_Exec:0xb8d3 pcout:0x311d 
# UVM_INFO @ 2890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x311d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x311d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304d pc:0x304c instrmem_rd:0x0 ACTUAL: npc:0x304d pc:0x304c instrmem_rd:0x0 
# UVM_INFO @ 2900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304d pc:0x304c instrmem_rd:0x0 ACTUAL: npc:0x304d pc:0x304c instrmem_rd:0x0 
# UVM_INFO @ 2910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304e pc:0x304d instrmem_rd:0x1 ACTUAL: npc:0x304d pc:0x304c instrmem_rd:0x0 
# UVM_INFO @ 2920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x7 pcoffset9:0x10d instruction:0xbf0d npc_in:0x304d 
# UVM_INFO @ 2920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304e pc:0x304d instrmem_rd:0x0 ACTUAL: npc:0x304e pc:0x304d instrmem_rd:0x1 
# UVM_INFO @ 2930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304d ir_var:0xbf0d 
# UVM_INFO @ 2930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304d ir_var:0xbf0d ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304d ir_var:0xbf0d 
# UVM_INFO @ 2930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f4f M_Data:0x0000 IR_Exec:0xb104 pcout:0x2f4f ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f4f M_Data:0x0000 IR_Exec:0xb104 pcout:0x2f4f 
# UVM_INFO @ 2930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f4f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f4f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304e pc:0x304d instrmem_rd:0x0 ACTUAL: npc:0x304e pc:0x304d instrmem_rd:0x0 
# UVM_INFO @ 2940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304e pc:0x304d instrmem_rd:0x0 ACTUAL: npc:0x304e pc:0x304d instrmem_rd:0x0 
# UVM_INFO @ 2950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304f pc:0x304e instrmem_rd:0x1 ACTUAL: npc:0x304e pc:0x304d instrmem_rd:0x0 
# UVM_INFO @ 2960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x3 pcoffset9:0x12b instruction:0xb72b npc_in:0x304e 
# UVM_INFO @ 2960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304f pc:0x304e instrmem_rd:0x0 ACTUAL: npc:0x304f pc:0x304e instrmem_rd:0x1 
# UVM_INFO @ 2970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304e ir_var:0xb72b 
# UVM_INFO @ 2970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304e ir_var:0xb72b ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304e ir_var:0xb72b 
# UVM_INFO @ 2970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f59 M_Data:0x0000 IR_Exec:0xbf0d pcout:0x2f59 ACTUAL: sr1:0x4 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f59 M_Data:0x0000 IR_Exec:0xbf0d pcout:0x2f59 
# UVM_INFO @ 2970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f59 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f59 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 2970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 2970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304f pc:0x304e instrmem_rd:0x0 ACTUAL: npc:0x304f pc:0x304e instrmem_rd:0x0 
# UVM_INFO @ 2980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304f pc:0x304e instrmem_rd:0x0 ACTUAL: npc:0x304f pc:0x304e instrmem_rd:0x0 
# UVM_INFO @ 2990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 2990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3050 pc:0x304f instrmem_rd:0x1 ACTUAL: npc:0x304f pc:0x304e instrmem_rd:0x0 
# UVM_INFO @ 3000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x3 pcoffset9:0x0a1 instruction:0xb6a1 npc_in:0x304f 
# UVM_INFO @ 3000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3050 pc:0x304f instrmem_rd:0x0 ACTUAL: npc:0x3050 pc:0x304f instrmem_rd:0x1 
# UVM_INFO @ 3010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304f ir_var:0xb6a1 
# UVM_INFO @ 3010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304f ir_var:0xb6a1 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x304f ir_var:0xb6a1 
# UVM_INFO @ 3010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f78 M_Data:0x0000 IR_Exec:0xb72b pcout:0x2f78 ACTUAL: sr1:0x4 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f78 M_Data:0x0000 IR_Exec:0xb72b pcout:0x2f78 
# UVM_INFO @ 3010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f78 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f78 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3050 pc:0x304f instrmem_rd:0x0 ACTUAL: npc:0x3050 pc:0x304f instrmem_rd:0x0 
# UVM_INFO @ 3020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3050 pc:0x304f instrmem_rd:0x0 ACTUAL: npc:0x3050 pc:0x304f instrmem_rd:0x0 
# UVM_INFO @ 3030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3051 pc:0x3050 instrmem_rd:0x1 ACTUAL: npc:0x3050 pc:0x304f instrmem_rd:0x0 
# UVM_INFO @ 3040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x0 pcoffset9:0x11c instruction:0xb11c npc_in:0x3050 
# UVM_INFO @ 3040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3051 pc:0x3050 instrmem_rd:0x0 ACTUAL: npc:0x3051 pc:0x3050 instrmem_rd:0x1 
# UVM_INFO @ 3050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3050 ir_var:0xb11c 
# UVM_INFO @ 3050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3050 ir_var:0xb11c ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3050 ir_var:0xb11c 
# UVM_INFO @ 3050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30ef M_Data:0x0000 IR_Exec:0xb6a1 pcout:0x30ef ACTUAL: sr1:0x2 sr2:0x3 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30ef M_Data:0x0000 IR_Exec:0xb6a1 pcout:0x30ef 
# UVM_INFO @ 3050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30ef dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30ef dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3051 pc:0x3050 instrmem_rd:0x0 ACTUAL: npc:0x3051 pc:0x3050 instrmem_rd:0x0 
# UVM_INFO @ 3060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3051 pc:0x3050 instrmem_rd:0x0 ACTUAL: npc:0x3051 pc:0x3050 instrmem_rd:0x0 
# UVM_INFO @ 3070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3052 pc:0x3051 instrmem_rd:0x1 ACTUAL: npc:0x3051 pc:0x3050 instrmem_rd:0x0 
# UVM_INFO @ 3080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x4 pcoffset9:0x076 instruction:0xb876 npc_in:0x3051 
# UVM_INFO @ 3080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3052 pc:0x3051 instrmem_rd:0x0 ACTUAL: npc:0x3052 pc:0x3051 instrmem_rd:0x1 
# UVM_INFO @ 3090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3051 ir_var:0xb876 
# UVM_INFO @ 3090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3051 ir_var:0xb876 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3051 ir_var:0xb876 
# UVM_INFO @ 3090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f6b M_Data:0x0000 IR_Exec:0xb11c pcout:0x2f6b ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f6b M_Data:0x0000 IR_Exec:0xb11c pcout:0x2f6b 
# UVM_INFO @ 3090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f6b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f6b dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3052 pc:0x3051 instrmem_rd:0x0 ACTUAL: npc:0x3052 pc:0x3051 instrmem_rd:0x0 
# UVM_INFO @ 3100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3052 pc:0x3051 instrmem_rd:0x0 ACTUAL: npc:0x3052 pc:0x3051 instrmem_rd:0x0 
# UVM_INFO @ 3110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3053 pc:0x3052 instrmem_rd:0x1 ACTUAL: npc:0x3052 pc:0x3051 instrmem_rd:0x0 
# UVM_INFO @ 3120: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x6 pcoffset9:0x0f8 instruction:0xbcf8 npc_in:0x3052 
# UVM_INFO @ 3120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3053 pc:0x3052 instrmem_rd:0x0 ACTUAL: npc:0x3053 pc:0x3052 instrmem_rd:0x1 
# UVM_INFO @ 3130: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3052 ir_var:0xbcf8 
# UVM_INFO @ 3130: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3052 ir_var:0xbcf8 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3052 ir_var:0xbcf8 
# UVM_INFO @ 3130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30c6 M_Data:0x0000 IR_Exec:0xb876 pcout:0x30c6 ACTUAL: sr1:0x1 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30c6 M_Data:0x0000 IR_Exec:0xb876 pcout:0x30c6 
# UVM_INFO @ 3130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30c6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30c6 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3053 pc:0x3052 instrmem_rd:0x0 ACTUAL: npc:0x3053 pc:0x3052 instrmem_rd:0x0 
# UVM_INFO @ 3140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3053 pc:0x3052 instrmem_rd:0x0 ACTUAL: npc:0x3053 pc:0x3052 instrmem_rd:0x0 
# UVM_INFO @ 3150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3054 pc:0x3053 instrmem_rd:0x1 ACTUAL: npc:0x3053 pc:0x3052 instrmem_rd:0x0 
# UVM_INFO @ 3160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x5 pcoffset9:0x000 instruction:0xba00 npc_in:0x3053 
# UVM_INFO @ 3160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3054 pc:0x3053 instrmem_rd:0x0 ACTUAL: npc:0x3054 pc:0x3053 instrmem_rd:0x1 
# UVM_INFO @ 3170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3053 ir_var:0xba00 
# UVM_INFO @ 3170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3053 ir_var:0xba00 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3053 ir_var:0xba00 
# UVM_INFO @ 3170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3149 M_Data:0x0000 IR_Exec:0xbcf8 pcout:0x3149 ACTUAL: sr1:0x3 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3149 M_Data:0x0000 IR_Exec:0xbcf8 pcout:0x3149 
# UVM_INFO @ 3170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3149 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3149 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3054 pc:0x3053 instrmem_rd:0x0 ACTUAL: npc:0x3054 pc:0x3053 instrmem_rd:0x0 
# UVM_INFO @ 3180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3054 pc:0x3053 instrmem_rd:0x0 ACTUAL: npc:0x3054 pc:0x3053 instrmem_rd:0x0 
# UVM_INFO @ 3190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3055 pc:0x3054 instrmem_rd:0x1 ACTUAL: npc:0x3054 pc:0x3053 instrmem_rd:0x0 
# UVM_INFO @ 3200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x7 pcoffset9:0x06f instruction:0xbe6f npc_in:0x3054 
# UVM_INFO @ 3200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3055 pc:0x3054 instrmem_rd:0x0 ACTUAL: npc:0x3055 pc:0x3054 instrmem_rd:0x1 
# UVM_INFO @ 3210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3054 ir_var:0xbe6f 
# UVM_INFO @ 3210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3054 ir_var:0xbe6f ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3054 ir_var:0xbe6f 
# UVM_INFO @ 3210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3052 M_Data:0x0000 IR_Exec:0xba00 pcout:0x3052 ACTUAL: sr1:0x0 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3052 M_Data:0x0000 IR_Exec:0xba00 pcout:0x3052 
# UVM_INFO @ 3210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3052 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3052 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3055 pc:0x3054 instrmem_rd:0x0 ACTUAL: npc:0x3055 pc:0x3054 instrmem_rd:0x0 
# UVM_INFO @ 3220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3055 pc:0x3054 instrmem_rd:0x0 ACTUAL: npc:0x3055 pc:0x3054 instrmem_rd:0x0 
# UVM_INFO @ 3230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3056 pc:0x3055 instrmem_rd:0x1 ACTUAL: npc:0x3055 pc:0x3054 instrmem_rd:0x0 
# UVM_INFO @ 3240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x6 pcoffset9:0x070 instruction:0xbc70 npc_in:0x3055 
# UVM_INFO @ 3240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3056 pc:0x3055 instrmem_rd:0x0 ACTUAL: npc:0x3056 pc:0x3055 instrmem_rd:0x1 
# UVM_INFO @ 3250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3055 ir_var:0xbc70 
# UVM_INFO @ 3250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3055 ir_var:0xbc70 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3055 ir_var:0xbc70 
# UVM_INFO @ 3250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30c2 M_Data:0x0000 IR_Exec:0xbe6f pcout:0x30c2 ACTUAL: sr1:0x1 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30c2 M_Data:0x0000 IR_Exec:0xbe6f pcout:0x30c2 
# UVM_INFO @ 3250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30c2 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30c2 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3056 pc:0x3055 instrmem_rd:0x0 ACTUAL: npc:0x3056 pc:0x3055 instrmem_rd:0x0 
# UVM_INFO @ 3260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3056 pc:0x3055 instrmem_rd:0x0 ACTUAL: npc:0x3056 pc:0x3055 instrmem_rd:0x0 
# UVM_INFO @ 3270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3057 pc:0x3056 instrmem_rd:0x1 ACTUAL: npc:0x3056 pc:0x3055 instrmem_rd:0x0 
# UVM_INFO @ 3280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x1 pcoffset9:0x0e9 instruction:0xb2e9 npc_in:0x3056 
# UVM_INFO @ 3280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3057 pc:0x3056 instrmem_rd:0x0 ACTUAL: npc:0x3057 pc:0x3056 instrmem_rd:0x1 
# UVM_INFO @ 3290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3056 ir_var:0xb2e9 
# UVM_INFO @ 3290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3056 ir_var:0xb2e9 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3056 ir_var:0xb2e9 
# UVM_INFO @ 3290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30c4 M_Data:0x0000 IR_Exec:0xbc70 pcout:0x30c4 ACTUAL: sr1:0x1 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30c4 M_Data:0x0000 IR_Exec:0xbc70 pcout:0x30c4 
# UVM_INFO @ 3290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30c4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30c4 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3057 pc:0x3056 instrmem_rd:0x0 ACTUAL: npc:0x3057 pc:0x3056 instrmem_rd:0x0 
# UVM_INFO @ 3300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3057 pc:0x3056 instrmem_rd:0x0 ACTUAL: npc:0x3057 pc:0x3056 instrmem_rd:0x0 
# UVM_INFO @ 3310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3058 pc:0x3057 instrmem_rd:0x1 ACTUAL: npc:0x3057 pc:0x3056 instrmem_rd:0x0 
# UVM_INFO @ 3320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x7 pcoffset9:0x089 instruction:0xbe89 npc_in:0x3057 
# UVM_INFO @ 3320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3058 pc:0x3057 instrmem_rd:0x0 ACTUAL: npc:0x3058 pc:0x3057 instrmem_rd:0x1 
# UVM_INFO @ 3330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3057 ir_var:0xbe89 
# UVM_INFO @ 3330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3057 ir_var:0xbe89 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3057 ir_var:0xbe89 
# UVM_INFO @ 3330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x313e M_Data:0x0000 IR_Exec:0xb2e9 pcout:0x313e ACTUAL: sr1:0x3 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x313e M_Data:0x0000 IR_Exec:0xb2e9 pcout:0x313e 
# UVM_INFO @ 3330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x313e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x313e dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3058 pc:0x3057 instrmem_rd:0x0 ACTUAL: npc:0x3058 pc:0x3057 instrmem_rd:0x0 
# UVM_INFO @ 3340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3058 pc:0x3057 instrmem_rd:0x0 ACTUAL: npc:0x3058 pc:0x3057 instrmem_rd:0x0 
# UVM_INFO @ 3350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3059 pc:0x3058 instrmem_rd:0x1 ACTUAL: npc:0x3058 pc:0x3057 instrmem_rd:0x0 
# UVM_INFO @ 3360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x1 pcoffset9:0x12f instruction:0xb32f npc_in:0x3058 
# UVM_INFO @ 3360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3059 pc:0x3058 instrmem_rd:0x0 ACTUAL: npc:0x3059 pc:0x3058 instrmem_rd:0x1 
# UVM_INFO @ 3370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3058 ir_var:0xb32f 
# UVM_INFO @ 3370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3058 ir_var:0xb32f ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3058 ir_var:0xb32f 
# UVM_INFO @ 3370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30df M_Data:0x0000 IR_Exec:0xbe89 pcout:0x30df ACTUAL: sr1:0x2 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30df M_Data:0x0000 IR_Exec:0xbe89 pcout:0x30df 
# UVM_INFO @ 3370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30df dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30df dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3059 pc:0x3058 instrmem_rd:0x0 ACTUAL: npc:0x3059 pc:0x3058 instrmem_rd:0x0 
# UVM_INFO @ 3380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3059 pc:0x3058 instrmem_rd:0x0 ACTUAL: npc:0x3059 pc:0x3058 instrmem_rd:0x0 
# UVM_INFO @ 3390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305a pc:0x3059 instrmem_rd:0x1 ACTUAL: npc:0x3059 pc:0x3058 instrmem_rd:0x0 
# UVM_INFO @ 3400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x4 pcoffset9:0x047 instruction:0xb847 npc_in:0x3059 
# UVM_INFO @ 3400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305a pc:0x3059 instrmem_rd:0x0 ACTUAL: npc:0x305a pc:0x3059 instrmem_rd:0x1 
# UVM_INFO @ 3410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3059 ir_var:0xb847 
# UVM_INFO @ 3410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3059 ir_var:0xb847 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3059 ir_var:0xb847 
# UVM_INFO @ 3410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f86 M_Data:0x0000 IR_Exec:0xb32f pcout:0x2f86 ACTUAL: sr1:0x4 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f86 M_Data:0x0000 IR_Exec:0xb32f pcout:0x2f86 
# UVM_INFO @ 3410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f86 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f86 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305a pc:0x3059 instrmem_rd:0x0 ACTUAL: npc:0x305a pc:0x3059 instrmem_rd:0x0 
# UVM_INFO @ 3420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305a pc:0x3059 instrmem_rd:0x0 ACTUAL: npc:0x305a pc:0x3059 instrmem_rd:0x0 
# UVM_INFO @ 3430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305b pc:0x305a instrmem_rd:0x1 ACTUAL: npc:0x305a pc:0x3059 instrmem_rd:0x0 
# UVM_INFO @ 3440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x2 pcoffset9:0x167 instruction:0xb567 npc_in:0x305a 
# UVM_INFO @ 3440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305b pc:0x305a instrmem_rd:0x0 ACTUAL: npc:0x305b pc:0x305a instrmem_rd:0x1 
# UVM_INFO @ 3450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305a ir_var:0xb567 
# UVM_INFO @ 3450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305a ir_var:0xb567 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305a ir_var:0xb567 
# UVM_INFO @ 3450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x309f M_Data:0x0000 IR_Exec:0xb847 pcout:0x309f ACTUAL: sr1:0x1 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x309f M_Data:0x0000 IR_Exec:0xb847 pcout:0x309f 
# UVM_INFO @ 3450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x309f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x309f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305b pc:0x305a instrmem_rd:0x0 ACTUAL: npc:0x305b pc:0x305a instrmem_rd:0x0 
# UVM_INFO @ 3460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305b pc:0x305a instrmem_rd:0x0 ACTUAL: npc:0x305b pc:0x305a instrmem_rd:0x0 
# UVM_INFO @ 3470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305c pc:0x305b instrmem_rd:0x1 ACTUAL: npc:0x305b pc:0x305a instrmem_rd:0x0 
# UVM_INFO @ 3480: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x7 pcoffset9:0x19d instruction:0xbf9d npc_in:0x305b 
# UVM_INFO @ 3480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305c pc:0x305b instrmem_rd:0x0 ACTUAL: npc:0x305c pc:0x305b instrmem_rd:0x1 
# UVM_INFO @ 3490: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305b ir_var:0xbf9d 
# UVM_INFO @ 3490: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305b ir_var:0xbf9d ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305b ir_var:0xbf9d 
# UVM_INFO @ 3490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fc0 M_Data:0x0000 IR_Exec:0xb567 pcout:0x2fc0 ACTUAL: sr1:0x5 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2fc0 M_Data:0x0000 IR_Exec:0xb567 pcout:0x2fc0 
# UVM_INFO @ 3490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2fc0 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2fc0 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305c pc:0x305b instrmem_rd:0x0 ACTUAL: npc:0x305c pc:0x305b instrmem_rd:0x0 
# UVM_INFO @ 3500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305c pc:0x305b instrmem_rd:0x0 ACTUAL: npc:0x305c pc:0x305b instrmem_rd:0x0 
# UVM_INFO @ 3510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305d pc:0x305c instrmem_rd:0x1 ACTUAL: npc:0x305c pc:0x305b instrmem_rd:0x0 
# UVM_INFO @ 3520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x5 pcoffset9:0x138 instruction:0xbb38 npc_in:0x305c 
# UVM_INFO @ 3520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305d pc:0x305c instrmem_rd:0x0 ACTUAL: npc:0x305d pc:0x305c instrmem_rd:0x1 
# UVM_INFO @ 3530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305c ir_var:0xbb38 
# UVM_INFO @ 3530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305c ir_var:0xbb38 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305c ir_var:0xbb38 
# UVM_INFO @ 3530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2ff7 M_Data:0x0000 IR_Exec:0xbf9d pcout:0x2ff7 ACTUAL: sr1:0x6 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2ff7 M_Data:0x0000 IR_Exec:0xbf9d pcout:0x2ff7 
# UVM_INFO @ 3530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2ff7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2ff7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305d pc:0x305c instrmem_rd:0x0 ACTUAL: npc:0x305d pc:0x305c instrmem_rd:0x0 
# UVM_INFO @ 3540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305d pc:0x305c instrmem_rd:0x0 ACTUAL: npc:0x305d pc:0x305c instrmem_rd:0x0 
# UVM_INFO @ 3550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305e pc:0x305d instrmem_rd:0x1 ACTUAL: npc:0x305d pc:0x305c instrmem_rd:0x0 
# UVM_INFO @ 3560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x7 pcoffset9:0x008 instruction:0xbe08 npc_in:0x305d 
# UVM_INFO @ 3560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305e pc:0x305d instrmem_rd:0x0 ACTUAL: npc:0x305e pc:0x305d instrmem_rd:0x1 
# UVM_INFO @ 3570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305d ir_var:0xbe08 
# UVM_INFO @ 3570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305d ir_var:0xbe08 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305d ir_var:0xbe08 
# UVM_INFO @ 3570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f93 M_Data:0x0000 IR_Exec:0xbb38 pcout:0x2f93 ACTUAL: sr1:0x4 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f93 M_Data:0x0000 IR_Exec:0xbb38 pcout:0x2f93 
# UVM_INFO @ 3570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f93 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f93 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305e pc:0x305d instrmem_rd:0x0 ACTUAL: npc:0x305e pc:0x305d instrmem_rd:0x0 
# UVM_INFO @ 3580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305e pc:0x305d instrmem_rd:0x0 ACTUAL: npc:0x305e pc:0x305d instrmem_rd:0x0 
# UVM_INFO @ 3590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305f pc:0x305e instrmem_rd:0x1 ACTUAL: npc:0x305e pc:0x305d instrmem_rd:0x0 
# UVM_INFO @ 3600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x7 pcoffset9:0x10a instruction:0xbf0a npc_in:0x305e 
# UVM_INFO @ 3600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305f pc:0x305e instrmem_rd:0x0 ACTUAL: npc:0x305f pc:0x305e instrmem_rd:0x1 
# UVM_INFO @ 3610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305e ir_var:0xbf0a 
# UVM_INFO @ 3610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305e ir_var:0xbf0a ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305e ir_var:0xbf0a 
# UVM_INFO @ 3610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3064 M_Data:0x0000 IR_Exec:0xbe08 pcout:0x3064 ACTUAL: sr1:0x0 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3064 M_Data:0x0000 IR_Exec:0xbe08 pcout:0x3064 
# UVM_INFO @ 3610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3064 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3064 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305f pc:0x305e instrmem_rd:0x0 ACTUAL: npc:0x305f pc:0x305e instrmem_rd:0x0 
# UVM_INFO @ 3620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305f pc:0x305e instrmem_rd:0x0 ACTUAL: npc:0x305f pc:0x305e instrmem_rd:0x0 
# UVM_INFO @ 3630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3060 pc:0x305f instrmem_rd:0x1 ACTUAL: npc:0x305f pc:0x305e instrmem_rd:0x0 
# UVM_INFO @ 3640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x0 pcoffset9:0x11e instruction:0xb11e npc_in:0x305f 
# UVM_INFO @ 3640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3060 pc:0x305f instrmem_rd:0x0 ACTUAL: npc:0x3060 pc:0x305f instrmem_rd:0x1 
# UVM_INFO @ 3650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305f ir_var:0xb11e 
# UVM_INFO @ 3650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305f ir_var:0xb11e ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x305f ir_var:0xb11e 
# UVM_INFO @ 3650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f67 M_Data:0x0000 IR_Exec:0xbf0a pcout:0x2f67 ACTUAL: sr1:0x4 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f67 M_Data:0x0000 IR_Exec:0xbf0a pcout:0x2f67 
# UVM_INFO @ 3650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f67 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f67 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3060 pc:0x305f instrmem_rd:0x0 ACTUAL: npc:0x3060 pc:0x305f instrmem_rd:0x0 
# UVM_INFO @ 3660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3060 pc:0x305f instrmem_rd:0x0 ACTUAL: npc:0x3060 pc:0x305f instrmem_rd:0x0 
# UVM_INFO @ 3670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3061 pc:0x3060 instrmem_rd:0x1 ACTUAL: npc:0x3060 pc:0x305f instrmem_rd:0x0 
# UVM_INFO @ 3680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x5 pcoffset9:0x031 instruction:0xba31 npc_in:0x3060 
# UVM_INFO @ 3680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3061 pc:0x3060 instrmem_rd:0x0 ACTUAL: npc:0x3061 pc:0x3060 instrmem_rd:0x1 
# UVM_INFO @ 3690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3060 ir_var:0xba31 
# UVM_INFO @ 3690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3060 ir_var:0xba31 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3060 ir_var:0xba31 
# UVM_INFO @ 3690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f7c M_Data:0x0000 IR_Exec:0xb11e pcout:0x2f7c ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f7c M_Data:0x0000 IR_Exec:0xb11e pcout:0x2f7c 
# UVM_INFO @ 3690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f7c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f7c dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3061 pc:0x3060 instrmem_rd:0x0 ACTUAL: npc:0x3061 pc:0x3060 instrmem_rd:0x0 
# UVM_INFO @ 3700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3061 pc:0x3060 instrmem_rd:0x0 ACTUAL: npc:0x3061 pc:0x3060 instrmem_rd:0x0 
# UVM_INFO @ 3710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3062 pc:0x3061 instrmem_rd:0x1 ACTUAL: npc:0x3061 pc:0x3060 instrmem_rd:0x0 
# UVM_INFO @ 3720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x6 pcoffset9:0x130 instruction:0xbd30 npc_in:0x3061 
# UVM_INFO @ 3720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3062 pc:0x3061 instrmem_rd:0x0 ACTUAL: npc:0x3062 pc:0x3061 instrmem_rd:0x1 
# UVM_INFO @ 3730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3061 ir_var:0xbd30 
# UVM_INFO @ 3730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3061 ir_var:0xbd30 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3061 ir_var:0xbd30 
# UVM_INFO @ 3730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3090 M_Data:0x0000 IR_Exec:0xba31 pcout:0x3090 ACTUAL: sr1:0x0 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3090 M_Data:0x0000 IR_Exec:0xba31 pcout:0x3090 
# UVM_INFO @ 3730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3090 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3090 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3062 pc:0x3061 instrmem_rd:0x0 ACTUAL: npc:0x3062 pc:0x3061 instrmem_rd:0x0 
# UVM_INFO @ 3740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3062 pc:0x3061 instrmem_rd:0x0 ACTUAL: npc:0x3062 pc:0x3061 instrmem_rd:0x0 
# UVM_INFO @ 3750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3063 pc:0x3062 instrmem_rd:0x1 ACTUAL: npc:0x3062 pc:0x3061 instrmem_rd:0x0 
# UVM_INFO @ 3760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x2 pcoffset9:0x19d instruction:0xb59d npc_in:0x3062 
# UVM_INFO @ 3760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3063 pc:0x3062 instrmem_rd:0x0 ACTUAL: npc:0x3063 pc:0x3062 instrmem_rd:0x1 
# UVM_INFO @ 3770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3062 ir_var:0xb59d 
# UVM_INFO @ 3770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3062 ir_var:0xb59d ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3062 ir_var:0xb59d 
# UVM_INFO @ 3770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f90 M_Data:0x0000 IR_Exec:0xbd30 pcout:0x2f90 ACTUAL: sr1:0x4 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f90 M_Data:0x0000 IR_Exec:0xbd30 pcout:0x2f90 
# UVM_INFO @ 3770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f90 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f90 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3063 pc:0x3062 instrmem_rd:0x0 ACTUAL: npc:0x3063 pc:0x3062 instrmem_rd:0x0 
# UVM_INFO @ 3780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3063 pc:0x3062 instrmem_rd:0x0 ACTUAL: npc:0x3063 pc:0x3062 instrmem_rd:0x0 
# UVM_INFO @ 3790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3064 pc:0x3063 instrmem_rd:0x1 ACTUAL: npc:0x3063 pc:0x3062 instrmem_rd:0x0 
# UVM_INFO @ 3800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x7 pcoffset9:0x1ff instruction:0xbfff npc_in:0x3063 
# UVM_INFO @ 3800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3064 pc:0x3063 instrmem_rd:0x0 ACTUAL: npc:0x3064 pc:0x3063 instrmem_rd:0x1 
# UVM_INFO @ 3810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3063 ir_var:0xbfff 
# UVM_INFO @ 3810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3063 ir_var:0xbfff ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3063 ir_var:0xbfff 
# UVM_INFO @ 3810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2ffe M_Data:0x0000 IR_Exec:0xb59d pcout:0x2ffe ACTUAL: sr1:0x6 sr2:0x2 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2ffe M_Data:0x0000 IR_Exec:0xb59d pcout:0x2ffe 
# UVM_INFO @ 3810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2ffe dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2ffe dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3064 pc:0x3063 instrmem_rd:0x0 ACTUAL: npc:0x3064 pc:0x3063 instrmem_rd:0x0 
# UVM_INFO @ 3820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3064 pc:0x3063 instrmem_rd:0x0 ACTUAL: npc:0x3064 pc:0x3063 instrmem_rd:0x0 
# UVM_INFO @ 3830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3065 pc:0x3064 instrmem_rd:0x1 ACTUAL: npc:0x3064 pc:0x3063 instrmem_rd:0x0 
# UVM_INFO @ 3840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x5 pcoffset9:0x12a instruction:0xbb2a npc_in:0x3064 
# UVM_INFO @ 3840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3065 pc:0x3064 instrmem_rd:0x0 ACTUAL: npc:0x3065 pc:0x3064 instrmem_rd:0x1 
# UVM_INFO @ 3850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3064 ir_var:0xbb2a 
# UVM_INFO @ 3850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3064 ir_var:0xbb2a ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3064 ir_var:0xbb2a 
# UVM_INFO @ 3850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3061 M_Data:0x0000 IR_Exec:0xbfff pcout:0x3061 ACTUAL: sr1:0x7 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3061 M_Data:0x0000 IR_Exec:0xbfff pcout:0x3061 
# UVM_INFO @ 3850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3061 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3061 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3065 pc:0x3064 instrmem_rd:0x0 ACTUAL: npc:0x3065 pc:0x3064 instrmem_rd:0x0 
# UVM_INFO @ 3860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3065 pc:0x3064 instrmem_rd:0x0 ACTUAL: npc:0x3065 pc:0x3064 instrmem_rd:0x0 
# UVM_INFO @ 3870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3066 pc:0x3065 instrmem_rd:0x1 ACTUAL: npc:0x3065 pc:0x3064 instrmem_rd:0x0 
# UVM_INFO @ 3880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x0 pcoffset9:0x19a instruction:0xb19a npc_in:0x3065 
# UVM_INFO @ 3880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3066 pc:0x3065 instrmem_rd:0x0 ACTUAL: npc:0x3066 pc:0x3065 instrmem_rd:0x1 
# UVM_INFO @ 3890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3065 ir_var:0xb19a 
# UVM_INFO @ 3890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3065 ir_var:0xb19a ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3065 ir_var:0xb19a 
# UVM_INFO @ 3890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f8d M_Data:0x0000 IR_Exec:0xbb2a pcout:0x2f8d ACTUAL: sr1:0x4 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2f8d M_Data:0x0000 IR_Exec:0xbb2a pcout:0x2f8d 
# UVM_INFO @ 3890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2f8d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2f8d dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3066 pc:0x3065 instrmem_rd:0x0 ACTUAL: npc:0x3066 pc:0x3065 instrmem_rd:0x0 
# UVM_INFO @ 3900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3066 pc:0x3065 instrmem_rd:0x0 ACTUAL: npc:0x3066 pc:0x3065 instrmem_rd:0x0 
# UVM_INFO @ 3910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3067 pc:0x3066 instrmem_rd:0x1 ACTUAL: npc:0x3066 pc:0x3065 instrmem_rd:0x0 
# UVM_INFO @ 3920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x1 pcoffset9:0x060 instruction:0xb260 npc_in:0x3066 
# UVM_INFO @ 3920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3067 pc:0x3066 instrmem_rd:0x0 ACTUAL: npc:0x3067 pc:0x3066 instrmem_rd:0x1 
# UVM_INFO @ 3930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3066 ir_var:0xb260 
# UVM_INFO @ 3930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3066 ir_var:0xb260 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3066 ir_var:0xb260 
# UVM_INFO @ 3930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2ffe M_Data:0x0000 IR_Exec:0xb19a pcout:0x2ffe ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x2ffe M_Data:0x0000 IR_Exec:0xb19a pcout:0x2ffe 
# UVM_INFO @ 3930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x2ffe dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x2ffe dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3067 pc:0x3066 instrmem_rd:0x0 ACTUAL: npc:0x3067 pc:0x3066 instrmem_rd:0x0 
# UVM_INFO @ 3940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3067 pc:0x3066 instrmem_rd:0x0 ACTUAL: npc:0x3067 pc:0x3066 instrmem_rd:0x0 
# UVM_INFO @ 3950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3068 pc:0x3067 instrmem_rd:0x1 ACTUAL: npc:0x3067 pc:0x3066 instrmem_rd:0x0 
# UVM_INFO @ 3960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x5 pcoffset9:0x1ce instruction:0xbbce npc_in:0x3067 
# UVM_INFO @ 3960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3068 pc:0x3067 instrmem_rd:0x0 ACTUAL: npc:0x3068 pc:0x3067 instrmem_rd:0x1 
# UVM_INFO @ 3970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3067 ir_var:0xbbce 
# UVM_INFO @ 3970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3067 ir_var:0xbbce ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3067 ir_var:0xbbce 
# UVM_INFO @ 3970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30c5 M_Data:0x0000 IR_Exec:0xb260 pcout:0x30c5 ACTUAL: sr1:0x1 sr2:0x1 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30c5 M_Data:0x0000 IR_Exec:0xb260 pcout:0x30c5 
# UVM_INFO @ 3970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30c5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30c5 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 3970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 3970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3068 pc:0x3067 instrmem_rd:0x0 ACTUAL: npc:0x3068 pc:0x3067 instrmem_rd:0x0 
# UVM_INFO @ 3980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3068 pc:0x3067 instrmem_rd:0x0 ACTUAL: npc:0x3068 pc:0x3067 instrmem_rd:0x0 
# UVM_INFO @ 3990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 3990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3069 pc:0x3068 instrmem_rd:0x1 ACTUAL: npc:0x3068 pc:0x3067 instrmem_rd:0x0 
# UVM_INFO @ 4000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x7 pcoffset9:0x033 instruction:0xbe33 npc_in:0x3068 
# UVM_INFO @ 4000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3069 pc:0x3068 instrmem_rd:0x0 ACTUAL: npc:0x3069 pc:0x3068 instrmem_rd:0x1 
# UVM_INFO @ 4010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3068 ir_var:0xbe33 
# UVM_INFO @ 4010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3068 ir_var:0xbe33 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3068 ir_var:0xbe33 
# UVM_INFO @ 4010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3034 M_Data:0x0000 IR_Exec:0xbbce pcout:0x3034 ACTUAL: sr1:0x7 sr2:0x5 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3034 M_Data:0x0000 IR_Exec:0xbbce pcout:0x3034 
# UVM_INFO @ 4010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3034 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3034 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 4010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3069 pc:0x3068 instrmem_rd:0x0 ACTUAL: npc:0x3069 pc:0x3068 instrmem_rd:0x0 
# UVM_INFO @ 4020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3069 pc:0x3068 instrmem_rd:0x0 ACTUAL: npc:0x3069 pc:0x3068 instrmem_rd:0x0 
# UVM_INFO @ 4030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306a pc:0x3069 instrmem_rd:0x1 ACTUAL: npc:0x3069 pc:0x3068 instrmem_rd:0x0 
# UVM_INFO @ 4040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x7 pcoffset9:0x03f instruction:0xbe3f npc_in:0x3069 
# UVM_INFO @ 4040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306a pc:0x3069 instrmem_rd:0x0 ACTUAL: npc:0x306a pc:0x3069 instrmem_rd:0x1 
# UVM_INFO @ 4050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3069 ir_var:0xbe3f 
# UVM_INFO @ 4050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3069 ir_var:0xbe3f ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x3069 ir_var:0xbe3f 
# UVM_INFO @ 4050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x309a M_Data:0x0000 IR_Exec:0xbe33 pcout:0x309a ACTUAL: sr1:0x0 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x309a M_Data:0x0000 IR_Exec:0xbe33 pcout:0x309a 
# UVM_INFO @ 4050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x309a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x309a dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 4050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306a pc:0x3069 instrmem_rd:0x0 ACTUAL: npc:0x306a pc:0x3069 instrmem_rd:0x0 
# UVM_INFO @ 4060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306a pc:0x3069 instrmem_rd:0x0 ACTUAL: npc:0x306a pc:0x3069 instrmem_rd:0x0 
# UVM_INFO @ 4070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306b pc:0x306a instrmem_rd:0x1 ACTUAL: npc:0x306a pc:0x3069 instrmem_rd:0x0 
# UVM_INFO @ 4080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x4 pcoffset9:0x0b0 instruction:0xb8b0 npc_in:0x306a 
# UVM_INFO @ 4080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306b pc:0x306a instrmem_rd:0x0 ACTUAL: npc:0x306b pc:0x306a instrmem_rd:0x1 
# UVM_INFO @ 4090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x306a ir_var:0xb8b0 
# UVM_INFO @ 4090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x306a ir_var:0xb8b0 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x306a ir_var:0xb8b0 
# UVM_INFO @ 4090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30a7 M_Data:0x0000 IR_Exec:0xbe3f pcout:0x30a7 ACTUAL: sr1:0x0 sr2:0x7 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x30a7 M_Data:0x0000 IR_Exec:0xbe3f pcout:0x30a7 
# UVM_INFO @ 4090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x30a7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x30a7 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 4090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306b pc:0x306a instrmem_rd:0x0 ACTUAL: npc:0x306b pc:0x306a instrmem_rd:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306b pc:0x306a instrmem_rd:0x0 ACTUAL: npc:0x306b pc:0x306a instrmem_rd:0x0 
# UVM_INFO @ 4110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x1 ACTUAL: npc:0x306b pc:0x306a instrmem_rd:0x0 
# UVM_INFO @ 4120: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:STI dr:0x6 pcoffset9:0x1d5 instruction:0xbdd5 npc_in:0x306b 
# UVM_INFO @ 4120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x0 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x1 
# UVM_INFO @ 4130: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x306b ir_var:0xbdd5 
# UVM_INFO @ 4130: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x306b ir_var:0xbdd5 ACTUAL: e_control_var:0x06 w_control_var:0x0 mem_control_var:0x1 npc_out_var:0x306b ir_var:0xbdd5 
# UVM_INFO @ 4130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3119 M_Data:0x0000 IR_Exec:0xb8b0 pcout:0x3119 ACTUAL: sr1:0x2 sr2:0x4 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x3119 M_Data:0x0000 IR_Exec:0xb8b0 pcout:0x3119 
# UVM_INFO @ 4130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3119 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3119 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 4130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x0 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x0 
# UVM_INFO @ 4140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x0 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x0 
# UVM_INFO @ 4150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x1 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x0 
# UVM_INFO @ 4160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x0 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x1 
# UVM_INFO @ 4170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x303f M_Data:0x0000 IR_Exec:0xbdd5 pcout:0x303f ACTUAL: sr1:0x7 sr2:0x6 dr:0x0 W_Control_out:0x0 Mem_Control_out:0x1 NZP:0x0 aluout:0x303f M_Data:0x0000 IR_Exec:0xbdd5 pcout:0x303f 
# UVM_INFO @ 4170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x303f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x303f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 4170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x0 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x0 
# UVM_INFO @ 4180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x0 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x0 
# UVM_INFO @ 4190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x1 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x0 
# UVM_INFO @ 4200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x0 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x1 
# UVM_INFO @ 4210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x303f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x303f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 4210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x0 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x0 
# UVM_INFO @ 4220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x0 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x0 
# UVM_INFO @ 4230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x1 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x0 
# UVM_INFO @ 4240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x0 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x1 
# UVM_INFO @ 4250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x303f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x303f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 4250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x0 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x0 
# UVM_INFO @ 4260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x0 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x0 
# UVM_INFO @ 4270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x1 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x0 
# UVM_INFO @ 4280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x0 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x1 
# UVM_INFO @ 4290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x303f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x303f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 4290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x0 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x0 
# UVM_INFO @ 4300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x0 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x0 
# UVM_INFO @ 4310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x1 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x0 
# UVM_INFO @ 4320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x0 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x1 
# UVM_INFO @ 4330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x303f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x303f dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 4330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 
# UVM_INFO @ 4330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x0 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x0 
# UVM_INFO @ 4340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x0 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x0 
# UVM_INFO @ 4350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x1 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 
# UVM_INFO @ 4350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x1 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x0 
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x2 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 4360: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=432 MATCHES=432 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.decode_env.scbd [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=106 MATCHES=106 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=106 MATCHES=106 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=435 MATCHES=435 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.scbd [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=432 MATCHES=432 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=8 MATCHES=8 MISMATCHES=0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 3696
# UVM_WARNING :   13
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COV]   435
# [COVERAGE_MODEL_REVIEW]     8
# [DEC]   107
# [PRED]  1625
# [PREDICTOR_REVIEW]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCBD]  1526
# [TEST_DONE]     1
# ** Note: $finish    : /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4360 ns  Iteration: 62  Instance: /hvl_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
#  quit -f
# Saving coverage database on exit...
# Memory Statistics                         
#     mem: size after elab (VSZ)                 153.76 Mb
#     mem: size during sim (VSZ)                 153.76 Mb
# Elaboration Time                          
#    elab: wall time                               3.65 s
#    elab: cpu time                                2.43 s
# Simulation Time                           
#     sim: wall time                               0.92 s
#     sim: cpu time                                0.48 s
# Coverage Save Time                        
#    save: wall time                               1.03 s
#    save: cpu time                                0.14 s
# Total Time                                
#   total: wall time                               5.60 s
#   total: cpu time                                3.05 s
# HDL Simulation time                              4360 ns
# 
# End time: 06:07:03 on Dec 06,2023, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
make[1]: Leaving directory `/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim'
