#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 16 20:43:00 2020
# Process ID: 5696
# Current directory: C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.runs/synth_1
# Command line: vivado.exe -log HDMI_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDMI_top.tcl
# Log file: C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.runs/synth_1/HDMI_top.vds
# Journal file: C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source HDMI_top.tcl -notrace
Command: synth_design -top HDMI_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15364 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 762.738 ; gain = 178.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HDMI_top' [C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.srcs/sources_1/new/HDMI_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.runs/synth_1/.Xil/Vivado-5696-Rc/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.runs/synth_1/.Xil/Vivado-5696-Rc/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clk_inst_0' of module 'clk_wiz_0' has 4 connections declared, but only 2 given [C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.srcs/sources_1/new/HDMI_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'clockDivider' [C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.srcs/sources_1/new/clockDivider.v:3]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clockDivider' (2#1) [C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.srcs/sources_1/new/clockDivider.v:3]
INFO: [Synth 8-6157] synthesizing module 'videoGen' [C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.srcs/sources_1/new/videoGen.v:23]
	Parameter LINES bound to: 480 - type: integer 
	Parameter LINES_FRONT bound to: 10 - type: integer 
	Parameter LINES_SYNC bound to: 2 - type: integer 
	Parameter LINES_BACK bound to: 33 - type: integer 
	Parameter LINES_ALL bound to: 525 - type: integer 
	Parameter PIXELS bound to: 650 - type: integer 
	Parameter PIXELS_FRONT bound to: 16 - type: integer 
	Parameter PIXELS_SYNC bound to: 96 - type: integer 
	Parameter PIXELS_BACK bound to: 48 - type: integer 
	Parameter PIXELS_ALL bound to: 810 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'videoGen' (3#1) [C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.srcs/sources_1/new/videoGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'TMDSEncoder' [C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.srcs/sources_1/new/TMDSEncoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TMDSEncoder' (4#1) [C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.srcs/sources_1/new/TMDSEncoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'ShiftRegister' [C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.srcs/sources_1/new/ShiftRegister.v:23]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ShiftRegister' (5#1) [C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.srcs/sources_1/new/ShiftRegister.v:23]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (6#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_top' (7#1) [C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.srcs/sources_1/new/HDMI_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 826.168 ; gain = 242.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 826.168 ; gain = 242.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 826.168 ; gain = 242.051
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_inst_0'
Finished Parsing XDC File [c:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_inst_0'
Parsing XDC File [C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.srcs/constrs_1/imports/new/Zybo_XDC.xdc]
Finished Parsing XDC File [C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.srcs/constrs_1/imports/new/Zybo_XDC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.srcs/constrs_1/imports/new/Zybo_XDC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/HDMI_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/HDMI_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 953.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 953.504 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 953.504 ; gain = 369.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 953.504 ; gain = 369.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  c:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  c:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_inst_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 953.504 ; gain = 369.387
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.srcs/sources_1/new/TMDSEncoder.v:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 953.504 ; gain = 369.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 3     
	   5 Input      5 Bit       Adders := 3     
	   6 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      7 Bit         XORs := 6     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 8     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 3     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clockDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module videoGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TMDSEncoder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 1     
	   6 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ShiftRegister 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'TMDSB/TMDS_reg[7]' (FDS) to 'TMDSB/TMDS_reg[5]'
INFO: [Synth 8-3886] merging instance 'TMDSG/TMDS_reg[7]' (FDS) to 'TMDSG/TMDS_reg[5]'
INFO: [Synth 8-3886] merging instance 'TMDSR/TMDS_reg[7]' (FDS) to 'TMDSR/TMDS_reg[5]'
INFO: [Synth 8-3886] merging instance 'TMDSB/TMDS_reg[6]' (FDR) to 'TMDSB/TMDS_reg[4]'
INFO: [Synth 8-3886] merging instance 'TMDSG/TMDS_reg[6]' (FDR) to 'TMDSG/TMDS_reg[4]'
INFO: [Synth 8-3886] merging instance 'TMDSR/TMDS_reg[6]' (FDR) to 'TMDSR/TMDS_reg[4]'
INFO: [Synth 8-3886] merging instance 'TMDSB/TMDS_reg[5]' (FDS) to 'TMDSB/TMDS_reg[3]'
INFO: [Synth 8-3886] merging instance 'TMDSG/TMDS_reg[5]' (FDS) to 'TMDSG/TMDS_reg[3]'
INFO: [Synth 8-3886] merging instance 'TMDSR/TMDS_reg[5]' (FDS) to 'TMDSR/TMDS_reg[3]'
INFO: [Synth 8-3886] merging instance 'TMDSB/TMDS_reg[4]' (FDR) to 'TMDSB/TMDS_reg[2]'
INFO: [Synth 8-3886] merging instance 'TMDSG/TMDS_reg[4]' (FDR) to 'TMDSG/TMDS_reg[2]'
INFO: [Synth 8-3886] merging instance 'TMDSR/TMDS_reg[4]' (FDR) to 'TMDSR/TMDS_reg[2]'
INFO: [Synth 8-3886] merging instance 'TMDSB/TMDS_reg[3]' (FDS) to 'TMDSB/TMDS_reg[1]'
INFO: [Synth 8-3886] merging instance 'TMDSG/TMDS_reg[3]' (FDS) to 'TMDSG/TMDS_reg[1]'
INFO: [Synth 8-3886] merging instance 'TMDSR/TMDS_reg[3]' (FDS) to 'TMDSR/TMDS_reg[1]'
INFO: [Synth 8-3886] merging instance 'TMDSB/TMDS_reg[1]' (FDS) to 'TMDSB/TMDS_reg[0]'
INFO: [Synth 8-3886] merging instance 'TMDSG/TMDS_reg[1]' (FDS) to 'TMDSG/TMDS_reg[0]'
INFO: [Synth 8-3886] merging instance 'TMDSR/TMDS_reg[1]' (FDS) to 'TMDSR/TMDS_reg[0]'
INFO: [Synth 8-3886] merging instance 'TMDSG/TMDS_reg[2]' (FDR) to 'TMDSR/TMDS_reg[2]'
INFO: [Synth 8-3886] merging instance 'TMDSG/TMDS_reg[0]' (FDS) to 'TMDSR/TMDS_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TMDSR/TMDS_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 953.504 ; gain = 369.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_inst_0/clk_out1' to pin 'clk_inst_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 953.504 ; gain = 369.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 953.504 ; gain = 369.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 953.504 ; gain = 369.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module clk_inst_0 has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 954.344 ; gain = 370.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 954.344 ; gain = 370.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 954.344 ; gain = 370.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 954.344 ; gain = 370.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 954.344 ; gain = 370.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 954.344 ; gain = 370.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |     4|
|4     |LUT1      |     5|
|5     |LUT2      |    14|
|6     |LUT3      |    15|
|7     |LUT4      |    24|
|8     |LUT5      |    35|
|9     |LUT6      |    36|
|10    |FDRE      |   114|
|11    |FDSE      |     7|
|12    |OBUFDS    |     4|
+------+----------+------+

Report Instance Areas: 
+------+-------------+----------------+------+
|      |Instance     |Module          |Cells |
+------+-------------+----------------+------+
|1     |top          |                |   261|
|2     |  SR0        |ShiftRegister   |    41|
|3     |  SR1        |ShiftRegister_0 |    41|
|4     |  SR2        |ShiftRegister_1 |    46|
|5     |  TMDSB      |TMDSEncoder     |     4|
|6     |  TMDSG      |TMDSEncoder_2   |     2|
|7     |  TMDSR      |TMDSEncoder_3   |     3|
|8     |  div_10     |clockDivider    |    28|
|9     |  video_inst |videoGen        |    89|
+------+-------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 954.344 ; gain = 370.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 954.344 ; gain = 242.891
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 954.344 ; gain = 370.227
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 972.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 972.410 ; gain = 658.395
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 972.410 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ram/Documents/FPGA/HDMI_demo/HDMI_demo.runs/synth_1/HDMI_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HDMI_top_utilization_synth.rpt -pb HDMI_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 16 20:43:56 2020...
