Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f9fb956b47b94625abe743352af7fcde --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/ALU_dataA.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.insROM
Compiling module xil_defaultlib.Dtrigger
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.nextCondition
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.Jext
Compiling module xil_defaultlib.regWriteAddress
Compiling module xil_defaultlib.regWriteData
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ALU_dataA
Compiling module xil_defaultlib.ALU_dataB
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataRAM
Compiling module xil_defaultlib.nextPC
Compiling module xil_defaultlib.CPU_top
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav
