Compiler Command: aoc -march=simulator -v -ghdl ../device/v1.3/conv1x1_NDRange_locmem.cl -o ../device/v1.3/bin_sim/conv1x1_NDRange_locmem.aocx -board=a10gx
Compiler Warning: Limiting maximum work-group size to 512 in function conv2d1x1(...) to support private memory.
System name: conv1x1_NDRange_locmem

2023.05.24.18:11:04 Info: Doing: qsys-script --quartus-project=none --script=kernel_system.tcl --Xmx512M --XX:+UseSerialGC
2023.05.24.18:11:15 Info: set_validation_property AUTOMATIC_VALIDATION false
2023.05.24.18:11:15 Info: add_instance clk_1x altera_clock_bridge
2023.05.24.18:11:16 Info: set_instance_parameter_value clk_1x EXPLICIT_CLOCK_RATE 0
2023.05.24.18:11:16 Info: set_instance_parameter_value clk_1x NUM_CLOCK_OUTPUTS 1
2023.05.24.18:11:16 Info: add_interface clock_reset clock sink
2023.05.24.18:11:16 Info: set_interface_property clock_reset EXPORT_OF clk_1x.in_clk
2023.05.24.18:11:16 Info: add_instance clk_2x altera_clock_bridge
2023.05.24.18:11:16 Info: set_instance_parameter_value clk_2x EXPLICIT_CLOCK_RATE 0
2023.05.24.18:11:16 Info: set_instance_parameter_value clk_2x NUM_CLOCK_OUTPUTS 1
2023.05.24.18:11:16 Info: add_interface clock_reset2x clock sink
2023.05.24.18:11:16 Info: set_interface_property clock_reset2x EXPORT_OF clk_2x.in_clk
2023.05.24.18:11:16 Info: add_instance clk_snoop altera_clock_bridge
2023.05.24.18:11:16 Info: set_instance_parameter_value clk_snoop EXPLICIT_CLOCK_RATE 0
2023.05.24.18:11:16 Info: set_instance_parameter_value clk_snoop NUM_CLOCK_OUTPUTS 1
2023.05.24.18:11:16 Info: add_interface cc_snoop_clk clock sink
2023.05.24.18:11:16 Info: set_interface_property cc_snoop_clk EXPORT_OF clk_snoop.in_clk
2023.05.24.18:11:16 Info: add_instance reset altera_reset_bridge
2023.05.24.18:11:16 Info: set_instance_parameter_value reset ACTIVE_LOW_RESET 1
2023.05.24.18:11:16 Info: set_instance_parameter_value reset SYNCHRONOUS_EDGES deassert
2023.05.24.18:11:16 Info: set_instance_parameter_value reset NUM_RESET_OUTPUTS 1
2023.05.24.18:11:16 Info: add_interface clock_reset_reset reset sink
2023.05.24.18:11:16 Info: set_interface_property clock_reset_reset EXPORT_OF reset.in_reset
2023.05.24.18:11:16 Info: add_connection clk_1x.out_clk reset.clk
2023.05.24.18:11:16 Info: add_instance conv1x1_NDRange_locmem_sys conv1x1_NDRange_locmem_sys
2023.05.24.18:11:17 Info: add_connection clk_1x.out_clk conv1x1_NDRange_locmem_sys.clock_reset
2023.05.24.18:11:17 Info: add_connection clk_2x.out_clk conv1x1_NDRange_locmem_sys.clock_reset2x
2023.05.24.18:11:17 Info: add_connection reset.out_reset conv1x1_NDRange_locmem_sys.clock_reset_reset
2023.05.24.18:11:17 Info: add_interface kernel_mem0 avalon slave
2023.05.24.18:11:17 Info: set_interface_property kernel_mem0 EXPORT_OF conv1x1_NDRange_locmem_sys.avm_mem_gmem_0_DDR_port_0_0_rw
2023.05.24.18:11:17 Info: add_instance kernel_irq altera_irq_bridge
2023.05.24.18:11:17 Info: set_instance_parameter_value kernel_irq IRQ_WIDTH 1
2023.05.24.18:11:17 Info: set_instance_parameter_value kernel_irq IRQ_N 0
2023.05.24.18:11:17 Info: add_interface kernel_irq irq sender
2023.05.24.18:11:17 Info: set_interface_property kernel_irq EXPORT_OF kernel_irq.sender0_irq
2023.05.24.18:11:17 Info: add_connection clk_1x.out_clk kernel_irq.clk
2023.05.24.18:11:17 Info: add_connection reset.out_reset kernel_irq.clk_reset
2023.05.24.18:11:17 Info: add_connection kernel_irq.receiver_irq conv1x1_NDRange_locmem_sys.kernel_irq
2023.05.24.18:11:17 Info: add_instance kernel_cra altera_avalon_mm_bridge
2023.05.24.18:11:17 Info: set_instance_parameter_value kernel_cra DATA_WIDTH 64
2023.05.24.18:11:17 Info: set_instance_parameter_value kernel_cra SYMBOL_WIDTH 8
2023.05.24.18:11:17 Info: set_instance_parameter_value kernel_cra ADDRESS_WIDTH 30
2023.05.24.18:11:17 Info: set_instance_parameter_value kernel_cra USE_AUTO_ADDRESS_WIDTH 0
2023.05.24.18:11:17 Info: set_instance_parameter_value kernel_cra ADDRESS_UNITS SYMBOLS
2023.05.24.18:11:17 Info: set_instance_parameter_value kernel_cra MAX_BURST_SIZE 1
2023.05.24.18:11:17 Info: set_instance_parameter_value kernel_cra MAX_PENDING_RESPONSES 1
2023.05.24.18:11:17 Info: set_instance_parameter_value kernel_cra LINEWRAPBURSTS 0
2023.05.24.18:11:17 Info: set_instance_parameter_value kernel_cra PIPELINE_COMMAND 0
2023.05.24.18:11:17 Info: set_instance_parameter_value kernel_cra PIPELINE_RESPONSE 0
2023.05.24.18:11:17 Info: add_connection clk_1x.out_clk kernel_cra.clk
2023.05.24.18:11:17 Info: add_connection reset.out_reset kernel_cra.reset
2023.05.24.18:11:17 Info: add_interface avs_kernel_cra avalon slave
2023.05.24.18:11:17 Info: set_interface_property kernel_cra EXPORT_OF kernel_cra.s0
2023.05.24.18:11:17 Info: add_connection kernel_cra.m0 conv1x1_NDRange_locmem_sys.cra_ring_root_avs
2023.05.24.18:11:17 Info: set_connection_parameter_value kernel_cra.m0/conv1x1_NDRange_locmem_sys.cra_ring_root_avs baseAddress 0x0
2023.05.24.18:11:17 Info: add_instance acl_internal_snoop altera_avalon_st_adapter
2023.05.24.18:11:17 Info: set_instance_parameter_value acl_internal_snoop inBitsPerSymbol 31
2023.05.24.18:11:17 Info: set_instance_parameter_value acl_internal_snoop inUsePackets 0
2023.05.24.18:11:17 Info: set_instance_parameter_value acl_internal_snoop inDataWidth 31
2023.05.24.18:11:17 Info: set_instance_parameter_value acl_internal_snoop inMaxChannel 0
2023.05.24.18:11:17 Info: set_instance_parameter_value acl_internal_snoop inChannelWidth 0
2023.05.24.18:11:17 Info: set_instance_parameter_value acl_internal_snoop inErrorWidth 0
2023.05.24.18:11:17 Info: set_instance_parameter_value acl_internal_snoop inErrorDescriptor 
2023.05.24.18:11:17 Info: set_instance_parameter_value acl_internal_snoop inUseEmptyPort 0
2023.05.24.18:11:17 Info: set_instance_parameter_value acl_internal_snoop inUseValid 1
2023.05.24.18:11:17 Info: set_instance_parameter_value acl_internal_snoop inUseReady 1
2023.05.24.18:11:17 Info: set_instance_parameter_value acl_internal_snoop inReadyLatency 0
2023.05.24.18:11:17 Info: set_instance_parameter_value acl_internal_snoop outDataWidth 31
2023.05.24.18:11:17 Info: set_instance_parameter_value acl_internal_snoop outMaxChannel 0
2023.05.24.18:11:17 Info: set_instance_parameter_value acl_internal_snoop outChannelWidth 0
2023.05.24.18:11:17 Info: set_instance_parameter_value acl_internal_snoop outErrorWidth 0
2023.05.24.18:11:17 Info: set_instance_parameter_value acl_internal_snoop outErrorDescriptor 
2023.05.24.18:11:17 Info: set_instance_parameter_value acl_internal_snoop outUseEmptyPort 0
2023.05.24.18:11:17 Info: set_instance_parameter_value acl_internal_snoop outUseValid 1
2023.05.24.18:11:17 Info: set_instance_parameter_value acl_internal_snoop outUseReady 1
2023.05.24.18:11:17 Info: set_instance_parameter_value acl_internal_snoop outReadyLatency 0
2023.05.24.18:11:17 Info: add_connection clk_snoop.out_clk acl_internal_snoop.in_clk_0
2023.05.24.18:11:18 Info: add_connection reset.out_reset acl_internal_snoop.in_rst_0
2023.05.24.18:11:18 Info: add_interface cc_snoop avalon_streaming sink
2023.05.24.18:11:18 Info: set_interface_property cc_snoop EXPORT_OF acl_internal_snoop.in_0
2023.05.24.18:11:18 Info: save_system kernel_system.qsys
2023.05.24.18:11:18 Info: Replacing kernel_system.clk_1x with generic component
2023.05.24.18:11:20 Info: Replacing kernel_system.clk_2x with generic component
2023.05.24.18:11:20 Info: Replacing kernel_system.clk_snoop with generic component
2023.05.24.18:11:20 Info: Replacing kernel_system.reset with generic component
2023.05.24.18:11:20 Info: Replacing kernel_system.conv1x1_NDRange_locmem_sys with generic component
2023.05.24.18:11:20 Info: Replacing kernel_system.kernel_irq with generic component
2023.05.24.18:11:21 Info: Replacing kernel_system.kernel_cra with generic component
2023.05.24.18:11:21 Info: Replacing kernel_system.acl_internal_snoop with generic component
2023.05.24.18:11:22 Info: Info: All modules have been converted to Generic Components.
***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

2023.05.24.18:11:24 Info: Doing: qsys-script --script=aoc_create_msim_system.tcl --quartus-project=none
2023.05.24.18:11:32 Info: create_system mpsim
2023.05.24.18:11:32 Info: add_instance clk_rst hls_sim_clock_reset
2023.05.24.18:11:33 Info: set_instance_parameter_value clk_rst RESET_CYCLE_HOLD 120
2023.05.24.18:11:33 Info: add_instance oirq aoc_sim_main_dpi_controller
2023.05.24.18:11:33 Info: add_instance ki kernel_interface
2023.05.24.18:11:35 Info: add_instance osi aoc_sim_mm_master_dpi_bfm
2023.05.24.18:11:35 Info: set_instance_parameter_value osi KI_AV_ADDRESS_W 14
2023.05.24.18:11:35 Info: set_instance_parameter_value osi KI_AV_SYMBOL_W 8
2023.05.24.18:11:35 Info: set_instance_parameter_value osi KI_AV_NUMSYMBOLS 4
2023.05.24.18:11:35 Info: set_instance_parameter_value osi MBD_AV_ADDRESS_W 31
2023.05.24.18:11:35 Info: set_instance_parameter_value osi MBD_AV_SYMBOL_W 8
2023.05.24.18:11:35 Info: set_instance_parameter_value osi MBD_AV_NUMSYMBOLS 4
2023.05.24.18:11:35 Info: add_instance ks kernel_system
2023.05.24.18:11:37 Info: add_connection clk_rst.clock ks.cc_snoop_clk
2023.05.24.18:11:37 Info: add_connection clk_rst.clock oirq.clock
2023.05.24.18:11:37 Info: add_connection clk_rst.clock2x oirq.clock2x
2023.05.24.18:11:37 Info: add_connection clk_rst.reset oirq.reset
2023.05.24.18:11:37 Info: add_connection oirq.reset_ctrl clk_rst.reset_ctrl
2023.05.24.18:11:37 Info: add_connection clk_rst.clock ks.clock_reset
2023.05.24.18:11:37 Info: add_connection clk_rst.clock2x ks.clock_reset2x
2023.05.24.18:11:37 Info: add_connection clk_rst.reset ks.clock_reset_reset
2023.05.24.18:11:37 Info: add_connection ki.kernel_cra ks.kernel_cra
2023.05.24.18:11:37 Info: add_connection ki.kernel_irq_from_kernel ks.kernel_irq
2023.05.24.18:11:37 Info: add_connection clk_rst.clock ki.clk
2023.05.24.18:11:37 Info: add_connection clk_rst.clock ki.kernel_clk
2023.05.24.18:11:38 Info: add_connection clk_rst.reset ki.reset
2023.05.24.18:11:38 Info: add_connection clk_rst.reset ki.sw_reset_in
2023.05.24.18:11:38 Info: add_connection clk_rst.clock osi.clock
2023.05.24.18:11:38 Info: add_connection clk_rst.reset osi.reset
2023.05.24.18:11:38 Info: auto_assign_irqs osi
2023.05.24.18:11:38 Info: add_connection osi.m_ki ki.ctrl
2023.05.24.18:11:38 Info: add_connection oirq.kernel_interrupt ki.kernel_irq_to_host
2023.05.24.18:11:38 Info: get_instance_interfaces ks
2023.05.24.18:11:38 Info: get_instance_interface_property ks cc_snoop CLASS_NAME
2023.05.24.18:11:38 Info: get_instance_interface_property ks clock_reset CLASS_NAME
2023.05.24.18:11:38 Info: get_instance_interface_property ks clock_reset2x CLASS_NAME
2023.05.24.18:11:38 Info: get_instance_interface_property ks cc_snoop_clk CLASS_NAME
2023.05.24.18:11:38 Info: get_instance_interface_property ks kernel_mem0 CLASS_NAME
2023.05.24.18:11:38 Info: add_component osm_0_inst mm_slave_ks_kernel_mem0.ip aoc_sim_mm_slave_dpi_bfm mm_slave_ks_kernel_mem0
2023.05.24.18:11:38 Info: osm_0_inst: Generic Component instance footprint reloaded.
2023.05.24.18:11:38 Info: get_instance_interface_port_property ks kernel_mem0 kernel_mem0_address WIDTH
2023.05.24.18:11:38 Info: get_instance_interface_port_property ks kernel_mem0 kernel_mem0_readdata WIDTH
2023.05.24.18:11:38 Info: get_instance_interface_parameter_value ks kernel_mem0 readLatency
2023.05.24.18:11:38 Info: load_component osm_0_inst
2023.05.24.18:11:38 Info: set_component_parameter_value AV_FIX_READ_LATENCY 0
2023.05.24.18:11:38 Info: save_component 
2023.05.24.18:11:38 Info: get_instance_interface_port_property ks kernel_mem0 kernel_mem0_byteenable WIDTH
2023.05.24.18:11:38 Info: get_instance_interface_parameter_value ks kernel_mem0 addressUnits
2023.05.24.18:11:38 Info: get_instance_interface_ports ks kernel_mem0
2023.05.24.18:11:38 Info: get_instance_interface_port_property ks kernel_mem0 kernel_mem0_burstcount WIDTH
2023.05.24.18:11:38 Info: load_component osm_0_inst
2023.05.24.18:11:38 Info: set_component_parameter_value AV_BURSTCOUNT_W 5
2023.05.24.18:11:38 Info: save_component 
2023.05.24.18:11:39 Info: load_component osm_0_inst
2023.05.24.18:11:39 Info: set_component_parameter_value INTERFACE_ID 0
2023.05.24.18:11:39 Info: set_component_parameter_value COMPONENT_NAME avs
2023.05.24.18:11:39 Info: set_component_parameter_value AV_ADDRESS_W 31
2023.05.24.18:11:39 Info: set_component_parameter_value AV_NUMSYMBOLS 64
2023.05.24.18:11:39 Info: set_component_parameter_value AV_SYMBOL_W 8
2023.05.24.18:11:39 Info: set_component_parameter_value ADDRESS_UNITS SYMBOLS
2023.05.24.18:11:39 Info: set_component_parameter_value USE_WAIT_REQUEST 1
2023.05.24.18:11:39 Info: set_component_parameter_value USE_BURSTCOUNT 1
2023.05.24.18:11:39 Info: set_component_parameter_value USE_READ_DATA_VALID 1
2023.05.24.18:11:39 Info: set_component_parameter_value USE_READ 1
2023.05.24.18:11:39 Info: set_component_parameter_value USE_READ_DATA 1
2023.05.24.18:11:39 Info: set_component_parameter_value USE_WRITE 1
2023.05.24.18:11:39 Info: set_component_parameter_value USE_WRITE_DATA 1
2023.05.24.18:11:39 Info: set_component_parameter_value USE_READ_DATA_VALID 1
2023.05.24.18:11:39 Info: set_component_parameter_value AV_MAX_PENDING_READS 256
2023.05.24.18:11:39 Info: save_component 
2023.05.24.18:11:39 Info: add_connection clk_rst.clock osm_0_inst.clock
2023.05.24.18:11:39 Info: add_connection clk_rst.reset osm_0_inst.reset
2023.05.24.18:11:39 Info: add_connection ks.kernel_mem0 osm_0_inst.s0
2023.05.24.18:11:39 Info: get_instance_interface_property ks kernel_cra CLASS_NAME
2023.05.24.18:11:39 Info: get_instance_interface_property ks kernel_irq CLASS_NAME
2023.05.24.18:11:39 Info: get_instance_interface_property ks clock_reset_reset CLASS_NAME
2023.05.24.18:11:39 Info: sync_sysinfo_parameters 
2023.05.24.18:11:39 Info: Synchronizing System Information for acl_internal_snoop
2023.05.24.18:11:40 Info: Synchronizing System Information for clk_1x
2023.05.24.18:11:40 Info: Synchronizing System Information for clk_2x
2023.05.24.18:11:40 Info: Synchronizing System Information for clk_snoop
2023.05.24.18:11:40 Info: Synchronizing System Information for conv1x1_NDRange_locmem_sys
2023.05.24.18:11:40 Info: Synchronizing System Information for kernel_cra
2023.05.24.18:11:41 Info: Synchronizing System Information for kernel_irq
2023.05.24.18:11:41 Info: Synchronizing System Information for reset
2023.05.24.18:11:41 Info: Synchronizing System Information for osm_0_inst
2023.05.24.18:11:41 Info: save_system mpsim
2023.05.24.18:11:41 Info: Replacing mpsim.clk_rst with generic component
2023.05.24.18:11:42 Info: Replacing mpsim.oirq with generic component
2023.05.24.18:11:42 Info: Replacing mpsim.ki with generic component
2023.05.24.18:11:42 Info: Replacing mpsim.osi with generic component
2023.05.24.18:11:42 Info: Info: All modules have been converted to Generic Components.
***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

2023.05.24.18:11:52 Info: Parallel IP Generation is enabled. 
2023.05.24.18:11:52 Info: Platform Designer will attempt to use 1 processors for parallel IP generation based on available number of processors and the total number of IP to be generated.
2023.05.24.18:11:52 Info: 
2023.05.24.18:11:52 Info: Starting: Platform Designer system generation
2023.05.24.18:12:22 Info: 
2023.05.24.18:12:22 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.24.18:12:22 Info: kernel_system: All Generic Component instances match their respective ip files.
2023.05.24.18:12:22 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/kernel_system/kernel_system_generation.rpt
2023.05.24.18:12:22 Info: Generated by version: 21.1 build 169
2023.05.24.18:12:22 Info: Starting: Create simulation model
2023.05.24.18:12:22 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/kernel_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/kernel_system --family="Arria 10" --part=10AS016C3U19E2LG
2023.05.24.18:12:22 Info: Loading conv1x1_NDRange_locmem/kernel_system.qsys
2023.05.24.18:12:22 Info: Reading input file
2023.05.24.18:12:22 Info: Adding acl_internal_snoop [altera_generic_component 1.0]
2023.05.24.18:12:22 Info: Parameterizing module acl_internal_snoop
2023.05.24.18:12:22 Info: Adding clk_1x [altera_generic_component 1.0]
2023.05.24.18:12:22 Info: Parameterizing module clk_1x
2023.05.24.18:12:22 Info: Adding clk_2x [altera_generic_component 1.0]
2023.05.24.18:12:22 Info: Parameterizing module clk_2x
2023.05.24.18:12:22 Info: Adding clk_snoop [altera_generic_component 1.0]
2023.05.24.18:12:22 Info: Parameterizing module clk_snoop
2023.05.24.18:12:22 Info: Adding conv1x1_NDRange_locmem_sys [altera_generic_component 1.0]
2023.05.24.18:12:22 Info: Parameterizing module conv1x1_NDRange_locmem_sys
2023.05.24.18:12:22 Info: Adding kernel_cra [altera_generic_component 1.0]
2023.05.24.18:12:22 Info: Parameterizing module kernel_cra
2023.05.24.18:12:22 Info: Adding kernel_irq [altera_generic_component 1.0]
2023.05.24.18:12:22 Info: Parameterizing module kernel_irq
2023.05.24.18:12:22 Info: Adding reset [altera_generic_component 1.0]
2023.05.24.18:12:22 Info: Parameterizing module reset
2023.05.24.18:12:22 Info: Building connections
2023.05.24.18:12:22 Info: Parameterizing connections
2023.05.24.18:12:22 Info: Validating
2023.05.24.18:12:22 Info: Done reading input file
2023.05.24.18:12:22 Warning: kernel_system.acl_internal_snoop: Warnings found in IP parameterization.
2023.05.24.18:12:22 Warning: kernel_system.acl_internal_snoop.out_0: acl_internal_snoop.out_0 must be connected to an Avalon-ST sink
2023.05.24.18:12:22 Info: kernel_system: "Transforming system: kernel_system"
2023.05.24.18:12:22 Info: Interconnect is inserted between master kernel_cra.m0 and slave conv1x1_NDRange_locmem_sys.cra_ring_root_avs because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
2023.05.24.18:12:22 Info: Interconnect is inserted between master kernel_cra.m0 and slave conv1x1_NDRange_locmem_sys.cra_ring_root_avs because the master has address signal 30 bit wide, but the slave is 7 bit wide.
2023.05.24.18:12:22 Info: Interconnect is inserted between master kernel_cra.m0 and slave conv1x1_NDRange_locmem_sys.cra_ring_root_avs because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
2023.05.24.18:12:22 Info: kernel_system: "Naming system components in system: kernel_system"
2023.05.24.18:12:22 Info: kernel_system: "Processing generation queue"
2023.05.24.18:12:22 Info: kernel_system: "Generating: kernel_system"
2023.05.24.18:12:22 Info: kernel_system: "Generating: kernel_system_acl_internal_snoop"
2023.05.24.18:12:22 Info: kernel_system: "Generating: kernel_system_clk_1x"
2023.05.24.18:12:22 Info: kernel_system: "Generating: kernel_system_clk_2x"
2023.05.24.18:12:22 Info: kernel_system: "Generating: kernel_system_clk_snoop"
2023.05.24.18:12:22 Info: kernel_system: "Generating: kernel_system_conv1x1_NDRange_locmem_sys"
2023.05.24.18:12:22 Info: kernel_system: "Generating: kernel_system_kernel_cra"
2023.05.24.18:12:22 Info: kernel_system: "Generating: kernel_system_kernel_irq"
2023.05.24.18:12:22 Info: kernel_system: "Generating: kernel_system_reset"
2023.05.24.18:12:22 Info: kernel_system: "Generating: kernel_system_altera_mm_interconnect_1920_jrx75va"
2023.05.24.18:12:22 Info: kernel_system: "Generating: kernel_system_altera_irq_mapper_1920_oganwhi"
2023.05.24.18:12:22 Info: kernel_system: "Generating: altera_reset_controller"
2023.05.24.18:12:22 Info: kernel_system: "Generating: kernel_system_altera_merlin_master_translator_191_g7h47bq"
2023.05.24.18:12:22 Info: kernel_system: "Generating: kernel_system_altera_merlin_slave_translator_191_x56fcki"
2023.05.24.18:12:22 Info: kernel_system: Done "kernel_system" with 14 modules, 8 files
2023.05.24.18:12:22 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/kernel_system/sim/ directory:
2023.05.24.18:12:22 Info: common/ncsim_files.tcl
2023.05.24.18:12:22 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/kernel_system/sim/ directory:
2023.05.24.18:12:22 Info: common/vcsmx_files.tcl
2023.05.24.18:12:22 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/kernel_system/sim/ directory:
2023.05.24.18:12:22 Info: common/vcs_files.tcl
2023.05.24.18:12:22 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/kernel_system/sim/ directory:
2023.05.24.18:12:22 Info: common/xcelium_files.tcl
2023.05.24.18:12:22 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/kernel_system/sim/ directory:
2023.05.24.18:12:22 Info: common/modelsim_files.tcl
2023.05.24.18:12:22 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/kernel_system/sim/ directory:
2023.05.24.18:12:22 Info: common/riviera_files.tcl
2023.05.24.18:12:22 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/kernel_system/sim/.
2023.05.24.18:12:22 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:12:22 Info: qsys-generate succeeded.
2023.05.24.18:12:22 Info: Finished: Create simulation model
2023.05.24.18:12:22 Info: Starting: Create Modelsim Project.
2023.05.24.18:12:22 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/kernel_system.qsys --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/kernel_system/sim/ --use-relative-paths=true
2023.05.24.18:12:22 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/kernel_system/sim/ directory:
2023.05.24.18:12:22 Info: cadence/cds.lib
2023.05.24.18:12:22 Info: cadence/hdl.var
2023.05.24.18:12:22 Info: cadence/ncsim_setup.sh
2023.05.24.18:12:22 Info: 1 .cds.lib files in cadence/cds_libs/ directory
2023.05.24.18:12:22 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/kernel_system/sim/ directory:
2023.05.24.18:12:22 Info: synopsys/vcsmx/synopsys_sim.setup
2023.05.24.18:12:22 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.05.24.18:12:22 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/kernel_system/sim/ directory:
2023.05.24.18:12:22 Info: synopsys/vcs/vcs_setup.sh
2023.05.24.18:12:22 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/kernel_system/sim/ directory:
2023.05.24.18:12:22 Info: xcelium/cds.lib
2023.05.24.18:12:22 Info: xcelium/hdl.var
2023.05.24.18:12:22 Info: xcelium/xcelium_setup.sh
2023.05.24.18:12:22 Info: 1 .cds.lib files in xcelium/cds_libs/ directory
2023.05.24.18:12:22 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/kernel_system/sim/ directory:
2023.05.24.18:12:22 Info: mentor/msim_setup.tcl
2023.05.24.18:12:22 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/kernel_system/sim/ directory:
2023.05.24.18:12:22 Info: aldec/rivierapro_setup.tcl
2023.05.24.18:12:22 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/kernel_system/sim/.
2023.05.24.18:12:22 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:12:22 Info: Finished: Create Modelsim Project.
2023.05.24.18:12:27 Info: 
2023.05.24.18:12:27 Info: 
2023.05.24.18:12:27 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.24.18:12:27 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_2x/kernel_system_clk_2x_generation.rpt
2023.05.24.18:12:27 Info: Generated by version: 21.1 build 169
2023.05.24.18:12:27 Info: Starting: Create simulation model
2023.05.24.18:12:27 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_2x.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_2x --family="Arria 10" --part=10AS016C3U19E2LG
2023.05.24.18:12:27 Info: kernel_system_clk_2x: "Transforming system: kernel_system_clk_2x"
2023.05.24.18:12:27 Info: kernel_system_clk_2x: "Naming system components in system: kernel_system_clk_2x"
2023.05.24.18:12:27 Info: kernel_system_clk_2x: "Processing generation queue"
2023.05.24.18:12:27 Info: kernel_system_clk_2x: "Generating: kernel_system_clk_2x"
2023.05.24.18:12:27 Info: kernel_system_clk_2x: Done "kernel_system_clk_2x" with 1 modules, 1 files
2023.05.24.18:12:27 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_2x/sim/ directory:
2023.05.24.18:12:27 Info: common/ncsim_files.tcl
2023.05.24.18:12:27 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_2x/sim/ directory:
2023.05.24.18:12:27 Info: common/vcsmx_files.tcl
2023.05.24.18:12:27 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_2x/sim/ directory:
2023.05.24.18:12:27 Info: common/vcs_files.tcl
2023.05.24.18:12:27 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_2x/sim/ directory:
2023.05.24.18:12:27 Info: common/xcelium_files.tcl
2023.05.24.18:12:27 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_2x/sim/ directory:
2023.05.24.18:12:27 Info: common/modelsim_files.tcl
2023.05.24.18:12:27 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_2x/sim/ directory:
2023.05.24.18:12:27 Info: common/riviera_files.tcl
2023.05.24.18:12:27 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_2x/sim/.
2023.05.24.18:12:27 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:12:27 Info: qsys-generate succeeded.
2023.05.24.18:12:27 Info: Finished: Create simulation model
2023.05.24.18:12:27 Info: Starting: Create Modelsim Project.
2023.05.24.18:12:27 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_2x.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_2x/sim/ --use-relative-paths=true
2023.05.24.18:12:27 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_2x/sim/ directory:
2023.05.24.18:12:27 Info: cadence/cds.lib
2023.05.24.18:12:27 Info: cadence/hdl.var
2023.05.24.18:12:27 Info: cadence/ncsim_setup.sh
2023.05.24.18:12:27 Info: 1 .cds.lib files in cadence/cds_libs/ directory
2023.05.24.18:12:27 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_2x/sim/ directory:
2023.05.24.18:12:27 Info: synopsys/vcsmx/synopsys_sim.setup
2023.05.24.18:12:27 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.05.24.18:12:27 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_2x/sim/ directory:
2023.05.24.18:12:27 Info: synopsys/vcs/vcs_setup.sh
2023.05.24.18:12:27 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_2x/sim/ directory:
2023.05.24.18:12:27 Info: xcelium/cds.lib
2023.05.24.18:12:27 Info: xcelium/hdl.var
2023.05.24.18:12:27 Info: xcelium/xcelium_setup.sh
2023.05.24.18:12:27 Info: 1 .cds.lib files in xcelium/cds_libs/ directory
2023.05.24.18:12:27 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_2x/sim/ directory:
2023.05.24.18:12:27 Info: mentor/msim_setup.tcl
2023.05.24.18:12:27 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_2x/sim/ directory:
2023.05.24.18:12:27 Info: aldec/rivierapro_setup.tcl
2023.05.24.18:12:27 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_2x/sim/.
2023.05.24.18:12:27 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:12:27 Info: Finished: Create Modelsim Project.
2023.05.24.18:12:33 Info: 
2023.05.24.18:12:33 Info: 
2023.05.24.18:12:33 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.24.18:12:33 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_acl_internal_snoop/kernel_system_acl_internal_snoop_generation.rpt
2023.05.24.18:12:33 Info: Generated by version: 21.1 build 169
2023.05.24.18:12:33 Info: Starting: Create simulation model
2023.05.24.18:12:33 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_acl_internal_snoop.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_acl_internal_snoop --family="Arria 10" --part=10AS016C3U19E2LG
2023.05.24.18:12:33 Warning: kernel_system_acl_internal_snoop.acl_internal_snoop: No adaptation is needed; a pass through bridge is inserted
2023.05.24.18:12:33 Info: kernel_system_acl_internal_snoop.acl_internal_snoop: Inserting channel_adapter: pass_through_0
2023.05.24.18:12:33 Info: kernel_system_acl_internal_snoop: "Transforming system: kernel_system_acl_internal_snoop"
2023.05.24.18:12:33 Info: kernel_system_acl_internal_snoop: "Naming system components in system: kernel_system_acl_internal_snoop"
2023.05.24.18:12:33 Info: kernel_system_acl_internal_snoop: "Processing generation queue"
2023.05.24.18:12:33 Info: kernel_system_acl_internal_snoop: "Generating: kernel_system_acl_internal_snoop"
2023.05.24.18:12:33 Info: kernel_system_acl_internal_snoop: "Generating: kernel_system_acl_internal_snoop_altera_avalon_st_adapter_1920_yrxz5sa"
2023.05.24.18:12:33 Info: kernel_system_acl_internal_snoop: "Generating: kernel_system_acl_internal_snoop_channel_adapter_1921_usoynca"
2023.05.24.18:12:33 Info: kernel_system_acl_internal_snoop: Done "kernel_system_acl_internal_snoop" with 3 modules, 3 files
2023.05.24.18:12:33 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_acl_internal_snoop/sim/ directory:
2023.05.24.18:12:33 Info: common/ncsim_files.tcl
2023.05.24.18:12:33 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_acl_internal_snoop/sim/ directory:
2023.05.24.18:12:33 Info: common/vcsmx_files.tcl
2023.05.24.18:12:33 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_acl_internal_snoop/sim/ directory:
2023.05.24.18:12:33 Info: common/vcs_files.tcl
2023.05.24.18:12:33 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_acl_internal_snoop/sim/ directory:
2023.05.24.18:12:33 Info: common/xcelium_files.tcl
2023.05.24.18:12:33 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_acl_internal_snoop/sim/ directory:
2023.05.24.18:12:33 Info: common/modelsim_files.tcl
2023.05.24.18:12:33 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_acl_internal_snoop/sim/ directory:
2023.05.24.18:12:33 Info: common/riviera_files.tcl
2023.05.24.18:12:33 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_acl_internal_snoop/sim/.
2023.05.24.18:12:33 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:12:33 Info: qsys-generate succeeded.
2023.05.24.18:12:33 Info: Finished: Create simulation model
2023.05.24.18:12:33 Info: Starting: Create Modelsim Project.
2023.05.24.18:12:33 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_acl_internal_snoop.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_acl_internal_snoop/sim/ --use-relative-paths=true
2023.05.24.18:12:33 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_acl_internal_snoop/sim/ directory:
2023.05.24.18:12:33 Info: cadence/cds.lib
2023.05.24.18:12:33 Info: cadence/hdl.var
2023.05.24.18:12:33 Info: cadence/ncsim_setup.sh
2023.05.24.18:12:33 Info: 3 .cds.lib files in cadence/cds_libs/ directory
2023.05.24.18:12:33 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_acl_internal_snoop/sim/ directory:
2023.05.24.18:12:33 Info: synopsys/vcsmx/synopsys_sim.setup
2023.05.24.18:12:33 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.05.24.18:12:33 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_acl_internal_snoop/sim/ directory:
2023.05.24.18:12:33 Info: synopsys/vcs/vcs_setup.sh
2023.05.24.18:12:33 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_acl_internal_snoop/sim/ directory:
2023.05.24.18:12:33 Info: xcelium/cds.lib
2023.05.24.18:12:33 Info: xcelium/hdl.var
2023.05.24.18:12:33 Info: xcelium/xcelium_setup.sh
2023.05.24.18:12:33 Info: 3 .cds.lib files in xcelium/cds_libs/ directory
2023.05.24.18:12:33 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_acl_internal_snoop/sim/ directory:
2023.05.24.18:12:33 Info: mentor/msim_setup.tcl
2023.05.24.18:12:33 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_acl_internal_snoop/sim/ directory:
2023.05.24.18:12:33 Info: aldec/rivierapro_setup.tcl
2023.05.24.18:12:33 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_acl_internal_snoop/sim/.
2023.05.24.18:12:33 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:12:33 Info: Finished: Create Modelsim Project.
2023.05.24.18:12:39 Info: 
2023.05.24.18:12:39 Info: 
2023.05.24.18:12:39 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.24.18:12:39 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_cra/kernel_system_kernel_cra_generation.rpt
2023.05.24.18:12:39 Info: Generated by version: 21.1 build 169
2023.05.24.18:12:39 Info: Starting: Create simulation model
2023.05.24.18:12:39 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_cra.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_cra --family="Arria 10" --part=10AS016C3U19E2LG
2023.05.24.18:12:39 Info: kernel_system_kernel_cra: "Transforming system: kernel_system_kernel_cra"
2023.05.24.18:12:39 Info: kernel_system_kernel_cra: "Naming system components in system: kernel_system_kernel_cra"
2023.05.24.18:12:39 Info: kernel_system_kernel_cra: "Processing generation queue"
2023.05.24.18:12:39 Info: kernel_system_kernel_cra: "Generating: kernel_system_kernel_cra"
2023.05.24.18:12:39 Info: kernel_system_kernel_cra: "Generating: kernel_system_kernel_cra_altera_avalon_mm_bridge_2001_k2bg7dq"
2023.05.24.18:12:39 Info: kernel_system_kernel_cra: Done "kernel_system_kernel_cra" with 2 modules, 2 files
2023.05.24.18:12:39 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_cra/sim/ directory:
2023.05.24.18:12:39 Info: common/ncsim_files.tcl
2023.05.24.18:12:39 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_cra/sim/ directory:
2023.05.24.18:12:39 Info: common/vcsmx_files.tcl
2023.05.24.18:12:39 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_cra/sim/ directory:
2023.05.24.18:12:39 Info: common/vcs_files.tcl
2023.05.24.18:12:39 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_cra/sim/ directory:
2023.05.24.18:12:39 Info: common/xcelium_files.tcl
2023.05.24.18:12:39 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_cra/sim/ directory:
2023.05.24.18:12:39 Info: common/modelsim_files.tcl
2023.05.24.18:12:39 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_cra/sim/ directory:
2023.05.24.18:12:39 Info: common/riviera_files.tcl
2023.05.24.18:12:39 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_cra/sim/.
2023.05.24.18:12:39 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:12:39 Info: qsys-generate succeeded.
2023.05.24.18:12:39 Info: Finished: Create simulation model
2023.05.24.18:12:39 Info: Starting: Create Modelsim Project.
2023.05.24.18:12:39 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_cra.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_cra/sim/ --use-relative-paths=true
2023.05.24.18:12:39 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_cra/sim/ directory:
2023.05.24.18:12:39 Info: cadence/cds.lib
2023.05.24.18:12:39 Info: cadence/hdl.var
2023.05.24.18:12:39 Info: cadence/ncsim_setup.sh
2023.05.24.18:12:39 Info: 2 .cds.lib files in cadence/cds_libs/ directory
2023.05.24.18:12:39 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_cra/sim/ directory:
2023.05.24.18:12:39 Info: synopsys/vcsmx/synopsys_sim.setup
2023.05.24.18:12:39 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.05.24.18:12:39 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_cra/sim/ directory:
2023.05.24.18:12:39 Info: synopsys/vcs/vcs_setup.sh
2023.05.24.18:12:39 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_cra/sim/ directory:
2023.05.24.18:12:39 Info: xcelium/cds.lib
2023.05.24.18:12:39 Info: xcelium/hdl.var
2023.05.24.18:12:39 Info: xcelium/xcelium_setup.sh
2023.05.24.18:12:39 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2023.05.24.18:12:39 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_cra/sim/ directory:
2023.05.24.18:12:39 Info: mentor/msim_setup.tcl
2023.05.24.18:12:39 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_cra/sim/ directory:
2023.05.24.18:12:39 Info: aldec/rivierapro_setup.tcl
2023.05.24.18:12:39 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_cra/sim/.
2023.05.24.18:12:39 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:12:39 Info: Finished: Create Modelsim Project.
2023.05.24.18:12:49 Info: 
2023.05.24.18:12:49 Info: 
2023.05.24.18:12:49 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.24.18:12:49 Info: mpsim: All Generic Component instances match their respective ip files.
2023.05.24.18:12:49 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/mpsim/mpsim_generation.rpt
2023.05.24.18:12:49 Info: Generated by version: 21.1 build 169
2023.05.24.18:12:49 Info: Starting: Create simulation model
2023.05.24.18:12:49 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/mpsim.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/mpsim --family="Arria 10" --part=10AS016C3U19E2LG
2023.05.24.18:12:49 Info: Loading conv1x1_NDRange_locmem/mpsim.qsys
2023.05.24.18:12:49 Info: Reading input file
2023.05.24.18:12:49 Info: Adding clk_rst [altera_generic_component 1.0]
2023.05.24.18:12:49 Info: Parameterizing module clk_rst
2023.05.24.18:12:49 Info: Adding ki [altera_generic_component 1.0]
2023.05.24.18:12:49 Info: Parameterizing module ki
2023.05.24.18:12:49 Info: Adding ks [altera_generic_component 1.0]
2023.05.24.18:12:49 Info: Parameterizing module ks
2023.05.24.18:12:49 Info: Adding oirq [altera_generic_component 1.0]
2023.05.24.18:12:49 Info: Parameterizing module oirq
2023.05.24.18:12:49 Info: Adding osi [altera_generic_component 1.0]
2023.05.24.18:12:49 Info: Parameterizing module osi
2023.05.24.18:12:49 Info: Adding osm_0_inst [altera_generic_component 1.0]
2023.05.24.18:12:49 Info: Parameterizing module osm_0_inst
2023.05.24.18:12:49 Info: Building connections
2023.05.24.18:12:49 Info: Parameterizing connections
2023.05.24.18:12:49 Info: Validating
2023.05.24.18:12:49 Info: Done reading input file
2023.05.24.18:12:49 Warning: mpsim.ki: Warnings found in IP parameterization.
2023.05.24.18:12:49 Warning: mpsim.ks.acl_internal_snoop: Warnings found in IP parameterization.
2023.05.24.18:12:49 Warning: mpsim.ks.acl_internal_snoop.out_0: acl_internal_snoop.out_0 must be connected to an Avalon-ST sink
2023.05.24.18:12:49 Warning: mpsim.clk_rst.clock/ki.clk: ki.clk requires 100000000Hz, but source has frequency of 0Hz
2023.05.24.18:12:49 Warning: mpsim.ks.cc_snoop: ks.cc_snoop must be connected to an Avalon-ST source
2023.05.24.18:12:49 Warning: mpsim.osi.m_mbd: osi.m_mbd must be connected to an Avalon-MM slave or exported
2023.05.24.18:12:49 Info: mpsim: "Transforming system: mpsim"
2023.05.24.18:12:49 Warning: oirq.kernel_interrupt: Cannot connect clock for irq_mapper_001.sender
2023.05.24.18:12:49 Warning: oirq.kernel_interrupt: Cannot connect reset for irq_mapper_001.sender
2023.05.24.18:12:49 Info: mpsim: "Naming system components in system: mpsim"
2023.05.24.18:12:49 Info: mpsim: "Processing generation queue"
2023.05.24.18:12:49 Info: mpsim: "Generating: mpsim"
2023.05.24.18:12:49 Info: mpsim: "Generating: mpsim_clk_rst"
2023.05.24.18:12:49 Info: mpsim: "Generating: mpsim_ki"
2023.05.24.18:12:49 Info: mpsim: "Generating: mpsim_oirq"
2023.05.24.18:12:49 Info: mpsim: "Generating: mpsim_osi"
2023.05.24.18:12:49 Info: mpsim: "Generating: mm_slave_ks_kernel_mem0"
2023.05.24.18:12:49 Info: mpsim: "Generating: mpsim_altera_mm_interconnect_1920_xfcajxa"
2023.05.24.18:12:49 Info: mpsim: "Generating: mpsim_altera_irq_mapper_1920_oganwhi"
2023.05.24.18:12:49 Info: mpsim: "Generating: mpsim_altera_merlin_master_translator_191_g7h47bq"
2023.05.24.18:12:49 Info: mpsim: "Generating: mpsim_altera_merlin_slave_translator_191_x56fcki"
2023.05.24.18:12:49 Info: mpsim: Done "mpsim" with 11 modules, 5 files
2023.05.24.18:12:49 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/mpsim/sim/ directory:
2023.05.24.18:12:49 Info: common/ncsim_files.tcl
2023.05.24.18:12:49 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/mpsim/sim/ directory:
2023.05.24.18:12:49 Info: common/vcsmx_files.tcl
2023.05.24.18:12:49 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/mpsim/sim/ directory:
2023.05.24.18:12:49 Info: common/vcs_files.tcl
2023.05.24.18:12:49 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/mpsim/sim/ directory:
2023.05.24.18:12:49 Info: common/xcelium_files.tcl
2023.05.24.18:12:49 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/mpsim/sim/ directory:
2023.05.24.18:12:49 Info: common/modelsim_files.tcl
2023.05.24.18:12:49 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/mpsim/sim/ directory:
2023.05.24.18:12:49 Info: common/riviera_files.tcl
2023.05.24.18:12:49 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/mpsim/sim/.
2023.05.24.18:12:49 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:12:49 Info: qsys-generate succeeded.
2023.05.24.18:12:49 Info: Finished: Create simulation model
2023.05.24.18:12:49 Info: Starting: Create Modelsim Project.
2023.05.24.18:12:49 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/mpsim.qsys --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/mpsim/sim/ --use-relative-paths=true
2023.05.24.18:12:49 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/mpsim/sim/ directory:
2023.05.24.18:12:49 Info: cadence/cds.lib
2023.05.24.18:12:49 Info: cadence/hdl.var
2023.05.24.18:12:49 Info: cadence/ncsim_setup.sh
2023.05.24.18:12:49 Info: 1 .cds.lib files in cadence/cds_libs/ directory
2023.05.24.18:12:49 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/mpsim/sim/ directory:
2023.05.24.18:12:49 Info: synopsys/vcsmx/synopsys_sim.setup
2023.05.24.18:12:49 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.05.24.18:12:49 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/mpsim/sim/ directory:
2023.05.24.18:12:49 Info: synopsys/vcs/vcs_setup.sh
2023.05.24.18:12:49 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/mpsim/sim/ directory:
2023.05.24.18:12:49 Info: xcelium/cds.lib
2023.05.24.18:12:49 Info: xcelium/hdl.var
2023.05.24.18:12:49 Info: xcelium/xcelium_setup.sh
2023.05.24.18:12:49 Info: 1 .cds.lib files in xcelium/cds_libs/ directory
2023.05.24.18:12:49 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/mpsim/sim/ directory:
2023.05.24.18:12:49 Info: mentor/msim_setup.tcl
2023.05.24.18:12:49 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/mpsim/sim/ directory:
2023.05.24.18:12:49 Info: aldec/rivierapro_setup.tcl
2023.05.24.18:12:49 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/mpsim/sim/.
2023.05.24.18:12:49 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:12:49 Info: Finished: Create Modelsim Project.
2023.05.24.18:12:54 Info: 
2023.05.24.18:12:54 Info: 
2023.05.24.18:12:54 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.24.18:12:54 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_oirq/mpsim_oirq_generation.rpt
2023.05.24.18:12:54 Info: Generated by version: 21.1 build 169
2023.05.24.18:12:54 Info: Starting: Create simulation model
2023.05.24.18:12:54 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_oirq.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_oirq --family="Arria 10" --part=10AS016C3U19E2LG
2023.05.24.18:12:54 Info: mpsim_oirq: "Transforming system: mpsim_oirq"
2023.05.24.18:12:54 Info: mpsim_oirq: "Naming system components in system: mpsim_oirq"
2023.05.24.18:12:54 Info: mpsim_oirq: "Processing generation queue"
2023.05.24.18:12:54 Info: mpsim_oirq: "Generating: mpsim_oirq"
2023.05.24.18:12:54 Info: mpsim_oirq: "Generating: aoc_sim_main_dpi_controller"
2023.05.24.18:12:54 Info: mpsim_oirq: Done "mpsim_oirq" with 2 modules, 2 files
2023.05.24.18:12:54 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_oirq/sim/ directory:
2023.05.24.18:12:54 Info: common/ncsim_files.tcl
2023.05.24.18:12:54 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_oirq/sim/ directory:
2023.05.24.18:12:54 Info: common/vcsmx_files.tcl
2023.05.24.18:12:54 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_oirq/sim/ directory:
2023.05.24.18:12:54 Info: common/vcs_files.tcl
2023.05.24.18:12:54 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_oirq/sim/ directory:
2023.05.24.18:12:54 Info: common/xcelium_files.tcl
2023.05.24.18:12:54 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_oirq/sim/ directory:
2023.05.24.18:12:54 Info: common/modelsim_files.tcl
2023.05.24.18:12:54 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_oirq/sim/ directory:
2023.05.24.18:12:54 Info: common/riviera_files.tcl
2023.05.24.18:12:54 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_oirq/sim/.
2023.05.24.18:12:54 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:12:54 Info: qsys-generate succeeded.
2023.05.24.18:12:54 Info: Finished: Create simulation model
2023.05.24.18:12:54 Info: Starting: Create Modelsim Project.
2023.05.24.18:12:54 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_oirq.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_oirq/sim/ --use-relative-paths=true
2023.05.24.18:12:54 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_oirq/sim/ directory:
2023.05.24.18:12:54 Info: cadence/cds.lib
2023.05.24.18:12:54 Info: cadence/hdl.var
2023.05.24.18:12:54 Info: cadence/ncsim_setup.sh
2023.05.24.18:12:54 Info: 2 .cds.lib files in cadence/cds_libs/ directory
2023.05.24.18:12:54 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_oirq/sim/ directory:
2023.05.24.18:12:54 Info: synopsys/vcsmx/synopsys_sim.setup
2023.05.24.18:12:54 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.05.24.18:12:54 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_oirq/sim/ directory:
2023.05.24.18:12:54 Info: synopsys/vcs/vcs_setup.sh
2023.05.24.18:12:54 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_oirq/sim/ directory:
2023.05.24.18:12:54 Info: xcelium/cds.lib
2023.05.24.18:12:54 Info: xcelium/hdl.var
2023.05.24.18:12:54 Info: xcelium/xcelium_setup.sh
2023.05.24.18:12:54 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2023.05.24.18:12:54 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_oirq/sim/ directory:
2023.05.24.18:12:54 Info: mentor/msim_setup.tcl
2023.05.24.18:12:54 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_oirq/sim/ directory:
2023.05.24.18:12:54 Info: aldec/rivierapro_setup.tcl
2023.05.24.18:12:54 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_oirq/sim/.
2023.05.24.18:12:54 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:12:54 Info: Finished: Create Modelsim Project.
2023.05.24.18:12:59 Info: 
2023.05.24.18:12:59 Info: 
2023.05.24.18:12:59 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.24.18:12:59 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mm_slave_ks_kernel_mem0/mm_slave_ks_kernel_mem0_generation.rpt
2023.05.24.18:12:59 Info: Generated by version: 21.1 build 169
2023.05.24.18:12:59 Info: Starting: Create simulation model
2023.05.24.18:12:59 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mm_slave_ks_kernel_mem0.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mm_slave_ks_kernel_mem0 --family="Arria 10" --part=10AS016C3U19E2LG
2023.05.24.18:12:59 Info: mm_slave_ks_kernel_mem0: "Transforming system: mm_slave_ks_kernel_mem0"
2023.05.24.18:12:59 Info: mm_slave_ks_kernel_mem0: "Naming system components in system: mm_slave_ks_kernel_mem0"
2023.05.24.18:12:59 Info: mm_slave_ks_kernel_mem0: "Processing generation queue"
2023.05.24.18:12:59 Info: mm_slave_ks_kernel_mem0: "Generating: mm_slave_ks_kernel_mem0"
2023.05.24.18:12:59 Info: mm_slave_ks_kernel_mem0: "Generating: aoc_sim_mm_slave_dpi_bfm"
2023.05.24.18:12:59 Info: /home/joerock/intelFPGA_pro/21.1/quartus
2023.05.24.18:12:59 Info: /home/joerock/intelFPGA_pro/21.1/quartus/../ip/altera/sopc_builder_ip/verification/
2023.05.24.18:12:59 Info: mm_slave_ks_kernel_mem0: Done "mm_slave_ks_kernel_mem0" with 2 modules, 6 files
2023.05.24.18:12:59 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mm_slave_ks_kernel_mem0/sim/ directory:
2023.05.24.18:12:59 Info: common/ncsim_files.tcl
2023.05.24.18:12:59 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mm_slave_ks_kernel_mem0/sim/ directory:
2023.05.24.18:12:59 Info: common/vcsmx_files.tcl
2023.05.24.18:12:59 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mm_slave_ks_kernel_mem0/sim/ directory:
2023.05.24.18:12:59 Info: common/vcs_files.tcl
2023.05.24.18:12:59 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mm_slave_ks_kernel_mem0/sim/ directory:
2023.05.24.18:12:59 Info: common/xcelium_files.tcl
2023.05.24.18:12:59 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mm_slave_ks_kernel_mem0/sim/ directory:
2023.05.24.18:12:59 Info: common/modelsim_files.tcl
2023.05.24.18:12:59 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mm_slave_ks_kernel_mem0/sim/ directory:
2023.05.24.18:12:59 Info: common/riviera_files.tcl
2023.05.24.18:12:59 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mm_slave_ks_kernel_mem0/sim/.
2023.05.24.18:12:59 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:12:59 Info: qsys-generate succeeded.
2023.05.24.18:12:59 Info: Finished: Create simulation model
2023.05.24.18:12:59 Info: Starting: Create Modelsim Project.
2023.05.24.18:12:59 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mm_slave_ks_kernel_mem0.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mm_slave_ks_kernel_mem0/sim/ --use-relative-paths=true
2023.05.24.18:12:59 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mm_slave_ks_kernel_mem0/sim/ directory:
2023.05.24.18:12:59 Info: cadence/cds.lib
2023.05.24.18:12:59 Info: cadence/hdl.var
2023.05.24.18:12:59 Info: cadence/ncsim_setup.sh
2023.05.24.18:12:59 Info: 3 .cds.lib files in cadence/cds_libs/ directory
2023.05.24.18:12:59 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mm_slave_ks_kernel_mem0/sim/ directory:
2023.05.24.18:12:59 Info: synopsys/vcsmx/synopsys_sim.setup
2023.05.24.18:12:59 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.05.24.18:12:59 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mm_slave_ks_kernel_mem0/sim/ directory:
2023.05.24.18:12:59 Info: synopsys/vcs/vcs_setup.sh
2023.05.24.18:12:59 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mm_slave_ks_kernel_mem0/sim/ directory:
2023.05.24.18:12:59 Info: xcelium/cds.lib
2023.05.24.18:12:59 Info: xcelium/hdl.var
2023.05.24.18:12:59 Info: xcelium/xcelium_setup.sh
2023.05.24.18:12:59 Info: 3 .cds.lib files in xcelium/cds_libs/ directory
2023.05.24.18:12:59 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mm_slave_ks_kernel_mem0/sim/ directory:
2023.05.24.18:12:59 Info: mentor/msim_setup.tcl
2023.05.24.18:12:59 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mm_slave_ks_kernel_mem0/sim/ directory:
2023.05.24.18:12:59 Info: aldec/rivierapro_setup.tcl
2023.05.24.18:12:59 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mm_slave_ks_kernel_mem0/sim/.
2023.05.24.18:12:59 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:12:59 Info: Finished: Create Modelsim Project.
2023.05.24.18:13:06 Info: 
2023.05.24.18:13:06 Info: 
2023.05.24.18:13:06 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.24.18:13:06 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/kernel_system_conv1x1_NDRange_locmem_sys_generation.rpt
2023.05.24.18:13:06 Info: Generated by version: 21.1 build 169
2023.05.24.18:13:06 Info: Starting: Create simulation model
2023.05.24.18:13:06 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys --family="Arria 10" --part=10AS016C3U19E2LG
2023.05.24.18:13:06 Info: kernel_system_conv1x1_NDRange_locmem_sys: "Transforming system: kernel_system_conv1x1_NDRange_locmem_sys"
2023.05.24.18:13:06 Info: kernel_system_conv1x1_NDRange_locmem_sys: "Naming system components in system: kernel_system_conv1x1_NDRange_locmem_sys"
2023.05.24.18:13:06 Info: kernel_system_conv1x1_NDRange_locmem_sys: "Processing generation queue"
2023.05.24.18:13:06 Info: kernel_system_conv1x1_NDRange_locmem_sys: "Generating: kernel_system_conv1x1_NDRange_locmem_sys"
2023.05.24.18:13:06 Info: kernel_system_conv1x1_NDRange_locmem_sys: "Generating: conv1x1_NDRange_locmem_sys"
2023.05.24.18:13:06 Info: kernel_system_conv1x1_NDRange_locmem_sys: Done "kernel_system_conv1x1_NDRange_locmem_sys" with 2 modules, 217 files
2023.05.24.18:13:06 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/sim/ directory:
2023.05.24.18:13:06 Info: common/ncsim_files.tcl
2023.05.24.18:13:06 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/sim/ directory:
2023.05.24.18:13:06 Info: common/vcsmx_files.tcl
2023.05.24.18:13:06 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/sim/ directory:
2023.05.24.18:13:06 Info: common/vcs_files.tcl
2023.05.24.18:13:06 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/sim/ directory:
2023.05.24.18:13:06 Info: common/xcelium_files.tcl
2023.05.24.18:13:06 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/sim/ directory:
2023.05.24.18:13:06 Info: common/modelsim_files.tcl
2023.05.24.18:13:06 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/sim/ directory:
2023.05.24.18:13:06 Info: common/riviera_files.tcl
2023.05.24.18:13:06 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/sim/.
2023.05.24.18:13:06 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:13:06 Info: qsys-generate succeeded.
2023.05.24.18:13:06 Info: Finished: Create simulation model
2023.05.24.18:13:06 Info: Starting: Create Modelsim Project.
2023.05.24.18:13:06 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/sim/ --use-relative-paths=true
2023.05.24.18:13:06 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/sim/ directory:
2023.05.24.18:13:06 Info: cadence/cds.lib
2023.05.24.18:13:06 Info: cadence/hdl.var
2023.05.24.18:13:06 Info: cadence/ncsim_setup.sh
2023.05.24.18:13:06 Info: 2 .cds.lib files in cadence/cds_libs/ directory
2023.05.24.18:13:06 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/sim/ directory:
2023.05.24.18:13:06 Info: synopsys/vcsmx/synopsys_sim.setup
2023.05.24.18:13:06 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.05.24.18:13:06 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/sim/ directory:
2023.05.24.18:13:06 Info: synopsys/vcs/vcs_setup.sh
2023.05.24.18:13:06 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/sim/ directory:
2023.05.24.18:13:06 Info: xcelium/cds.lib
2023.05.24.18:13:06 Info: xcelium/hdl.var
2023.05.24.18:13:06 Info: xcelium/xcelium_setup.sh
2023.05.24.18:13:06 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2023.05.24.18:13:06 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/sim/ directory:
2023.05.24.18:13:06 Info: mentor/msim_setup.tcl
2023.05.24.18:13:06 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/sim/ directory:
2023.05.24.18:13:06 Info: aldec/rivierapro_setup.tcl
2023.05.24.18:13:06 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/sim/.
2023.05.24.18:13:06 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:13:06 Info: Finished: Create Modelsim Project.
2023.05.24.18:13:22 Info: 
2023.05.24.18:13:22 Info: 
2023.05.24.18:13:22 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.24.18:13:22 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_ki/mpsim_ki_generation.rpt
2023.05.24.18:13:22 Info: Generated by version: 21.1 build 169
2023.05.24.18:13:22 Info: Starting: Create simulation model
2023.05.24.18:13:22 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_ki.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_ki --family="Arria 10" --part=10AS016C3U19E2LG
2023.05.24.18:13:22 Warning: mpsim_ki.ki: add_instance: Component altera_avalon_mm_bridge version 13.1 is not installed - loaded latest installed version 20.0.1 instead.  Please check for parameter mismatches 
2023.05.24.18:13:22 Warning: mpsim_ki.ki: add_instance: Component altera_address_span_extender version 15.0 is not installed - loaded latest installed version 19.2.0 instead.  Please check for parameter mismatches 
2023.05.24.18:13:22 Warning: mpsim_ki.ki: add_instance: Component altera_avalon_mm_bridge version 13.1 is not installed - loaded latest installed version 20.0.1 instead.  Please check for parameter mismatches 
2023.05.24.18:13:22 Warning: mpsim_ki.ki: add_instance: Component clock_source version 13.1 is not installed - loaded latest installed version 21.1 instead.  Please check for parameter mismatches 
2023.05.24.18:13:22 Warning: mpsim_ki.ki: add_instance: Component altera_irq_bridge version 13.1 is not installed - loaded latest installed version 19.2.0 instead.  Please check for parameter mismatches 
2023.05.24.18:13:22 Warning: mpsim_ki.ki: add_instance: Component altera_reset_bridge version 13.1 is not installed - loaded latest installed version 19.2.0 instead.  Please check for parameter mismatches 
2023.05.24.18:13:22 Warning: mpsim_ki.ki: add_instance: Component altera_reset_controller version 13.1 is not installed - loaded latest installed version 19.2.1 instead.  Please check for parameter mismatches 
2023.05.24.18:13:22 Warning: mpsim_ki.ki: add_instance: Component altera_clock_bridge version 13.1 is not installed - loaded latest installed version 19.2.0 instead.  Please check for parameter mismatches 
2023.05.24.18:13:22 Warning: mpsim_ki.ki: add_instance: Component altera_reset_bridge version 13.1 is not installed - loaded latest installed version 19.2.0 instead.  Please check for parameter mismatches 
2023.05.24.18:13:22 Warning: mpsim_ki.ki: add_instance: Component altera_reset_bridge version 13.1 is not installed - loaded latest installed version 19.2.0 instead.  Please check for parameter mismatches 
2023.05.24.18:13:22 Info: mpsim_ki: "Transforming system: mpsim_ki"
2023.05.24.18:13:22 Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave kernel_cra.s0 because they have different clock source.
2023.05.24.18:13:22 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
2023.05.24.18:13:22 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
2023.05.24.18:13:22 Info: mpsim_ki: "Naming system components in system: mpsim_ki"
2023.05.24.18:13:22 Info: mpsim_ki: "Processing generation queue"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_kernel_interface_151_3vpvdiy"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_avalon_mm_bridge_2001_k2bg7dq"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_address_span_extender_1920_nhiitjy"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: sw_reset"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: global_routing"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mem_org_mode"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_irq_bridge_1920_sqfym3y"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: version_id"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: altera_reset_controller"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_mm_interconnect_1920_wssxlcy"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_mm_interconnect_1920_afgt4qi"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_merlin_master_translator_191_g7h47bq"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_merlin_slave_translator_191_x56fcki"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_merlin_master_agent_191_mpbm6tq"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_merlin_slave_agent_191_ncfkfri"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_avalon_sc_fifo_1930_pqv24kq"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_merlin_router_1920_kinmtha"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_merlin_router_1920_s4626oa"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_merlin_demultiplexer_1921_cj4cjji"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_merlin_multiplexer_1921_snhb7mi"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_merlin_multiplexer_1921_plsvwjy"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_hs_clk_xer_1931_fr3kkfi"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_merlin_router_1920_rbohmmi"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_merlin_router_1920_wxeu33a"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_merlin_router_1920_6jogrdq"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q"
2023.05.24.18:13:22 Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_merlin_demultiplexer_1921_ipkbo7a"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_merlin_multiplexer_1921_47os7ei"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_merlin_demultiplexer_1921_2haef2a"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_merlin_multiplexer_1921_hgj2oda"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_merlin_width_adapter_1920_owt3fga"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_merlin_width_adapter_1920_yiwuv6i"
2023.05.24.18:13:22 Info: mpsim_ki: "Generating: mpsim_ki_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_zonrf6q"
2023.05.24.18:13:22 Info: mpsim_ki: Done "mpsim_ki" with 34 modules, 51 files
2023.05.24.18:13:22 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_ki/sim/ directory:
2023.05.24.18:13:22 Info: common/ncsim_files.tcl
2023.05.24.18:13:22 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_ki/sim/ directory:
2023.05.24.18:13:22 Info: common/vcsmx_files.tcl
2023.05.24.18:13:22 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_ki/sim/ directory:
2023.05.24.18:13:22 Info: common/vcs_files.tcl
2023.05.24.18:13:22 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_ki/sim/ directory:
2023.05.24.18:13:22 Info: common/xcelium_files.tcl
2023.05.24.18:13:22 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_ki/sim/ directory:
2023.05.24.18:13:22 Info: common/modelsim_files.tcl
2023.05.24.18:13:22 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_ki/sim/ directory:
2023.05.24.18:13:22 Info: common/riviera_files.tcl
2023.05.24.18:13:22 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_ki/sim/.
2023.05.24.18:13:22 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:13:22 Info: qsys-generate succeeded.
2023.05.24.18:13:22 Info: Finished: Create simulation model
2023.05.24.18:13:22 Info: Starting: Create Modelsim Project.
2023.05.24.18:13:22 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_ki.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_ki/sim/ --use-relative-paths=true
2023.05.24.18:13:22 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_ki/sim/ directory:
2023.05.24.18:13:22 Info: cadence/cds.lib
2023.05.24.18:13:22 Info: cadence/hdl.var
2023.05.24.18:13:22 Info: cadence/ncsim_setup.sh
2023.05.24.18:13:22 Info: 22 .cds.lib files in cadence/cds_libs/ directory
2023.05.24.18:13:22 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_ki/sim/ directory:
2023.05.24.18:13:22 Info: synopsys/vcsmx/synopsys_sim.setup
2023.05.24.18:13:22 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.05.24.18:13:22 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_ki/sim/ directory:
2023.05.24.18:13:22 Info: synopsys/vcs/vcs_setup.sh
2023.05.24.18:13:22 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_ki/sim/ directory:
2023.05.24.18:13:22 Info: xcelium/cds.lib
2023.05.24.18:13:22 Info: xcelium/hdl.var
2023.05.24.18:13:22 Info: xcelium/xcelium_setup.sh
2023.05.24.18:13:22 Info: 22 .cds.lib files in xcelium/cds_libs/ directory
2023.05.24.18:13:22 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_ki/sim/ directory:
2023.05.24.18:13:22 Info: mentor/msim_setup.tcl
2023.05.24.18:13:22 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_ki/sim/ directory:
2023.05.24.18:13:22 Info: aldec/rivierapro_setup.tcl
2023.05.24.18:13:22 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_ki/sim/.
2023.05.24.18:13:22 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:13:22 Info: Finished: Create Modelsim Project.
2023.05.24.18:13:28 Info: 
2023.05.24.18:13:28 Info: 
2023.05.24.18:13:28 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.24.18:13:28 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_1x/kernel_system_clk_1x_generation.rpt
2023.05.24.18:13:28 Info: Generated by version: 21.1 build 169
2023.05.24.18:13:28 Info: Starting: Create simulation model
2023.05.24.18:13:28 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_1x.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_1x --family="Arria 10" --part=10AS016C3U19E2LG
2023.05.24.18:13:28 Info: kernel_system_clk_1x: "Transforming system: kernel_system_clk_1x"
2023.05.24.18:13:28 Info: kernel_system_clk_1x: "Naming system components in system: kernel_system_clk_1x"
2023.05.24.18:13:28 Info: kernel_system_clk_1x: "Processing generation queue"
2023.05.24.18:13:28 Info: kernel_system_clk_1x: "Generating: kernel_system_clk_1x"
2023.05.24.18:13:28 Info: kernel_system_clk_1x: Done "kernel_system_clk_1x" with 1 modules, 1 files
2023.05.24.18:13:28 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_1x/sim/ directory:
2023.05.24.18:13:28 Info: common/ncsim_files.tcl
2023.05.24.18:13:28 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_1x/sim/ directory:
2023.05.24.18:13:28 Info: common/vcsmx_files.tcl
2023.05.24.18:13:28 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_1x/sim/ directory:
2023.05.24.18:13:28 Info: common/vcs_files.tcl
2023.05.24.18:13:28 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_1x/sim/ directory:
2023.05.24.18:13:28 Info: common/xcelium_files.tcl
2023.05.24.18:13:28 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_1x/sim/ directory:
2023.05.24.18:13:28 Info: common/modelsim_files.tcl
2023.05.24.18:13:28 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_1x/sim/ directory:
2023.05.24.18:13:28 Info: common/riviera_files.tcl
2023.05.24.18:13:28 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_1x/sim/.
2023.05.24.18:13:28 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:13:28 Info: qsys-generate succeeded.
2023.05.24.18:13:28 Info: Finished: Create simulation model
2023.05.24.18:13:28 Info: Starting: Create Modelsim Project.
2023.05.24.18:13:28 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_1x.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_1x/sim/ --use-relative-paths=true
2023.05.24.18:13:28 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_1x/sim/ directory:
2023.05.24.18:13:28 Info: cadence/cds.lib
2023.05.24.18:13:28 Info: cadence/hdl.var
2023.05.24.18:13:28 Info: cadence/ncsim_setup.sh
2023.05.24.18:13:28 Info: 1 .cds.lib files in cadence/cds_libs/ directory
2023.05.24.18:13:28 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_1x/sim/ directory:
2023.05.24.18:13:28 Info: synopsys/vcsmx/synopsys_sim.setup
2023.05.24.18:13:28 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.05.24.18:13:28 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_1x/sim/ directory:
2023.05.24.18:13:28 Info: synopsys/vcs/vcs_setup.sh
2023.05.24.18:13:28 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_1x/sim/ directory:
2023.05.24.18:13:28 Info: xcelium/cds.lib
2023.05.24.18:13:28 Info: xcelium/hdl.var
2023.05.24.18:13:28 Info: xcelium/xcelium_setup.sh
2023.05.24.18:13:28 Info: 1 .cds.lib files in xcelium/cds_libs/ directory
2023.05.24.18:13:28 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_1x/sim/ directory:
2023.05.24.18:13:28 Info: mentor/msim_setup.tcl
2023.05.24.18:13:28 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_1x/sim/ directory:
2023.05.24.18:13:28 Info: aldec/rivierapro_setup.tcl
2023.05.24.18:13:28 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_1x/sim/.
2023.05.24.18:13:28 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:13:28 Info: Finished: Create Modelsim Project.
2023.05.24.18:13:35 Info: 
2023.05.24.18:13:35 Info: 
2023.05.24.18:13:35 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.24.18:13:35 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_irq/kernel_system_kernel_irq_generation.rpt
2023.05.24.18:13:35 Info: Generated by version: 21.1 build 169
2023.05.24.18:13:35 Info: Starting: Create simulation model
2023.05.24.18:13:35 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_irq.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_irq --family="Arria 10" --part=10AS016C3U19E2LG
2023.05.24.18:13:35 Info: kernel_system_kernel_irq: "Transforming system: kernel_system_kernel_irq"
2023.05.24.18:13:35 Info: kernel_system_kernel_irq: "Naming system components in system: kernel_system_kernel_irq"
2023.05.24.18:13:35 Info: kernel_system_kernel_irq: "Processing generation queue"
2023.05.24.18:13:35 Info: kernel_system_kernel_irq: "Generating: kernel_system_kernel_irq"
2023.05.24.18:13:35 Info: kernel_system_kernel_irq: "Generating: kernel_system_kernel_irq_altera_irq_bridge_1920_sqfym3y"
2023.05.24.18:13:35 Info: kernel_system_kernel_irq: Done "kernel_system_kernel_irq" with 2 modules, 2 files
2023.05.24.18:13:35 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_irq/sim/ directory:
2023.05.24.18:13:35 Info: common/ncsim_files.tcl
2023.05.24.18:13:35 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_irq/sim/ directory:
2023.05.24.18:13:35 Info: common/vcsmx_files.tcl
2023.05.24.18:13:35 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_irq/sim/ directory:
2023.05.24.18:13:35 Info: common/vcs_files.tcl
2023.05.24.18:13:35 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_irq/sim/ directory:
2023.05.24.18:13:35 Info: common/xcelium_files.tcl
2023.05.24.18:13:35 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_irq/sim/ directory:
2023.05.24.18:13:35 Info: common/modelsim_files.tcl
2023.05.24.18:13:35 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_irq/sim/ directory:
2023.05.24.18:13:35 Info: common/riviera_files.tcl
2023.05.24.18:13:35 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_irq/sim/.
2023.05.24.18:13:35 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:13:35 Info: qsys-generate succeeded.
2023.05.24.18:13:35 Info: Finished: Create simulation model
2023.05.24.18:13:35 Info: Starting: Create Modelsim Project.
2023.05.24.18:13:35 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_irq.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_irq/sim/ --use-relative-paths=true
2023.05.24.18:13:35 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_irq/sim/ directory:
2023.05.24.18:13:35 Info: cadence/cds.lib
2023.05.24.18:13:35 Info: cadence/hdl.var
2023.05.24.18:13:35 Info: cadence/ncsim_setup.sh
2023.05.24.18:13:35 Info: 2 .cds.lib files in cadence/cds_libs/ directory
2023.05.24.18:13:35 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_irq/sim/ directory:
2023.05.24.18:13:35 Info: synopsys/vcsmx/synopsys_sim.setup
2023.05.24.18:13:35 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.05.24.18:13:35 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_irq/sim/ directory:
2023.05.24.18:13:35 Info: synopsys/vcs/vcs_setup.sh
2023.05.24.18:13:35 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_irq/sim/ directory:
2023.05.24.18:13:35 Info: xcelium/cds.lib
2023.05.24.18:13:35 Info: xcelium/hdl.var
2023.05.24.18:13:35 Info: xcelium/xcelium_setup.sh
2023.05.24.18:13:35 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2023.05.24.18:13:35 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_irq/sim/ directory:
2023.05.24.18:13:35 Info: mentor/msim_setup.tcl
2023.05.24.18:13:35 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_irq/sim/ directory:
2023.05.24.18:13:35 Info: aldec/rivierapro_setup.tcl
2023.05.24.18:13:35 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_kernel_irq/sim/.
2023.05.24.18:13:35 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:13:35 Info: Finished: Create Modelsim Project.
2023.05.24.18:13:40 Info: 
2023.05.24.18:13:40 Info: 
2023.05.24.18:13:40 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.24.18:13:40 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_clk_rst/mpsim_clk_rst_generation.rpt
2023.05.24.18:13:40 Info: Generated by version: 21.1 build 169
2023.05.24.18:13:40 Info: Starting: Create simulation model
2023.05.24.18:13:40 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_clk_rst.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_clk_rst --family="Arria 10" --part=10AS016C3U19E2LG
2023.05.24.18:13:40 Info: mpsim_clk_rst: "Transforming system: mpsim_clk_rst"
2023.05.24.18:13:40 Info: mpsim_clk_rst: "Naming system components in system: mpsim_clk_rst"
2023.05.24.18:13:40 Info: mpsim_clk_rst: "Processing generation queue"
2023.05.24.18:13:40 Info: mpsim_clk_rst: "Generating: mpsim_clk_rst"
2023.05.24.18:13:40 Info: mpsim_clk_rst: "Generating: hls_sim_clock_reset"
2023.05.24.18:13:40 Info: mpsim_clk_rst: Done "mpsim_clk_rst" with 2 modules, 2 files
2023.05.24.18:13:40 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_clk_rst/sim/ directory:
2023.05.24.18:13:40 Info: common/ncsim_files.tcl
2023.05.24.18:13:40 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_clk_rst/sim/ directory:
2023.05.24.18:13:40 Info: common/vcsmx_files.tcl
2023.05.24.18:13:40 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_clk_rst/sim/ directory:
2023.05.24.18:13:40 Info: common/vcs_files.tcl
2023.05.24.18:13:40 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_clk_rst/sim/ directory:
2023.05.24.18:13:40 Info: common/xcelium_files.tcl
2023.05.24.18:13:40 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_clk_rst/sim/ directory:
2023.05.24.18:13:40 Info: common/modelsim_files.tcl
2023.05.24.18:13:40 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_clk_rst/sim/ directory:
2023.05.24.18:13:40 Info: common/riviera_files.tcl
2023.05.24.18:13:40 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_clk_rst/sim/.
2023.05.24.18:13:40 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:13:40 Info: qsys-generate succeeded.
2023.05.24.18:13:40 Info: Finished: Create simulation model
2023.05.24.18:13:40 Info: Starting: Create Modelsim Project.
2023.05.24.18:13:40 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_clk_rst.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_clk_rst/sim/ --use-relative-paths=true
2023.05.24.18:13:40 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_clk_rst/sim/ directory:
2023.05.24.18:13:40 Info: cadence/cds.lib
2023.05.24.18:13:40 Info: cadence/hdl.var
2023.05.24.18:13:40 Info: cadence/ncsim_setup.sh
2023.05.24.18:13:40 Info: 2 .cds.lib files in cadence/cds_libs/ directory
2023.05.24.18:13:40 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_clk_rst/sim/ directory:
2023.05.24.18:13:40 Info: synopsys/vcsmx/synopsys_sim.setup
2023.05.24.18:13:40 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.05.24.18:13:40 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_clk_rst/sim/ directory:
2023.05.24.18:13:40 Info: synopsys/vcs/vcs_setup.sh
2023.05.24.18:13:40 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_clk_rst/sim/ directory:
2023.05.24.18:13:40 Info: xcelium/cds.lib
2023.05.24.18:13:40 Info: xcelium/hdl.var
2023.05.24.18:13:40 Info: xcelium/xcelium_setup.sh
2023.05.24.18:13:40 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2023.05.24.18:13:40 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_clk_rst/sim/ directory:
2023.05.24.18:13:40 Info: mentor/msim_setup.tcl
2023.05.24.18:13:40 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_clk_rst/sim/ directory:
2023.05.24.18:13:40 Info: aldec/rivierapro_setup.tcl
2023.05.24.18:13:40 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_clk_rst/sim/.
2023.05.24.18:13:40 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:13:40 Info: Finished: Create Modelsim Project.
2023.05.24.18:13:45 Info: 
2023.05.24.18:13:45 Info: 
2023.05.24.18:13:45 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.24.18:13:45 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_reset/kernel_system_reset_generation.rpt
2023.05.24.18:13:45 Info: Generated by version: 21.1 build 169
2023.05.24.18:13:45 Info: Starting: Create simulation model
2023.05.24.18:13:45 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_reset.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_reset --family="Arria 10" --part=10AS016C3U19E2LG
2023.05.24.18:13:45 Info: kernel_system_reset: "Transforming system: kernel_system_reset"
2023.05.24.18:13:45 Info: kernel_system_reset: "Naming system components in system: kernel_system_reset"
2023.05.24.18:13:45 Info: kernel_system_reset: "Processing generation queue"
2023.05.24.18:13:45 Info: kernel_system_reset: "Generating: kernel_system_reset"
2023.05.24.18:13:45 Info: kernel_system_reset: Done "kernel_system_reset" with 1 modules, 1 files
2023.05.24.18:13:45 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_reset/sim/ directory:
2023.05.24.18:13:45 Info: common/ncsim_files.tcl
2023.05.24.18:13:45 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_reset/sim/ directory:
2023.05.24.18:13:45 Info: common/vcsmx_files.tcl
2023.05.24.18:13:45 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_reset/sim/ directory:
2023.05.24.18:13:45 Info: common/vcs_files.tcl
2023.05.24.18:13:45 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_reset/sim/ directory:
2023.05.24.18:13:45 Info: common/xcelium_files.tcl
2023.05.24.18:13:45 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_reset/sim/ directory:
2023.05.24.18:13:45 Info: common/modelsim_files.tcl
2023.05.24.18:13:45 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_reset/sim/ directory:
2023.05.24.18:13:45 Info: common/riviera_files.tcl
2023.05.24.18:13:45 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_reset/sim/.
2023.05.24.18:13:45 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:13:45 Info: qsys-generate succeeded.
2023.05.24.18:13:45 Info: Finished: Create simulation model
2023.05.24.18:13:45 Info: Starting: Create Modelsim Project.
2023.05.24.18:13:45 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_reset.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_reset/sim/ --use-relative-paths=true
2023.05.24.18:13:45 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_reset/sim/ directory:
2023.05.24.18:13:45 Info: cadence/cds.lib
2023.05.24.18:13:45 Info: cadence/hdl.var
2023.05.24.18:13:45 Info: cadence/ncsim_setup.sh
2023.05.24.18:13:45 Info: 1 .cds.lib files in cadence/cds_libs/ directory
2023.05.24.18:13:45 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_reset/sim/ directory:
2023.05.24.18:13:45 Info: synopsys/vcsmx/synopsys_sim.setup
2023.05.24.18:13:45 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.05.24.18:13:45 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_reset/sim/ directory:
2023.05.24.18:13:45 Info: synopsys/vcs/vcs_setup.sh
2023.05.24.18:13:45 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_reset/sim/ directory:
2023.05.24.18:13:45 Info: xcelium/cds.lib
2023.05.24.18:13:45 Info: xcelium/hdl.var
2023.05.24.18:13:45 Info: xcelium/xcelium_setup.sh
2023.05.24.18:13:45 Info: 1 .cds.lib files in xcelium/cds_libs/ directory
2023.05.24.18:13:45 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_reset/sim/ directory:
2023.05.24.18:13:45 Info: mentor/msim_setup.tcl
2023.05.24.18:13:45 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_reset/sim/ directory:
2023.05.24.18:13:45 Info: aldec/rivierapro_setup.tcl
2023.05.24.18:13:45 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_reset/sim/.
2023.05.24.18:13:45 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:13:45 Info: Finished: Create Modelsim Project.
2023.05.24.18:13:50 Info: 
2023.05.24.18:13:50 Info: 
2023.05.24.18:13:50 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.24.18:13:50 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_snoop/kernel_system_clk_snoop_generation.rpt
2023.05.24.18:13:50 Info: Generated by version: 21.1 build 169
2023.05.24.18:13:50 Info: Starting: Create simulation model
2023.05.24.18:13:50 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_snoop.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_snoop --family="Arria 10" --part=10AS016C3U19E2LG
2023.05.24.18:13:50 Info: kernel_system_clk_snoop: "Transforming system: kernel_system_clk_snoop"
2023.05.24.18:13:50 Info: kernel_system_clk_snoop: "Naming system components in system: kernel_system_clk_snoop"
2023.05.24.18:13:50 Info: kernel_system_clk_snoop: "Processing generation queue"
2023.05.24.18:13:50 Info: kernel_system_clk_snoop: "Generating: kernel_system_clk_snoop"
2023.05.24.18:13:50 Info: kernel_system_clk_snoop: Done "kernel_system_clk_snoop" with 1 modules, 1 files
2023.05.24.18:13:50 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_snoop/sim/ directory:
2023.05.24.18:13:50 Info: common/ncsim_files.tcl
2023.05.24.18:13:50 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_snoop/sim/ directory:
2023.05.24.18:13:50 Info: common/vcsmx_files.tcl
2023.05.24.18:13:50 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_snoop/sim/ directory:
2023.05.24.18:13:50 Info: common/vcs_files.tcl
2023.05.24.18:13:50 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_snoop/sim/ directory:
2023.05.24.18:13:50 Info: common/xcelium_files.tcl
2023.05.24.18:13:50 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_snoop/sim/ directory:
2023.05.24.18:13:50 Info: common/modelsim_files.tcl
2023.05.24.18:13:50 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_snoop/sim/ directory:
2023.05.24.18:13:50 Info: common/riviera_files.tcl
2023.05.24.18:13:50 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_snoop/sim/.
2023.05.24.18:13:50 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:13:50 Info: qsys-generate succeeded.
2023.05.24.18:13:50 Info: Finished: Create simulation model
2023.05.24.18:13:50 Info: Starting: Create Modelsim Project.
2023.05.24.18:13:50 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_snoop.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_snoop/sim/ --use-relative-paths=true
2023.05.24.18:13:50 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_snoop/sim/ directory:
2023.05.24.18:13:50 Info: cadence/cds.lib
2023.05.24.18:13:50 Info: cadence/hdl.var
2023.05.24.18:13:50 Info: cadence/ncsim_setup.sh
2023.05.24.18:13:50 Info: 1 .cds.lib files in cadence/cds_libs/ directory
2023.05.24.18:13:50 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_snoop/sim/ directory:
2023.05.24.18:13:50 Info: synopsys/vcsmx/synopsys_sim.setup
2023.05.24.18:13:50 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.05.24.18:13:50 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_snoop/sim/ directory:
2023.05.24.18:13:50 Info: synopsys/vcs/vcs_setup.sh
2023.05.24.18:13:50 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_snoop/sim/ directory:
2023.05.24.18:13:50 Info: xcelium/cds.lib
2023.05.24.18:13:50 Info: xcelium/hdl.var
2023.05.24.18:13:50 Info: xcelium/xcelium_setup.sh
2023.05.24.18:13:50 Info: 1 .cds.lib files in xcelium/cds_libs/ directory
2023.05.24.18:13:50 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_snoop/sim/ directory:
2023.05.24.18:13:50 Info: mentor/msim_setup.tcl
2023.05.24.18:13:50 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_snoop/sim/ directory:
2023.05.24.18:13:50 Info: aldec/rivierapro_setup.tcl
2023.05.24.18:13:50 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/kernel_system/kernel_system_clk_snoop/sim/.
2023.05.24.18:13:50 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:13:50 Info: Finished: Create Modelsim Project.
2023.05.24.18:13:57 Info: 
2023.05.24.18:13:57 Info: 
2023.05.24.18:13:57 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2023.05.24.18:13:57 Info: Saving generation log to /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_osi/mpsim_osi_generation.rpt
2023.05.24.18:13:57 Info: Generated by version: 21.1 build 169
2023.05.24.18:13:57 Info: Starting: Create simulation model
2023.05.24.18:13:57 Info: qsys-generate /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_osi.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_osi --family="Arria 10" --part=10AS016C3U19E2LG
2023.05.24.18:13:57 Info: mpsim_osi: "Transforming system: mpsim_osi"
2023.05.24.18:13:57 Info: mpsim_osi: "Naming system components in system: mpsim_osi"
2023.05.24.18:13:57 Info: mpsim_osi: "Processing generation queue"
2023.05.24.18:13:57 Info: mpsim_osi: "Generating: mpsim_osi"
2023.05.24.18:13:57 Info: mpsim_osi: "Generating: aoc_sim_mm_master_dpi_bfm"
2023.05.24.18:13:57 Info: /home/joerock/intelFPGA_pro/21.1/quartus
2023.05.24.18:13:57 Info: /home/joerock/intelFPGA_pro/21.1/quartus/../ip/altera/sopc_builder_ip/verification/
2023.05.24.18:13:57 Info: mpsim_osi: Done "mpsim_osi" with 2 modules, 6 files
2023.05.24.18:13:57 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_osi/sim/ directory:
2023.05.24.18:13:57 Info: common/ncsim_files.tcl
2023.05.24.18:13:57 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_osi/sim/ directory:
2023.05.24.18:13:57 Info: common/vcsmx_files.tcl
2023.05.24.18:13:57 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_osi/sim/ directory:
2023.05.24.18:13:57 Info: common/vcs_files.tcl
2023.05.24.18:13:57 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_osi/sim/ directory:
2023.05.24.18:13:57 Info: common/xcelium_files.tcl
2023.05.24.18:13:57 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_osi/sim/ directory:
2023.05.24.18:13:57 Info: common/modelsim_files.tcl
2023.05.24.18:13:57 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_osi/sim/ directory:
2023.05.24.18:13:57 Info: common/riviera_files.tcl
2023.05.24.18:13:57 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_osi/sim/.
2023.05.24.18:13:57 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:13:57 Info: qsys-generate succeeded.
2023.05.24.18:13:57 Info: Finished: Create simulation model
2023.05.24.18:13:57 Info: Starting: Create Modelsim Project.
2023.05.24.18:13:57 Info: sim-script-gen --system-file=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_osi.ip --output-directory=/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_osi/sim/ --use-relative-paths=true
2023.05.24.18:13:57 Info: Generating the following file(s) for NCSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_osi/sim/ directory:
2023.05.24.18:13:57 Info: cadence/cds.lib
2023.05.24.18:13:57 Info: cadence/hdl.var
2023.05.24.18:13:57 Info: cadence/ncsim_setup.sh
2023.05.24.18:13:57 Info: 3 .cds.lib files in cadence/cds_libs/ directory
2023.05.24.18:13:57 Info: Generating the following file(s) for VCSMX simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_osi/sim/ directory:
2023.05.24.18:13:57 Info: synopsys/vcsmx/synopsys_sim.setup
2023.05.24.18:13:57 Info: synopsys/vcsmx/vcsmx_setup.sh
2023.05.24.18:13:57 Info: Generating the following file(s) for VCS simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_osi/sim/ directory:
2023.05.24.18:13:57 Info: synopsys/vcs/vcs_setup.sh
2023.05.24.18:13:57 Info: Generating the following file(s) for XCELIUM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_osi/sim/ directory:
2023.05.24.18:13:57 Info: xcelium/cds.lib
2023.05.24.18:13:57 Info: xcelium/hdl.var
2023.05.24.18:13:57 Info: xcelium/xcelium_setup.sh
2023.05.24.18:13:57 Info: 3 .cds.lib files in xcelium/cds_libs/ directory
2023.05.24.18:13:57 Info: Generating the following file(s) for MODELSIM simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_osi/sim/ directory:
2023.05.24.18:13:57 Info: mentor/msim_setup.tcl
2023.05.24.18:13:57 Info: Generating the following file(s) for RIVIERA simulator in /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_osi/sim/ directory:
2023.05.24.18:13:57 Info: aldec/rivierapro_setup.tcl
2023.05.24.18:13:57 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/bin_sim/conv1x1_NDRange_locmem/ip/mpsim/mpsim_osi/sim/.
2023.05.24.18:13:57 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2023.05.24.18:13:57 Info: Finished: Create Modelsim Project.
2023.05.24.18:13:58 Info: Finished: Platform Designer system generation
***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

# 
# do msim_compile.tcl
# Questa  Intel Starter FPGA Edition-64 vsim 2021.2 Simulator 2021.04 Apr 13 2021
# .
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with  -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Qsys base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# SILENCE                                           -- Set to true to suppress all informational and/or warning messages in the generated simulation script. 
# 
# FORCE_MODELSIM_AE_SELECTION                       -- Set to true to force to select Modelsim AE always.
# +incdir+. +define+COSIM_LIB -suppress 2388
# [exec] dev_com
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:04 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_osi/aoc_sim_mm_master_dpi_bfm_10/sim/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 18:14:04 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:04 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_osi/aoc_sim_mm_master_dpi_bfm_10/sim/avalon_mm_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 18:14:04 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:04 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_osi/aoc_sim_mm_master_dpi_bfm_10/sim/avalon_utilities_pkg.sv -work altera_common_sv_packages 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 18:14:04 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:04 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_oirq/aoc_sim_main_dpi_controller_10/sim/aoc_sim_main_dpi_controller.sv -work aoc_sim_main_dpi_controller_10 
# -- Compiling module aoc_sim_main_dpi_controller
# 
# Top level modules:
# 	aoc_sim_main_dpi_controller
# End time: 18:14:04 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:04 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_oirq/sim/mpsim_oirq.v -work mpsim_oirq 
# -- Compiling module mpsim_oirq
# 
# Top level modules:
# 	mpsim_oirq
# End time: 18:14:04 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:04 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mm_slave_ks_kernel_mem0/aoc_sim_mm_slave_dpi_bfm_10/sim/altera_avalon_mm_slave_bfm.sv -L altera_common_sv_packages -work aoc_sim_mm_slave_dpi_bfm_10 
# -- Compiling module altera_avalon_mm_slave_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_slave_bfm
# End time: 18:14:04 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:04 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mm_slave_ks_kernel_mem0/aoc_sim_mm_slave_dpi_bfm_10/sim/aoc_sim_mm_slave_dpi_bfm.sv -L altera_common_sv_packages -work aoc_sim_mm_slave_dpi_bfm_10 
# -- Compiling module aoc_sim_mm_slave_dpi_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# 
# Top level modules:
# 	aoc_sim_mm_slave_dpi_bfm
# End time: 18:14:04 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:04 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mm_slave_ks_kernel_mem0/sim/mm_slave_ks_kernel_mem0.v -work mm_slave_ks_kernel_mem0 
# -- Compiling module mm_slave_ks_kernel_mem0
# 
# Top level modules:
# 	mm_slave_ks_kernel_mem0
# End time: 18:14:04 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:04 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_avalon_mm_bridge_2001/sim/mpsim_ki_altera_avalon_mm_bridge_2001_k2bg7dq.v -work altera_avalon_mm_bridge_2001 
# -- Compiling module mpsim_ki_altera_avalon_mm_bridge_2001_k2bg7dq
# 
# Top level modules:
# 	mpsim_ki_altera_avalon_mm_bridge_2001_k2bg7dq
# End time: 18:14:04 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:04 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_address_span_extender_1920/sim/mpsim_ki_altera_address_span_extender_1920_nhiitjy.sv -work altera_address_span_extender_1920 
# -- Compiling module mpsim_ki_altera_address_span_extender_1920_nhiitjy
# 
# Top level modules:
# 	mpsim_ki_altera_address_span_extender_1920_nhiitjy
# End time: 18:14:04 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:04 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/sw_reset_100/sim/sw_reset.v -work sw_reset_100 
# -- Compiling module sw_reset
# 
# Top level modules:
# 	sw_reset
# End time: 18:14:04 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:04 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/global_routing_reset_100/sim/global_routing_sim_model.v -work global_routing_reset_100 
# -- Compiling module global_routing
# 
# Top level modules:
# 	global_routing
# End time: 18:14:04 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:04 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/mem_org_mode_100/sim/mem_org_mode.v -work mem_org_mode_100 
# -- Compiling module mem_org_mode
# 
# Top level modules:
# 	mem_org_mode
# End time: 18:14:04 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:04 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_irq_bridge_1920/sim/mpsim_ki_altera_irq_bridge_1920_sqfym3y.v -work altera_irq_bridge_1920 
# -- Compiling module mpsim_ki_altera_irq_bridge_1920_sqfym3y
# 
# Top level modules:
# 	mpsim_ki_altera_irq_bridge_1920_sqfym3y
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/version_id_100/sim/version_id.v -work version_id_100 
# -- Compiling module version_id
# 
# Top level modules:
# 	version_id
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_reset_controller_1921/sim/altera_reset_controller.v -work altera_reset_controller_1921 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_reset_controller_1921/sim/altera_reset_synchronizer.v -work altera_reset_controller_1921 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_master_translator_191/sim/mpsim_ki_altera_merlin_master_translator_191_g7h47bq.sv -work altera_merlin_master_translator_191 
# -- Compiling module mpsim_ki_altera_merlin_master_translator_191_g7h47bq
# 
# Top level modules:
# 	mpsim_ki_altera_merlin_master_translator_191_g7h47bq
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_slave_translator_191/sim/mpsim_ki_altera_merlin_slave_translator_191_x56fcki.sv -work altera_merlin_slave_translator_191 
# -- Compiling module mpsim_ki_altera_merlin_slave_translator_191_x56fcki
# 
# Top level modules:
# 	mpsim_ki_altera_merlin_slave_translator_191_x56fcki
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_master_agent_191/sim/mpsim_ki_altera_merlin_master_agent_191_mpbm6tq.sv -work altera_merlin_master_agent_191 
# -- Compiling module mpsim_ki_altera_merlin_master_agent_191_mpbm6tq
# 
# Top level modules:
# 	mpsim_ki_altera_merlin_master_agent_191_mpbm6tq
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_slave_agent_191/sim/mpsim_ki_altera_merlin_slave_agent_191_ncfkfri.sv -work altera_merlin_slave_agent_191 
# -- Compiling module mpsim_ki_altera_merlin_slave_agent_191_ncfkfri
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_slave_agent_191/sim/mpsim_ki_altera_merlin_slave_agent_191_ncfkfri.sv(510): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_slave_agent_191/sim/mpsim_ki_altera_merlin_slave_agent_191_ncfkfri.sv(511): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_slave_agent_191/sim/mpsim_ki_altera_merlin_slave_agent_191_ncfkfri.sv(512): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_slave_agent_191/sim/mpsim_ki_altera_merlin_slave_agent_191_ncfkfri.sv(513): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	mpsim_ki_altera_merlin_slave_agent_191_ncfkfri
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv -work altera_merlin_slave_agent_191 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_avalon_sc_fifo_1930/sim/mpsim_ki_altera_avalon_sc_fifo_1930_pqv24kq.v -work altera_avalon_sc_fifo_1930 
# -- Compiling module mpsim_ki_altera_avalon_sc_fifo_1930_pqv24kq
# 
# Top level modules:
# 	mpsim_ki_altera_avalon_sc_fifo_1930_pqv24kq
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_router_1920/sim/mpsim_ki_altera_merlin_router_1920_kinmtha.sv -work altera_merlin_router_1920 
# -- Compiling module mpsim_ki_altera_merlin_router_1920_kinmtha_default_decode
# -- Compiling module mpsim_ki_altera_merlin_router_1920_kinmtha
# 
# Top level modules:
# 	mpsim_ki_altera_merlin_router_1920_kinmtha
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_router_1920/sim/mpsim_ki_altera_merlin_router_1920_s4626oa.sv -work altera_merlin_router_1920 
# -- Compiling module mpsim_ki_altera_merlin_router_1920_s4626oa_default_decode
# -- Compiling module mpsim_ki_altera_merlin_router_1920_s4626oa
# 
# Top level modules:
# 	mpsim_ki_altera_merlin_router_1920_s4626oa
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_demultiplexer_1921/sim/mpsim_ki_altera_merlin_demultiplexer_1921_cj4cjji.sv -work altera_merlin_demultiplexer_1921 
# -- Compiling module mpsim_ki_altera_merlin_demultiplexer_1921_cj4cjji
# 
# Top level modules:
# 	mpsim_ki_altera_merlin_demultiplexer_1921_cj4cjji
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_multiplexer_1921/sim/mpsim_ki_altera_merlin_multiplexer_1921_snhb7mi.sv -work altera_merlin_multiplexer_1921 
# -- Compiling module mpsim_ki_altera_merlin_multiplexer_1921_snhb7mi
# 
# Top level modules:
# 	mpsim_ki_altera_merlin_multiplexer_1921_snhb7mi
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv -work altera_merlin_multiplexer_1921 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_multiplexer_1921/sim/mpsim_ki_altera_merlin_multiplexer_1921_plsvwjy.sv -work altera_merlin_multiplexer_1921 
# -- Compiling module mpsim_ki_altera_merlin_multiplexer_1921_plsvwjy
# 
# Top level modules:
# 	mpsim_ki_altera_merlin_multiplexer_1921_plsvwjy
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv -work altera_merlin_multiplexer_1921 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/hs_clk_xer_1931/sim/mpsim_ki_hs_clk_xer_1931_fr3kkfi.v -work hs_clk_xer_1931 
# -- Compiling module mpsim_ki_hs_clk_xer_1931_fr3kkfi
# 
# Top level modules:
# 	mpsim_ki_hs_clk_xer_1931_fr3kkfi
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/hs_clk_xer_1931/sim/altera_avalon_st_clock_crosser.v -work hs_clk_xer_1931 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/hs_clk_xer_1931/sim/altera_avalon_st_pipeline_base.v -work hs_clk_xer_1931 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/hs_clk_xer_1931/sim/altera_std_synchronizer_nocut.v -work hs_clk_xer_1931 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 18:14:05 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:05 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_mm_interconnect_1920/sim/mpsim_ki_altera_mm_interconnect_1920_wssxlcy.v -work altera_mm_interconnect_1920 
# -- Compiling module mpsim_ki_altera_mm_interconnect_1920_wssxlcy
# 
# Top level modules:
# 	mpsim_ki_altera_mm_interconnect_1920_wssxlcy
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_router_1920/sim/mpsim_ki_altera_merlin_router_1920_rbohmmi.sv -work altera_merlin_router_1920 
# -- Compiling module mpsim_ki_altera_merlin_router_1920_rbohmmi_default_decode
# -- Compiling module mpsim_ki_altera_merlin_router_1920_rbohmmi
# 
# Top level modules:
# 	mpsim_ki_altera_merlin_router_1920_rbohmmi
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_router_1920/sim/mpsim_ki_altera_merlin_router_1920_wxeu33a.sv -work altera_merlin_router_1920 
# -- Compiling module mpsim_ki_altera_merlin_router_1920_wxeu33a_default_decode
# -- Compiling module mpsim_ki_altera_merlin_router_1920_wxeu33a
# 
# Top level modules:
# 	mpsim_ki_altera_merlin_router_1920_wxeu33a
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_router_1920/sim/mpsim_ki_altera_merlin_router_1920_6jogrdq.sv -work altera_merlin_router_1920 
# -- Compiling module mpsim_ki_altera_merlin_router_1920_6jogrdq_default_decode
# -- Compiling module mpsim_ki_altera_merlin_router_1920_6jogrdq
# 
# Top level modules:
# 	mpsim_ki_altera_merlin_router_1920_6jogrdq
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_zonrf6q.v -work altera_merlin_traffic_limiter_191 
# -- Compiling module mpsim_ki_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_zonrf6q
# 
# Top level modules:
# 	mpsim_ki_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_zonrf6q
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv -work altera_merlin_traffic_limiter_191 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v -work altera_merlin_traffic_limiter_191 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv -work altera_merlin_traffic_limiter_191 
# -- Compiling module mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(581): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(672): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(673): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(674): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(675): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(676): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(677): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(682): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(684): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(687): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(688): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(714): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(716): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(717): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(718): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(719): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(720): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(725): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(727): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(730): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/mpsim/mpsim_ki/altera_merlin_traffic_limiter_191/sim/mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q.sv(731): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	mpsim_ki_altera_merlin_traffic_limiter_191_kcba44q
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_demultiplexer_1921/sim/mpsim_ki_altera_merlin_demultiplexer_1921_ipkbo7a.sv -work altera_merlin_demultiplexer_1921 
# -- Compiling module mpsim_ki_altera_merlin_demultiplexer_1921_ipkbo7a
# 
# Top level modules:
# 	mpsim_ki_altera_merlin_demultiplexer_1921_ipkbo7a
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_multiplexer_1921/sim/mpsim_ki_altera_merlin_multiplexer_1921_47os7ei.sv -work altera_merlin_multiplexer_1921 
# -- Compiling module mpsim_ki_altera_merlin_multiplexer_1921_47os7ei
# 
# Top level modules:
# 	mpsim_ki_altera_merlin_multiplexer_1921_47os7ei
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv -work altera_merlin_multiplexer_1921 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_demultiplexer_1921/sim/mpsim_ki_altera_merlin_demultiplexer_1921_2haef2a.sv -work altera_merlin_demultiplexer_1921 
# -- Compiling module mpsim_ki_altera_merlin_demultiplexer_1921_2haef2a
# 
# Top level modules:
# 	mpsim_ki_altera_merlin_demultiplexer_1921_2haef2a
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_multiplexer_1921/sim/mpsim_ki_altera_merlin_multiplexer_1921_hgj2oda.sv -work altera_merlin_multiplexer_1921 
# -- Compiling module mpsim_ki_altera_merlin_multiplexer_1921_hgj2oda
# 
# Top level modules:
# 	mpsim_ki_altera_merlin_multiplexer_1921_hgj2oda
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv -work altera_merlin_multiplexer_1921 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_width_adapter_1920/sim/mpsim_ki_altera_merlin_width_adapter_1920_owt3fga.sv -work altera_merlin_width_adapter_1920 
# -- Compiling module mpsim_ki_altera_merlin_width_adapter_1920_owt3fga
# 
# Top level modules:
# 	mpsim_ki_altera_merlin_width_adapter_1920_owt3fga
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv -work altera_merlin_width_adapter_1920 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv -work altera_merlin_width_adapter_1920 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_width_adapter_1920/sim/mpsim_ki_altera_merlin_width_adapter_1920_yiwuv6i.sv -work altera_merlin_width_adapter_1920 
# -- Compiling module mpsim_ki_altera_merlin_width_adapter_1920_yiwuv6i
# 
# Top level modules:
# 	mpsim_ki_altera_merlin_width_adapter_1920_yiwuv6i
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv -work altera_merlin_width_adapter_1920 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv -work altera_merlin_width_adapter_1920 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/altera_mm_interconnect_1920/sim/mpsim_ki_altera_mm_interconnect_1920_afgt4qi.v -work altera_mm_interconnect_1920 
# -- Compiling module mpsim_ki_altera_mm_interconnect_1920_afgt4qi
# 
# Top level modules:
# 	mpsim_ki_altera_mm_interconnect_1920_afgt4qi
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/kernel_interface_151/sim/mpsim_ki_kernel_interface_151_3vpvdiy.v -work kernel_interface_151 
# -- Compiling module mpsim_ki_kernel_interface_151_3vpvdiy
# 
# Top level modules:
# 	mpsim_ki_kernel_interface_151_3vpvdiy
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_ki/sim/mpsim_ki.v -work mpsim_ki 
# -- Compiling module mpsim_ki
# 
# Top level modules:
# 	mpsim_ki
# End time: 18:14:06 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:06 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_reset_handler.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_reset_handler
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_reset_handler.sv(258): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_reset_handler.sv(259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_reset_handler.sv(263): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_reset_handler.sv(264): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_reset_handler.sv(267): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_reset_handler.sv(268): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	acl_reset_handler
# End time: 18:14:07 on May 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:07 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_work_group_dispatcher.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_work_group_dispatcher
# 
# Top level modules:
# 	acl_work_group_dispatcher
# End time: 18:14:07 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:07 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_kernel_finish_detector.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_kernel_finish_detector
# 
# Top level modules:
# 	acl_kernel_finish_detector
# End time: 18:14:07 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:07 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_multistage_accumulator.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_multistage_accumulator
# 
# Top level modules:
# 	acl_multistage_accumulator
# End time: 18:14:07 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:07 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_std_synchronizer_nocut.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_std_synchronizer_nocut
# 
# Top level modules:
# 	acl_std_synchronizer_nocut
# End time: 18:14:07 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:07 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_fanout_pipeline.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_fanout_pipeline
# 
# Top level modules:
# 	acl_fanout_pipeline
# End time: 18:14:07 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:07 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_ecc_pkg.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling package acl_ecc_pkg
# 
# Top level modules:
# 	--none--
# End time: 18:14:07 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:07 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_id_iterator.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_id_iterator
# 
# Top level modules:
# 	acl_id_iterator
# End time: 18:14:07 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:07 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_work_item_iterator.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_work_item_iterator
# 
# Top level modules:
# 	acl_work_item_iterator
# End time: 18:14:07 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:07 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_multistage_adder.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_multistage_adder
# 
# Top level modules:
# 	acl_multistage_adder
# End time: 18:14:07 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:07 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_shift_register.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_shift_register
# 
# Top level modules:
# 	acl_shift_register
# End time: 18:14:07 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:07 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_fifo.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_fifo
# 
# Top level modules:
# 	acl_fifo
# End time: 18:14:07 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:07 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_fifo_stall_valid_lookahead.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_fifo_stall_valid_lookahead
# 
# Top level modules:
# 	acl_fifo_stall_valid_lookahead
# End time: 18:14:07 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:07 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_scfifo_wrapped.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_scfifo_wrapped
# -- Importing package acl_ecc_pkg
# 
# Top level modules:
# 	acl_scfifo_wrapped
# End time: 18:14:08 on May 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:08 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_ecc_encoder.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_ecc_encoder
# -- Importing package acl_ecc_pkg
# -- Compiling module secded_encoder
# 
# Top level modules:
# 	acl_ecc_encoder
# End time: 18:14:08 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:08 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_ecc_decoder.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_ecc_decoder
# -- Importing package acl_ecc_pkg
# -- Compiling module secded_decoder
# 
# Top level modules:
# 	acl_ecc_decoder
# End time: 18:14:08 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:08 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv1x1_NDRange_locmem_sys
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(227): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(228): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(229): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(230): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(231): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module conv2d1x1_std_ic_partition_wrapper
# -- Compiling module conv2d1x1_top_wrapper_0
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(708): (vlog-13314) Defaulting port 'global_offset' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(712): (vlog-13314) Defaulting port 'global_id' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(713): (vlog-13314) Defaulting port 'local_id' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(714): (vlog-13314) Defaulting port 'group_id' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(715): (vlog-13314) Defaulting port 'global_size' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(716): (vlog-13314) Defaulting port 'local_size' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(717): (vlog-13314) Defaulting port 'num_groups' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module conv1x1_NDRange_locmem_sys_ic_6123100207053061452
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(1334): (vlog-13314) Defaulting port 'm_arb_request' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(1335): (vlog-13314) Defaulting port 'm_arb_enable' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(1336): (vlog-13314) Defaulting port 'm_arb_read' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(1337): (vlog-13314) Defaulting port 'm_arb_write' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(1338): (vlog-13314) Defaulting port 'm_arb_burstcount' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(1339): (vlog-13314) Defaulting port 'm_arb_address' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(1340): (vlog-13314) Defaulting port 'm_arb_writedata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(1341): (vlog-13314) Defaulting port 'm_arb_byteenable' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module conv1x1_NDRange_locmem_sys_ic_3706438083397162547
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(1529): (vlog-13314) Defaulting port 'm_arb_request' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(1530): (vlog-13314) Defaulting port 'm_arb_enable' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(1531): (vlog-13314) Defaulting port 'm_arb_read' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(1532): (vlog-13314) Defaulting port 'm_arb_write' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(1533): (vlog-13314) Defaulting port 'm_arb_burstcount' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(1534): (vlog-13314) Defaulting port 'm_arb_address' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(1535): (vlog-13314) Defaulting port 'm_arb_writedata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv1x1_NDRange_locmem_sys.v(1536): (vlog-13314) Defaulting port 'm_arb_byteenable' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module cra_ring_wrapper
# 
# Top level modules:
# 	conv1x1_NDRange_locmem_sys
# End time: 18:14:08 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 28
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:08 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/dspba_library_ver.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module dspba_delay_ver
# -- Compiling module dspba_sync_reg_ver
# -- Compiling module dspba_pipe
# -- Compiling module dspba_dcfifo_mixed_widths
# 
# Top level modules:
# 	dspba_delay_ver
# 	dspba_sync_reg_ver
# 	dspba_pipe
# 	dspba_dcfifo_mixed_widths
# End time: 18:14:08 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:08 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_data_fifo.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_data_fifo
# 
# Top level modules:
# 	--none--
# End time: 18:14:08 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:08 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_altera_syncram_wrapped.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_altera_syncram_wrapped
# -- Importing package acl_ecc_pkg
# 
# Top level modules:
# 	acl_altera_syncram_wrapped
# End time: 18:14:08 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:08 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_ll_fifo.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_ll_fifo
# 
# Top level modules:
# 	acl_ll_fifo
# End time: 18:14:08 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:08 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_ll_ram_fifo.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_ll_ram_fifo
# 
# Top level modules:
# 	acl_ll_ram_fifo
# End time: 18:14:08 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:08 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_valid_fifo_counter.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_valid_fifo_counter
# 
# Top level modules:
# 	acl_valid_fifo_counter
# End time: 18:14:08 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:08 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_dspba_valid_fifo_counter.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_dspba_valid_fifo_counter
# 
# Top level modules:
# 	acl_dspba_valid_fifo_counter
# End time: 18:14:08 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:08 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_staging_reg.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_staging_reg
# 
# Top level modules:
# 	acl_staging_reg
# End time: 18:14:08 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:08 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_fifo.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_fifo
# 
# Top level modules:
# 	--none--
# End time: 18:14:08 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:08 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_mid_speed_fifo.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_mid_speed_fifo
# 
# Top level modules:
# 	acl_mid_speed_fifo
# End time: 18:14:08 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:08 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_latency_one_ram_fifo.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_latency_one_ram_fifo
# 
# Top level modules:
# 	acl_latency_one_ram_fifo
# End time: 18:14:08 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:08 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_latency_zero_ram_fifo.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_latency_zero_ram_fifo
# 
# Top level modules:
# 	acl_latency_zero_ram_fifo
# End time: 18:14:08 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:08 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_fifo_zero_width.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_fifo_zero_width
# 
# Top level modules:
# 	hld_fifo_zero_width
# End time: 18:14:08 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:08 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_high_speed_fifo.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_high_speed_fifo
# -- Compiling module scfifo_to_acl_high_speed_fifo
# 
# Top level modules:
# 	scfifo_to_acl_high_speed_fifo
# End time: 18:14:08 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:08 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_low_latency_fifo
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(418): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(419): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(419): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(420): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(423): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(426): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(492): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(493): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(494): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(549): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(613): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(615): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(688): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(689): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(690): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(691): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(736): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(761): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(762): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(763): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(786): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(787): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(788): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(851): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(852): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(853): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(879): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(880): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(881): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_low_latency_fifo.sv(882): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	acl_low_latency_fifo
# End time: 18:14:08 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 33
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:09 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_zero_latency_fifo.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_zero_latency_fifo
# 
# Top level modules:
# 	acl_zero_latency_fifo
# End time: 18:14:09 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:09 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_tessellated_incr_decr_threshold.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_tessellated_incr_decr_threshold
# 
# Top level modules:
# 	acl_tessellated_incr_decr_threshold
# End time: 18:14:09 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:09 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_tessellated_incr_lookahead.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_tessellated_incr_lookahead
# 
# Top level modules:
# 	acl_tessellated_incr_lookahead
# End time: 18:14:09 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:09 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_lfsr.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_lfsr
# -- Compiling module galois_lfsr
# -- Compiling module fibonacci_lfsr
# 
# Top level modules:
# 	acl_lfsr
# End time: 18:14:09 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:09 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_mlab_fifo.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_mlab_fifo
# 
# Top level modules:
# 	acl_mlab_fifo
# End time: 18:14:09 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:09 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_parameter_assert.svh -work conv1x1_NDRange_locmem_sys_140 
# End time: 18:14:09 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:09 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_work_group_limiter.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_work_group_limiter
# 
# Top level modules:
# 	acl_work_group_limiter
# End time: 18:14:09 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:09 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_work_group_limiter_dspba.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_work_group_limiter_dspba
# 
# Top level modules:
# 	acl_work_group_limiter_dspba
# End time: 18:14:09 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:09 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_dspba_buffer.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_dspba_buffer
# 
# Top level modules:
# 	acl_dspba_buffer
# End time: 18:14:09 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:09 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_full_detector.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_full_detector
# 
# Top level modules:
# 	acl_full_detector
# End time: 18:14:09 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:09 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_tessellated_incr_decr_decr.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_tessellated_incr_decr_decr
# -- Compiling module acl_tessellated_incr_decr
# 
# Top level modules:
# 	acl_tessellated_incr_decr_decr
# End time: 18:14:09 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:09 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_top.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_top
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_top.v(492): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_top.v(493): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_top.v(494): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_top.v(495): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_top.v(522): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	lsu_top
# End time: 18:14:09 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:09 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_permute_address.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_permute_address
# 
# Top level modules:
# 	lsu_permute_address
# End time: 18:14:09 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:09 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_pipelined.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_pipelined_read
# -- Compiling module lsu_pipelined_write
# 
# Top level modules:
# 	lsu_pipelined_read
# 	lsu_pipelined_write
# End time: 18:14:09 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:09 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_enabled.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_enabled_read
# -- Compiling module lsu_enabled_write
# 
# Top level modules:
# 	lsu_enabled_read
# 	lsu_enabled_write
# End time: 18:14:09 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:09 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_basic_coalescer.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_basic_coalesced_read
# -- Compiling module lsu_basic_coalesced_write
# -- Compiling module lookahead_fifo
# -- Compiling module basic_coalescer
# 
# Top level modules:
# 	lsu_basic_coalesced_read
# 	lsu_basic_coalesced_write
# End time: 18:14:09 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:09 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_simple.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_simple_read
# -- Compiling module lsu_simple_write
# 
# Top level modules:
# 	lsu_simple_read
# 	lsu_simple_write
# End time: 18:14:09 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:09 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_streaming.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_streaming_read
# -- Compiling module lsu_streaming_write
# 
# Top level modules:
# 	lsu_streaming_read
# 	lsu_streaming_write
# End time: 18:14:09 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:09 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_burst_master.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_burst_read_master
# 
# Top level modules:
# 	lsu_burst_read_master
# End time: 18:14:09 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_bursting_load_stores.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_bursting_read
# -- Compiling module acl_io_pipeline
# -- Compiling module lsu_bursting_pipelined_read
# -- Compiling module acl_stall_free_coalescer
# -- Compiling module lsu_bursting_write
# -- Compiling module lsu_bursting_write_internal
# -- Compiling module bursting_coalescer
# 
# Top level modules:
# 	lsu_bursting_read
# 	lsu_bursting_write
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_non_aligned_write.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_non_aligned_write
# -- Compiling module lsu_non_aligned_write_internal
# 
# Top level modules:
# 	lsu_non_aligned_write
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_read_cache.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_read_cache
# 
# Top level modules:
# 	lsu_read_cache
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_atomic.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_atomic_pipelined
# 
# Top level modules:
# 	lsu_atomic_pipelined
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_prefetch_block.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_prefetch_block
# 
# Top level modules:
# 	lsu_prefetch_block
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_wide_wrapper.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_wide_wrapper
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_wide_wrapper.v(367): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_wide_wrapper.v(466): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_wide_wrapper.v(467): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	lsu_wide_wrapper
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_streaming_prefetch.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_streaming_prefetch_read
# -- Compiling module lsu_streaming_prefetch_fifo
# -- Compiling module lsu_streaming_prefetch_avalon_burst_master
# 
# Top level modules:
# 	lsu_streaming_prefetch_read
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_aligned_burst_coalesced_lsu.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_aligned_burst_coalesced_lsu
# -- Compiling module avalon_interface
# -- Compiling module valid_generator
# -- Compiling module acl_lsu_buffers
# -- Compiling module acl_burst_coalescer
# -- Compiling module acl_registered_comparison
# 
# Top level modules:
# 	acl_aligned_burst_coalesced_lsu
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_toggle_detect.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_toggle_detect
# 
# Top level modules:
# 	acl_toggle_detect
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_debug_mem.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_debug_mem
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_debug_mem.v(38): (vlog-13314) Defaulting port 'data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	acl_debug_mem
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_burst_coalesced_pipelined_write.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_burst_coalesced_pipelined_write
# 
# Top level modules:
# 	lsu_burst_coalesced_pipelined_write
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_burst_coalesced_pipelined_read.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_burst_coalesced_pipelined_read
# 
# Top level modules:
# 	lsu_burst_coalesced_pipelined_read
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_global_load_store.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_global_load_store
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_global_load_store.sv(799): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_global_load_store.sv(799): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_global_load_store.sv(800): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	hld_global_load_store
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_lsu
# 
# Top level modules:
# 	hld_lsu
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_burst_coalescer.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_lsu_burst_coalescer
# 
# Top level modules:
# 	hld_lsu_burst_coalescer
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_coalescer_dynamic_timeout.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_lsu_coalescer_dynamic_timeout
# 
# Top level modules:
# 	hld_lsu_coalescer_dynamic_timeout
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_data_aligner.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_lsu_data_aligner
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_data_aligner.sv(76): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_data_aligner.sv(77): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_data_aligner.sv(90): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_data_aligner.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_data_aligner.sv(91): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_data_aligner.sv(92): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_data_aligner.sv(98): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_data_aligner.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_data_aligner.sv(99): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_data_aligner.sv(100): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	hld_lsu_data_aligner
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_read_cache.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_lsu_read_cache
# -- Compiling module hld_lsu_read_cache_simple_dual_port_ram
# 
# Top level modules:
# 	hld_lsu_read_cache
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_read_data_alignment.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_lsu_read_data_alignment
# 
# Top level modules:
# 	hld_lsu_read_data_alignment
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_unaligned_controller.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_lsu_unaligned_controller
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_unaligned_controller.sv(143): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_unaligned_controller.sv(144): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_unaligned_controller.sv(149): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_unaligned_controller.sv(150): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_unaligned_controller.sv(151): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	hld_lsu_unaligned_controller
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_word_coalescer.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_lsu_word_coalescer
# 
# Top level modules:
# 	hld_lsu_word_coalescer
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_write_data_alignment.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_lsu_write_data_alignment
# 
# Top level modules:
# 	hld_lsu_write_data_alignment
# End time: 18:14:10 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:10 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_lsu_write_kernel_downstream.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_lsu_write_kernel_downstream
# 
# Top level modules:
# 	hld_lsu_write_kernel_downstream
# End time: 18:14:11 on May 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:11 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_shift_register_no_reset.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_shift_register_no_reset
# 
# Top level modules:
# 	acl_shift_register_no_reset
# End time: 18:14:11 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:11 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_loop_profiler.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_loop_profiler
# 
# Top level modules:
# 	hld_loop_profiler
# End time: 18:14:11 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:11 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_sim_latency_tracker.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_sim_latency_tracker
# 
# Top level modules:
# 	hld_sim_latency_tracker
# End time: 18:14:11 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:11 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_loop_limiter.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_loop_limiter
# 
# Top level modules:
# 	acl_loop_limiter
# End time: 18:14:11 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:11 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_clock2x_holder.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_clock2x_holder
# 
# Top level modules:
# 	acl_clock2x_holder
# End time: 18:14:11 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:11 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_embedded_workgroup_issuer_dspba.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_embedded_workgroup_issuer_dspba
# 
# Top level modules:
# 	acl_embedded_workgroup_issuer_dspba
# End time: 18:14:11 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:11 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_embedded_workgroup_issuer.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_embedded_workgroup_issuer
# 
# Top level modules:
# 	acl_embedded_workgroup_issuer
# End time: 18:14:11 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:11 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_embedded_workgroup_issuer_complex.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_embedded_workgroup_issuer_complex
# 
# Top level modules:
# 	acl_embedded_workgroup_issuer_complex
# End time: 18:14:11 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:11 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_embedded_workgroup_issuer_fifo.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_embedded_workgroup_issuer_fifo
# 
# Top level modules:
# 	acl_embedded_workgroup_issuer_fifo
# End time: 18:14:11 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:11 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_function_wrapper.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_function_wrapper
# 
# Top level modules:
# 	conv2d1x1_function_wrapper
# End time: 18:14:11 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:11 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_function.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_function
# 
# Top level modules:
# 	conv2d1x1_function
# End time: 18:14:11 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:11 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_bb_B0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_bb_B0
# 
# Top level modules:
# 	conv2d1x1_bb_B0
# End time: 18:14:11 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:11 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_bb_B0_stall_region.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_bb_B0_stall_region
# 
# Top level modules:
# 	conv2d1x1_bb_B0_stall_region
# End time: 18:14:11 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:11 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_mem_unnamed_0_conv2d1x10.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_mem_unnamed_0_conv2d1x10
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_mem_unnamed_0_conv2d1x10
# End time: 18:14:11 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:11 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_readdata_reg_unnamed_0_conv2d1x10.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_readdata_reg_unnamed_0_conv2d1x10
# 
# Top level modules:
# 	conv2d1x1_readdata_reg_unnamed_0_conv2d1x10
# End time: 18:14:11 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:11 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_wg_limiter_enter_l_grpid_0_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_wg_limiter_enter_l_grpid_0_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_wg_limiter_enter_l_grpid_0_0
# End time: 18:14:11 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:11 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_B0_merge_reg.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_B0_merge_reg
# 
# Top level modules:
# 	conv2d1x1_B0_merge_reg
# End time: 18:14:11 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:11 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_sfc_s_c0_in_entry_s_c0_enter_conv2d1x12.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_sfc_s_c0_in_entry_s_c0_enter_conv2d1x12
# 
# Top level modules:
# 	conv2d1x1_i_sfc_s_c0_in_entry_s_c0_enter_conv2d1x12
# End time: 18:14:11 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:11 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_conv2d1x10.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_conv2d1x10
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_conv2d1x10
# End time: 18:14:11 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:11 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00002d1x11_full_detector.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00002d1x11_full_detector
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00002d1x11_full_detector
# End time: 18:14:12 on May 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:12 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000conv2d1x11_data_fifo.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000conv2d1x11_data_fifo
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000conv2d1x11_data_fifo
# End time: 18:14:12 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:12 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_sfc_logic_s_c0_in_entry_s_c0_enter_conv2d1x10.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_sfc_logic_s_c0_in_entry_s_c0_enter_conv2d1x10
# 
# Top level modules:
# 	conv2d1x1_i_sfc_logic_s_c0_in_entry_s_c0_enter_conv2d1x10
# End time: 18:14:12 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:12 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer1_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer1_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer1_0
# End time: 18:14:12 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:12 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000annels_sync_buffer_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000annels_sync_buffer_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000annels_sync_buffer_0
# End time: 18:14:12 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:12 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer3_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer3_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer3_0
# End time: 18:14:12 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:12 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer_0
# End time: 18:14:12 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:12 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000r_bias_sync_buffer_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000r_bias_sync_buffer_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000r_bias_sync_buffer_0
# End time: 18:14:12 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:12 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000put_im_sync_buffer_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000put_im_sync_buffer_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000put_im_sync_buffer_0
# End time: 18:14:12 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:12 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sync_buffer_p1024v0000weight_sync_buffer_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sync_buffer_p1024v0000weight_sync_buffer_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sync_buffer_p1024v0000weight_sync_buffer_0
# End time: 18:14:12 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:12 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_B0_branch.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_B0_branch
# 
# Top level modules:
# 	conv2d1x1_B0_branch
# End time: 18:14:12 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:12 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_B0_merge.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_B0_merge
# 
# Top level modules:
# 	conv2d1x1_B0_merge
# End time: 18:14:12 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:12 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_bb_B1.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_bb_B1
# 
# Top level modules:
# 	conv2d1x1_bb_B1
# End time: 18:14:12 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:12 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_bb_B1_stall_region.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_bb_B1_stall_region
# 
# Top level modules:
# 	conv2d1x1_bb_B1_stall_region
# End time: 18:14:12 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:12 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_wg_limiter_exit_unnamed_2_conv2d1x10.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_wg_limiter_exit_unnamed_2_conv2d1x10
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_wg_limiter_exit_unnamed_2_conv2d1x10
# End time: 18:14:13 on May 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:13 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_wgl_exit_storage.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_wgl_exit_storage
# 
# Top level modules:
# 	conv2d1x1_wgl_exit_storage
# End time: 18:14:13 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:13 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_B1_branch.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_B1_branch
# 
# Top level modules:
# 	conv2d1x1_B1_branch
# End time: 18:14:13 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:13 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_B1_merge.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_B1_merge
# 
# Top level modules:
# 	conv2d1x1_B1_merge
# End time: 18:14:13 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:13 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_bb_B2.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_bb_B2
# 
# Top level modules:
# 	conv2d1x1_bb_B2
# End time: 18:14:13 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:13 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_bb_B2_stall_region.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_bb_B2_stall_region
# 
# Top level modules:
# 	conv2d1x1_bb_B2_stall_region
# End time: 18:14:13 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:13 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_B2_merge_reg.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_B2_merge_reg
# 
# Top level modules:
# 	conv2d1x1_B2_merge_reg
# End time: 18:14:13 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:13 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_sfc_s_c0_in_for_body_s_c0_enter4437_conv2d1x11.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_sfc_s_c0_in_for_body_s_c0_enter4437_conv2d1x11
# 
# Top level modules:
# 	conv2d1x1_i_sfc_s_c0_in_for_body_s_c0_enter4437_conv2d1x11
# End time: 18:14:13 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:13 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit48_conv2d1x10.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit48_conv2d1x10
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit48_conv2d1x10
# End time: 18:14:13 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:13 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00012d1x11_full_detector.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00012d1x11_full_detector
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00012d1x11_full_detector
# End time: 18:14:13 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:13 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0001conv2d1x11_data_fifo.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0001conv2d1x11_data_fifo
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0001conv2d1x11_data_fifo
# End time: 18:14:13 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:13 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_sfc_logic_s_c0_in_for_body_s_c0_enter4437_conv2d1x10.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_sfc_logic_s_c0_in_for_body_s_c0_enter4437_conv2d1x10
# 
# Top level modules:
# 	conv2d1x1_i_sfc_logic_s_c0_in_for_body_s_c0_enter4437_conv2d1x10
# End time: 18:14:13 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:13 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer4_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer4_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer4_0
# End time: 18:14:13 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:13 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_B2_branch.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_B2_branch
# 
# Top level modules:
# 	conv2d1x1_B2_branch
# End time: 18:14:13 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:13 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_B2_merge.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_B2_merge
# 
# Top level modules:
# 	conv2d1x1_B2_merge
# End time: 18:14:13 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:13 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_bb_B3.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_bb_B3
# 
# Top level modules:
# 	conv2d1x1_bb_B3
# End time: 18:14:13 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:13 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_bb_B3_stall_region.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_bb_B3_stall_region
# 
# Top level modules:
# 	conv2d1x1_bb_B3_stall_region
# End time: 18:14:13 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:13 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_mem_lm18_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_mem_lm18_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_mem_lm18_0
# End time: 18:14:13 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:13 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_readdata_reg_lm18_2.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_readdata_reg_lm18_2
# 
# Top level modules:
# 	conv2d1x1_readdata_reg_lm18_2
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_mem_lm20_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_mem_lm20_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_mem_lm20_0
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_readdata_reg_lm20_3.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_readdata_reg_lm20_3
# 
# Top level modules:
# 	conv2d1x1_readdata_reg_lm20_3
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_mem_lm22_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_mem_lm22_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_mem_lm22_0
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_readdata_reg_lm22_4.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_readdata_reg_lm22_4
# 
# Top level modules:
# 	conv2d1x1_readdata_reg_lm22_4
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_mem_lm_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_mem_lm_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_mem_lm_0
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_readdata_reg_lm_1.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_readdata_reg_lm_1
# 
# Top level modules:
# 	conv2d1x1_readdata_reg_lm_1
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_B3_merge_reg.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_B3_merge_reg
# 
# Top level modules:
# 	conv2d1x1_B3_merge_reg
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_mem_lm31_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_mem_lm31_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_mem_lm31_0
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_readdata_reg_lm31_5.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_readdata_reg_lm31_5
# 
# Top level modules:
# 	conv2d1x1_readdata_reg_lm31_5
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_sfc_s_c0_in_for_body13_s_c0_enter5238_conv2d1x13.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_sfc_s_c0_in_for_body13_s_c0_enter5238_conv2d1x13
# 
# Top level modules:
# 	conv2d1x1_i_sfc_s_c0_in_for_body13_s_c0_enter5238_conv2d1x13
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit61_conv2d1x10.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit61_conv2d1x10
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit61_conv2d1x10
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00022d1x11_full_detector.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00022d1x11_full_detector
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00022d1x11_full_detector
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0002conv2d1x11_data_fifo.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0002conv2d1x11_data_fifo
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0002conv2d1x11_data_fifo
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_sfc_logic_s_c0_in_for_body130000enter5238_conv2d1x10.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_sfc_logic_s_c0_in_for_body130000enter5238_conv2d1x10
# 
# Top level modules:
# 	conv2d1x1_i_sfc_logic_s_c0_in_for_body130000enter5238_conv2d1x10
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer2_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer2_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sync_buffer_i32_in0000nnels_sync_buffer2_0
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer6_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer6_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer6_0
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer7_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer7_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer7_0
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer8_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer8_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0000ut_im_sync_buffer8_0
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0001put_im_sync_buffer_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0001put_im_sync_buffer_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sync_buffer_p1024f0001put_im_sync_buffer_0
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_sfc_s_c1_in_for_body13_s_c1_enter_conv2d1x112.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_sfc_s_c1_in_for_body13_s_c1_enter_conv2d1x112
# 
# Top level modules:
# 	conv2d1x1_i_sfc_s_c1_in_for_body13_s_c1_enter_conv2d1x112
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_conv2d1x10.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_conv2d1x10
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_conv2d1x10
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_00002d1x11_full_detector.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_00002d1x11_full_detector
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_00002d1x11_full_detector
# End time: 18:14:14 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:14 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_0000conv2d1x11_data_fifo.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_0000conv2d1x11_data_fifo
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sfc_exit_s_c1_out_0000conv2d1x11_data_fifo
# End time: 18:14:15 on May 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:15 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_sfc_logic_s_c1_in_for_body13_s_c1_enter_conv2d1x10.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_sfc_logic_s_c1_in_for_body13_s_c1_enter_conv2d1x10
# 
# Top level modules:
# 	conv2d1x1_i_sfc_logic_s_c1_in_for_body13_s_c1_enter_conv2d1x10
# End time: 18:14:15 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:15 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_flt_i_sfc_logic_s_c1_in_for_bo00003a0054c2a6344c246w65.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_flt_i_sfc_logic_s_c1_in_for_bo00003a0054c2a6344c246w65
# 
# Top level modules:
# 	conv2d1x1_flt_i_sfc_logic_s_c1_in_for_bo00003a0054c2a6344c246w65
# End time: 18:14:15 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:15 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_flt_i_llvm_fpga_dot_product_f30000q0cp0jv24cp06c00qfzo.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_flt_i_llvm_fpga_dot_product_f30000q0cp0jv24cp06c00qfzo
# 
# Top level modules:
# 	conv2d1x1_flt_i_llvm_fpga_dot_product_f30000q0cp0jv24cp06c00qfzo
# End time: 18:14:15 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:15 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_flt_i_llvm_fpga_dot_product_f30001q0cp0jv24cp06c00qfzo.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_flt_i_llvm_fpga_dot_product_f30001q0cp0jv24cp06c00qfzo
# 
# Top level modules:
# 	conv2d1x1_flt_i_llvm_fpga_dot_product_f30001q0cp0jv24cp06c00qfzo
# End time: 18:14:15 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:15 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_mem_lm28179_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_mem_lm28179_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_mem_lm28179_0
# End time: 18:14:15 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:15 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_mem_memdep_78_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_mem_memdep_78_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_mem_memdep_78_0
# End time: 18:14:15 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:15 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_B3_branch.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_B3_branch
# 
# Top level modules:
# 	conv2d1x1_B3_branch
# End time: 18:14:15 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:15 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_B3_merge.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_B3_merge
# 
# Top level modules:
# 	conv2d1x1_B3_merge
# End time: 18:14:15 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:15 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_bb_B4.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_bb_B4
# 
# Top level modules:
# 	conv2d1x1_bb_B4
# End time: 18:14:15 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:15 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_bb_B4_stall_region.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_bb_B4_stall_region
# 
# Top level modules:
# 	conv2d1x1_bb_B4_stall_region
# End time: 18:14:15 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:15 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_mem_unnamed_7_conv2d1x10.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_mem_unnamed_7_conv2d1x10
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_mem_unnamed_7_conv2d1x10
# End time: 18:14:15 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:15 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer5_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer5_0
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sync_buffer_i32_input_size_sync_buffer5_0
# End time: 18:14:15 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:15 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_sfc_s_c0_in_for_cond_cleanup00000_enter71_conv2d1x16.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_sfc_s_c0_in_for_cond_cleanup00000_enter71_conv2d1x16
# 
# Top level modules:
# 	conv2d1x1_i_sfc_s_c0_in_for_cond_cleanup00000_enter71_conv2d1x16
# End time: 18:14:15 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:15 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit76_conv2d1x10.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit76_conv2d1x10
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit76_conv2d1x10
# End time: 18:14:15 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:15 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00032d1x11_full_detector.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00032d1x11_full_detector
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_00032d1x11_full_detector
# End time: 18:14:15 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:15 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0003conv2d1x11_data_fifo.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0003conv2d1x11_data_fifo
# 
# Top level modules:
# 	conv2d1x1_i_llvm_fpga_sfc_exit_s_c0_out_0003conv2d1x11_data_fifo
# End time: 18:14:15 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:15 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_i_sfc_logic_s_c0_in_for_cond_c00000_enter71_conv2d1x10.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_i_sfc_logic_s_c0_in_for_cond_c00000_enter71_conv2d1x10
# 
# Top level modules:
# 	conv2d1x1_i_sfc_logic_s_c0_in_for_cond_c00000_enter71_conv2d1x10
# End time: 18:14:15 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:15 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_B4_branch.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_B4_branch
# 
# Top level modules:
# 	conv2d1x1_B4_branch
# End time: 18:14:16 on May 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:16 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_B4_merge.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_B4_merge
# 
# Top level modules:
# 	conv2d1x1_B4_merge
# End time: 18:14:16 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:16 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_loop_limiter_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_loop_limiter_0
# 
# Top level modules:
# 	conv2d1x1_loop_limiter_0
# End time: 18:14:16 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:16 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_loop_limiter_1.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_loop_limiter_1
# 
# Top level modules:
# 	conv2d1x1_loop_limiter_1
# End time: 18:14:16 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:16 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_bb_B1_sr_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_bb_B1_sr_0
# 
# Top level modules:
# 	conv2d1x1_bb_B1_sr_0
# End time: 18:14:16 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:16 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_bb_B2_sr_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_bb_B2_sr_0
# 
# Top level modules:
# 	conv2d1x1_bb_B2_sr_0
# End time: 18:14:16 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:16 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_bb_B2_sr_1.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_bb_B2_sr_1
# 
# Top level modules:
# 	conv2d1x1_bb_B2_sr_1
# End time: 18:14:16 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:16 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_bb_B3_sr_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_bb_B3_sr_0
# 
# Top level modules:
# 	conv2d1x1_bb_B3_sr_0
# End time: 18:14:16 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:16 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_bb_B3_sr_1.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_bb_B3_sr_1
# 
# Top level modules:
# 	conv2d1x1_bb_B3_sr_1
# End time: 18:14:16 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:16 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_bb_B4_sr_0.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_bb_B4_sr_0
# 
# Top level modules:
# 	conv2d1x1_bb_B4_sr_0
# End time: 18:14:16 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:16 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/conv2d1x1_function_cra_slave.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module conv2d1x1_function_cra_slave
# 
# Top level modules:
# 	conv2d1x1_function_cra_slave
# End time: 18:14:16 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:16 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_avm_to_ic.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_avm_to_ic
# 
# Top level modules:
# 	acl_avm_to_ic
# End time: 18:14:16 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:16 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_mem1x.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_mem1x
# 
# Top level modules:
# 	acl_mem1x
# End time: 18:14:16 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:16 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_ram
# 
# Top level modules:
# 	hld_ram
# End time: 18:14:16 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:16 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_ecc.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_ram_ecc
# -- Importing package acl_ecc_pkg
# -- Compiling module hld_ram_ecc_pulse_stretch_and_sticky
# 
# Top level modules:
# 	hld_ram_ecc
# End time: 18:14:16 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:16 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_tall_depth_stitch.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_ram_tall_depth_stitch
# 
# Top level modules:
# 	hld_ram_tall_depth_stitch
# End time: 18:14:16 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:16 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_remaining_width.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_ram_remaining_width
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_remaining_width.sv(190): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_remaining_width.sv(190): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_remaining_width.sv(191): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_remaining_width.sv(192): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_remaining_width.sv(193): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_remaining_width.sv(194): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	hld_ram_remaining_width
# End time: 18:14:16 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:16 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_bits_per_enable.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_ram_bits_per_enable
# 
# Top level modules:
# 	hld_ram_bits_per_enable
# End time: 18:14:16 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:16 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_generic_two_way_depth_stitch.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_ram_generic_two_way_depth_stitch
# 
# Top level modules:
# 	hld_ram_generic_two_way_depth_stitch
# End time: 18:14:16 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:16 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_generic_three_way_depth_stitch.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_ram_generic_three_way_depth_stitch
# 
# Top level modules:
# 	hld_ram_generic_three_way_depth_stitch
# End time: 18:14:16 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:16 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_short_depth_stitch.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_ram_short_depth_stitch
# 
# Top level modules:
# 	hld_ram_short_depth_stitch
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_bottom_width_stitch.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_ram_bottom_width_stitch
# 
# Top level modules:
# 	hld_ram_bottom_width_stitch
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_bottom_depth_stitch.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_ram_bottom_depth_stitch
# 
# Top level modules:
# 	hld_ram_bottom_depth_stitch
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_lower.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_ram_lower
# 
# Top level modules:
# 	hld_ram_lower
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_lower_mlab_simple_dual_port.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_ram_lower_mlab_simple_dual_port
# 
# Top level modules:
# 	hld_ram_lower_mlab_simple_dual_port
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_lower_m20k_simple_dual_port.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_ram_lower_m20k_simple_dual_port
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_lower_m20k_simple_dual_port.sv(205): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_lower_m20k_simple_dual_port.sv(205): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_lower_m20k_simple_dual_port.sv(206): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	hld_ram_lower_m20k_simple_dual_port
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_lower_m20k_true_dual_port.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module hld_ram_lower_m20k_true_dual_port
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_lower_m20k_true_dual_port.sv(304): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_lower_m20k_true_dual_port.sv(304): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_lower_m20k_true_dual_port.sv(305): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/hld_ram_lower_m20k_true_dual_port.sv(306): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	hld_ram_lower_m20k_true_dual_port
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_ic_local_mem_router.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_ic_local_mem_router
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_ic_local_mem_router.v(64): (vlog-13314) Defaulting port 'b_arb_stall' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_ic_local_mem_router.v(66): (vlog-13314) Defaulting port 'b_wrp_ack' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_ic_local_mem_router.v(68): (vlog-13314) Defaulting port 'b_rrp_datavalid' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_ic_local_mem_router.v(69): (vlog-13314) Defaulting port 'b_rrp_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	acl_ic_local_mem_router
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_ic_master_endpoint.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_ic_master_endpoint
# 
# Top level modules:
# 	acl_ic_master_endpoint
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_arb_intf.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling interface acl_arb_data
# -- Compiling interface acl_arb_intf
# 
# Top level modules:
# 	--none--
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_ic_intf.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling interface acl_ic_wrp_intf
# -- Compiling interface acl_ic_rrp_intf
# -- Compiling interface acl_ic_master_intf
# 
# Top level modules:
# 	--none--
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_ic_slave_endpoint.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_ic_slave_endpoint
# 
# Top level modules:
# 	acl_ic_slave_endpoint
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_ic_slave_rrp.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_ic_slave_rrp
# 
# Top level modules:
# 	acl_ic_slave_rrp
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_ic_slave_wrp.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_ic_slave_wrp
# 
# Top level modules:
# 	acl_ic_slave_wrp
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_start_signal_chain_element.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_start_signal_chain_element
# 
# Top level modules:
# 	acl_start_signal_chain_element
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_ic_top.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_ic_top
# -- Compiling module debug_io_cnt
# -- Compiling module address_permuter
# 
# Top level modules:
# 	lsu_ic_top
# 	debug_io_cnt
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_ic_hybrid.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_ic_hybrid
# 
# Top level modules:
# 	lsu_ic_hybrid
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_ic_token.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_ic_token
# 
# Top level modules:
# 	lsu_ic_token
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_ic_unbalance.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_ic_unbalance
# 
# Top level modules:
# 	lsu_ic_unbalance
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_n_fast.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_n_fast
# 
# Top level modules:
# 	lsu_n_fast
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_n_token.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_n_token
# 
# Top level modules:
# 	lsu_n_token
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_rd_back.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_rd_back
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_rd_back.sv(1406): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_rd_back.sv(1410): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_rd_back.sv(1445): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_rd_back.sv(1445): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_rd_back.sv(1446): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_rd_back.sv(1485): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_rd_back.sv(1485): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_rd_back.sv(1486): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	lsu_rd_back
# End time: 18:14:17 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:17 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_rd_back_n.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_rd_back_n
# 
# Top level modules:
# 	lsu_rd_back_n
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_swdimm_token_ring.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_swdimm_token_ring
# 
# Top level modules:
# 	lsu_swdimm_token_ring
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_token_ring.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module lsu_token_ring
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_token_ring.sv(1237): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_token_ring.sv(1237): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_token_ring.sv(1238): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_token_ring.sv(1250): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_token_ring.sv(1250): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_token_ring.sv(1251): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_token_ring.sv(2108): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_token_ring.sv(2108): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_token_ring.sv(2110): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_token_ring.sv(2124): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_token_ring.sv(2128): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/lsu_token_ring.sv(2130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	lsu_token_ring
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 12
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_skid_buffer.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_skid_buffer
# 
# Top level modules:
# 	acl_skid_buffer
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/cra_ring_node.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module cra_ring_node
# 
# Top level modules:
# 	cra_ring_node
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/cra_ring_root.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module cra_ring_root
# 
# Top level modules:
# 	cra_ring_root
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/cra_ring_rom.sv -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module cra_ring_rom
# 
# Top level modules:
# 	cra_ring_rom
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/conv1x1_NDRange_locmem_sys_140/sim/acl_rom_module.v -work conv1x1_NDRange_locmem_sys_140 
# -- Compiling module acl_rom_module
# 
# Top level modules:
# 	acl_rom_module
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_conv1x1_NDRange_locmem_sys/sim/kernel_system_conv1x1_NDRange_locmem_sys.v -work kernel_system_conv1x1_NDRange_locmem_sys 
# -- Compiling module kernel_system_conv1x1_NDRange_locmem_sys
# 
# Top level modules:
# 	kernel_system_conv1x1_NDRange_locmem_sys
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_clk_1x/sim/kernel_system_clk_1x.v -work kernel_system_clk_1x 
# -- Compiling module kernel_system_clk_1x
# 
# Top level modules:
# 	kernel_system_clk_1x
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_acl_internal_snoop/channel_adapter_1921/sim/kernel_system_acl_internal_snoop_channel_adapter_1921_usoynca.sv -work channel_adapter_1921 
# -- Compiling module kernel_system_acl_internal_snoop_channel_adapter_1921_usoynca
# 
# Top level modules:
# 	kernel_system_acl_internal_snoop_channel_adapter_1921_usoynca
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_acl_internal_snoop/altera_avalon_st_adapter_1920/sim/kernel_system_acl_internal_snoop_altera_avalon_st_adapter_1920_yrxz5sa.v -work altera_avalon_st_adapter_1920 
# -- Compiling module kernel_system_acl_internal_snoop_altera_avalon_st_adapter_1920_yrxz5sa
# 
# Top level modules:
# 	kernel_system_acl_internal_snoop_altera_avalon_st_adapter_1920_yrxz5sa
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_acl_internal_snoop/sim/kernel_system_acl_internal_snoop.v -work kernel_system_acl_internal_snoop 
# -- Compiling module kernel_system_acl_internal_snoop
# 
# Top level modules:
# 	kernel_system_acl_internal_snoop
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_clk_2x/sim/kernel_system_clk_2x.v -work kernel_system_clk_2x 
# -- Compiling module kernel_system_clk_2x
# 
# Top level modules:
# 	kernel_system_clk_2x
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_kernel_irq/altera_irq_bridge_1920/sim/kernel_system_kernel_irq_altera_irq_bridge_1920_sqfym3y.v -work altera_irq_bridge_1920 
# -- Compiling module kernel_system_kernel_irq_altera_irq_bridge_1920_sqfym3y
# 
# Top level modules:
# 	kernel_system_kernel_irq_altera_irq_bridge_1920_sqfym3y
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_kernel_irq/sim/kernel_system_kernel_irq.v -work kernel_system_kernel_irq 
# -- Compiling module kernel_system_kernel_irq
# 
# Top level modules:
# 	kernel_system_kernel_irq
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_kernel_cra/altera_avalon_mm_bridge_2001/sim/kernel_system_kernel_cra_altera_avalon_mm_bridge_2001_k2bg7dq.v -work altera_avalon_mm_bridge_2001 
# -- Compiling module kernel_system_kernel_cra_altera_avalon_mm_bridge_2001_k2bg7dq
# 
# Top level modules:
# 	kernel_system_kernel_cra_altera_avalon_mm_bridge_2001_k2bg7dq
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_kernel_cra/sim/kernel_system_kernel_cra.v -work kernel_system_kernel_cra 
# -- Compiling module kernel_system_kernel_cra
# 
# Top level modules:
# 	kernel_system_kernel_cra
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_clk_snoop/sim/kernel_system_clk_snoop.v -work kernel_system_clk_snoop 
# -- Compiling module kernel_system_clk_snoop
# 
# Top level modules:
# 	kernel_system_clk_snoop
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/kernel_system/kernel_system_reset/sim/kernel_system_reset.v -work kernel_system_reset 
# -- Compiling module kernel_system_reset
# 
# Top level modules:
# 	kernel_system_reset
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../kernel_system/altera_merlin_master_translator_191/sim/kernel_system_altera_merlin_master_translator_191_g7h47bq.sv -work altera_merlin_master_translator_191 
# -- Compiling module kernel_system_altera_merlin_master_translator_191_g7h47bq
# 
# Top level modules:
# 	kernel_system_altera_merlin_master_translator_191_g7h47bq
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../kernel_system/altera_merlin_slave_translator_191/sim/kernel_system_altera_merlin_slave_translator_191_x56fcki.sv -work altera_merlin_slave_translator_191 
# -- Compiling module kernel_system_altera_merlin_slave_translator_191_x56fcki
# 
# Top level modules:
# 	kernel_system_altera_merlin_slave_translator_191_x56fcki
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../kernel_system/altera_mm_interconnect_1920/sim/kernel_system_altera_mm_interconnect_1920_jrx75va.v -work altera_mm_interconnect_1920 
# -- Compiling module kernel_system_altera_mm_interconnect_1920_jrx75va
# 
# Top level modules:
# 	kernel_system_altera_mm_interconnect_1920_jrx75va
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../kernel_system/altera_irq_mapper_1920/sim/kernel_system_altera_irq_mapper_1920_oganwhi.sv -work altera_irq_mapper_1920 
# -- Compiling module kernel_system_altera_irq_mapper_1920_oganwhi
# 
# Top level modules:
# 	kernel_system_altera_irq_mapper_1920_oganwhi
# End time: 18:14:18 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:18 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../kernel_system/altera_reset_controller_1921/sim/altera_reset_controller.v -work altera_reset_controller_1921 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 18:14:19 on May 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:19 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../kernel_system/altera_reset_controller_1921/sim/altera_reset_synchronizer.v -work altera_reset_controller_1921 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 18:14:19 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:19 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../kernel_system/sim/kernel_system.v -work kernel_system 
# -- Compiling module kernel_system
# 
# Top level modules:
# 	kernel_system
# End time: 18:14:19 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:19 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_clk_rst/hls_sim_clock_reset_10/sim/hls_sim_clock_reset.sv -work hls_sim_clock_reset_10 
# -- Compiling module hls_sim_clock_reset
# 
# Top level modules:
# 	hls_sim_clock_reset
# End time: 18:14:19 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:19 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_clk_rst/sim/mpsim_clk_rst.v -work mpsim_clk_rst 
# -- Compiling module mpsim_clk_rst
# 
# Top level modules:
# 	mpsim_clk_rst
# End time: 18:14:19 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:19 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_osi/aoc_sim_mm_master_dpi_bfm_10/sim/altera_avalon_mm_master_bfm.sv -L altera_common_sv_packages -work aoc_sim_mm_master_dpi_bfm_10 
# -- Compiling module altera_avalon_mm_master_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# -- Importing package altera_common_sv_packages.avalon_utilities_pkg
# 
# Top level modules:
# 	altera_avalon_mm_master_bfm
# End time: 18:14:19 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:19 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_osi/aoc_sim_mm_master_dpi_bfm_10/sim/aoc_sim_mm_master_dpi_bfm.sv -L altera_common_sv_packages -work aoc_sim_mm_master_dpi_bfm_10 
# -- Compiling module aoc_sim_mm_master_dpi_bfm
# -- Importing package altera_common_sv_packages.verbosity_pkg
# -- Importing package altera_common_sv_packages.avalon_mm_pkg
# ** Warning: ../../ip/mpsim/mpsim_osi/aoc_sim_mm_master_dpi_bfm_10/sim/aoc_sim_mm_master_dpi_bfm.sv(445): (vlog-2240) Treating stand-alone use of function '__ihc_aoc_mm_slave_read' as an implicit VOID cast.
# ** Warning: ../../ip/mpsim/mpsim_osi/aoc_sim_mm_master_dpi_bfm_10/sim/aoc_sim_mm_master_dpi_bfm.sv(486): (vlog-2240) Treating stand-alone use of function '__ihc_aoc_mm_slave_read' as an implicit VOID cast.
# 
# Top level modules:
# 	aoc_sim_mm_master_dpi_bfm
# End time: 18:14:19 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:19 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../../ip/mpsim/mpsim_osi/sim/mpsim_osi.v -work mpsim_osi 
# -- Compiling module mpsim_osi
# 
# Top level modules:
# 	mpsim_osi
# End time: 18:14:19 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:19 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../altera_merlin_master_translator_191/sim/mpsim_altera_merlin_master_translator_191_g7h47bq.sv -work altera_merlin_master_translator_191 
# -- Compiling module mpsim_altera_merlin_master_translator_191_g7h47bq
# 
# Top level modules:
# 	mpsim_altera_merlin_master_translator_191_g7h47bq
# End time: 18:14:19 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:19 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../altera_merlin_slave_translator_191/sim/mpsim_altera_merlin_slave_translator_191_x56fcki.sv -work altera_merlin_slave_translator_191 
# -- Compiling module mpsim_altera_merlin_slave_translator_191_x56fcki
# 
# Top level modules:
# 	mpsim_altera_merlin_slave_translator_191_x56fcki
# End time: 18:14:19 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:19 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../altera_mm_interconnect_1920/sim/mpsim_altera_mm_interconnect_1920_xfcajxa.v -work altera_mm_interconnect_1920 
# -- Compiling module mpsim_altera_mm_interconnect_1920_xfcajxa
# 
# Top level modules:
# 	mpsim_altera_mm_interconnect_1920_xfcajxa
# End time: 18:14:19 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:19 on May 24,2023
# vlog -sv "+incdir+." "+define+COSIM_LIB" -suppress 2388 ../altera_irq_mapper_1920/sim/mpsim_altera_irq_mapper_1920_oganwhi.sv -work altera_irq_mapper_1920 
# -- Compiling module mpsim_altera_irq_mapper_1920_oganwhi
# 
# Top level modules:
# 	mpsim_altera_irq_mapper_1920_oganwhi
# End time: 18:14:19 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 13 2021
# Start time: 18:14:19 on May 24,2023
# vlog "+incdir+." "+define+COSIM_LIB" -suppress 2388 mpsim.v -work mpsim 
# -- Compiling module mpsim
# 
# Top level modules:
# 	mpsim
# End time: 18:14:19 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Errors: 0, Warnings: 0
