Classic Timing Analyzer report for Vhdl1
Mon Dec 10 23:38:56 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.935 ns                                       ; W     ; DFF_3 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.863 ns                                       ; DFF_0 ; Z     ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.190 ns                                      ; W     ; DFF_1 ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; DFF_0 ; DFF_0 ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                               ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; DFF_0 ; DFF_0 ; clock      ; clock    ; None                        ; None                      ; 1.730 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; DFF_1 ; DFF_1 ; clock      ; clock    ; None                        ; None                      ; 1.682 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; DFF_3 ; DFF_2 ; clock      ; clock    ; None                        ; None                      ; 1.505 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; DFF_0 ; DFF_1 ; clock      ; clock    ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; DFF_2 ; DFF_0 ; clock      ; clock    ; None                        ; None                      ; 1.456 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; DFF_0 ; DFF_3 ; clock      ; clock    ; None                        ; None                      ; 1.350 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; DFF_3 ; DFF_0 ; clock      ; clock    ; None                        ; None                      ; 1.335 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; DFF_0 ; DFF_2 ; clock      ; clock    ; None                        ; None                      ; 1.273 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; DFF_3 ; DFF_3 ; clock      ; clock    ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; DFF_3 ; DFF_1 ; clock      ; clock    ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; DFF_1 ; DFF_0 ; clock      ; clock    ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; DFF_1 ; DFF_3 ; clock      ; clock    ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; DFF_1 ; DFF_2 ; clock      ; clock    ; None                        ; None                      ; 1.218 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; DFF_2 ; DFF_2 ; clock      ; clock    ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; DFF_2 ; DFF_1 ; clock      ; clock    ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; DFF_2 ; DFF_3 ; clock      ; clock    ; None                        ; None                      ; 1.016 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 3.935 ns   ; W    ; DFF_3 ; clock    ;
; N/A   ; None         ; 3.934 ns   ; W    ; DFF_2 ; clock    ;
; N/A   ; None         ; 3.439 ns   ; W    ; DFF_0 ; clock    ;
; N/A   ; None         ; 3.438 ns   ; W    ; DFF_1 ; clock    ;
+-------+--------------+------------+------+-------+----------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 7.863 ns   ; DFF_0 ; Z  ; clock      ;
; N/A   ; None         ; 7.793 ns   ; DFF_1 ; Z  ; clock      ;
; N/A   ; None         ; 7.761 ns   ; DFF_3 ; Z  ; clock      ;
; N/A   ; None         ; 7.720 ns   ; DFF_2 ; Z  ; clock      ;
+-------+--------------+------------+-------+----+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -3.190 ns ; W    ; DFF_1 ; clock    ;
; N/A           ; None        ; -3.191 ns ; W    ; DFF_0 ; clock    ;
; N/A           ; None        ; -3.192 ns ; W    ; DFF_2 ; clock    ;
; N/A           ; None        ; -3.218 ns ; W    ; DFF_3 ; clock    ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 10 23:38:56 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Vhdl1 -c Vhdl1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 380.08 MHz between source register "DFF_0" and destination register "DFF_0"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.730 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y24_N9; Fanout = 6; REG Node = 'DFF_0'
            Info: 2: + IC(0.627 ns) + CELL(0.545 ns) = 1.172 ns; Loc. = LCCOMB_X1_Y24_N10; Fanout = 1; COMB Node = 'PRES[0]~0'
            Info: 3: + IC(0.284 ns) + CELL(0.178 ns) = 1.634 ns; Loc. = LCCOMB_X1_Y24_N8; Fanout = 1; COMB Node = 'PRES[0]~1'
            Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.730 ns; Loc. = LCFF_X1_Y24_N9; Fanout = 6; REG Node = 'DFF_0'
            Info: Total cell delay = 0.819 ns ( 47.34 % )
            Info: Total interconnect delay = 0.911 ns ( 52.66 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock" to destination register is 2.858 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X1_Y24_N9; Fanout = 6; REG Node = 'DFF_0'
                Info: Total cell delay = 1.628 ns ( 56.96 % )
                Info: Total interconnect delay = 1.230 ns ( 43.04 % )
            Info: - Longest clock path from clock "clock" to source register is 2.858 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X1_Y24_N9; Fanout = 6; REG Node = 'DFF_0'
                Info: Total cell delay = 1.628 ns ( 56.96 % )
                Info: Total interconnect delay = 1.230 ns ( 43.04 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "DFF_3" (data pin = "W", clock pin = "clock") is 3.935 ns
    Info: + Longest pin to register delay is 6.831 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_E4; Fanout = 6; PIN Node = 'W'
        Info: 2: + IC(4.892 ns) + CELL(0.521 ns) = 6.267 ns; Loc. = LCCOMB_X1_Y24_N30; Fanout = 1; COMB Node = 'PRES[3]~4'
        Info: 3: + IC(0.290 ns) + CELL(0.178 ns) = 6.735 ns; Loc. = LCCOMB_X1_Y24_N20; Fanout = 1; COMB Node = 'PRES[3]~5'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 6.831 ns; Loc. = LCFF_X1_Y24_N21; Fanout = 5; REG Node = 'DFF_3'
        Info: Total cell delay = 1.649 ns ( 24.14 % )
        Info: Total interconnect delay = 5.182 ns ( 75.86 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.858 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X1_Y24_N21; Fanout = 5; REG Node = 'DFF_3'
        Info: Total cell delay = 1.628 ns ( 56.96 % )
        Info: Total interconnect delay = 1.230 ns ( 43.04 % )
Info: tco from clock "clock" to destination pin "Z" through register "DFF_0" is 7.863 ns
    Info: + Longest clock path from clock "clock" to source register is 2.858 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X1_Y24_N9; Fanout = 6; REG Node = 'DFF_0'
        Info: Total cell delay = 1.628 ns ( 56.96 % )
        Info: Total interconnect delay = 1.230 ns ( 43.04 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.728 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y24_N9; Fanout = 6; REG Node = 'DFF_0'
        Info: 2: + IC(0.871 ns) + CELL(0.322 ns) = 1.193 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 1; COMB Node = 'Z~0'
        Info: 3: + IC(0.520 ns) + CELL(3.015 ns) = 4.728 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'Z'
        Info: Total cell delay = 3.337 ns ( 70.58 % )
        Info: Total interconnect delay = 1.391 ns ( 29.42 % )
Info: th for register "DFF_1" (data pin = "W", clock pin = "clock") is -3.190 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.858 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X1_Y24_N15; Fanout = 6; REG Node = 'DFF_1'
        Info: Total cell delay = 1.628 ns ( 56.96 % )
        Info: Total interconnect delay = 1.230 ns ( 43.04 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.334 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_E4; Fanout = 6; PIN Node = 'W'
        Info: 2: + IC(4.893 ns) + CELL(0.491 ns) = 6.238 ns; Loc. = LCCOMB_X1_Y24_N14; Fanout = 1; COMB Node = 'PRES[1]~7'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.334 ns; Loc. = LCFF_X1_Y24_N15; Fanout = 6; REG Node = 'DFF_1'
        Info: Total cell delay = 1.441 ns ( 22.75 % )
        Info: Total interconnect delay = 4.893 ns ( 77.25 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Mon Dec 10 23:38:56 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


