{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "nios_system.qsys nios_system.BAK.qsys " "Backing up file \"nios_system.qsys\" to \"nios_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1556264845552 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "nios_system/synthesis/nios_system.vhd nios_system.BAK.vhd " "Backing up file \"nios_system/synthesis/nios_system.vhd\" to \"nios_system.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1556264845723 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys nios_system.qsys " "Started upgrading IP component Qsys with file \"nios_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1556264845728 ""}
{ "Info" "" "" "2019.04.26.03:47:50 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.04.26.03:47:50 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1556264870523 ""}
{ "Info" "" "" "2019.04.26.03:47:50 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.04.26.03:47:50 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1556264870538 ""}
{ "Info" "nios_system_generation.rpt" "" "2019.04.26.03:48:06 Info: Saving generation log to X:/CPET-561/Lab_9/hw/nios_system" {  } {  } 0 0 "2019.04.26.03:48:06 Info: Saving generation log to X:/CPET-561/Lab_9/hw/nios_system" 0 0 "Shell" 0 -1 1556264886693 ""}
{ "Info" "" "" "2019.04.26.03:48:06 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.04.26.03:48:06 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1556264886704 ""}
{ "Info" "" "" "2019.04.26.03:48:06 Info: qsys-generate X:\\CPET-561\\Lab_9\\hw\\nios_system.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=X:\\CPET-561\\Lab_9\\hw\\nios_system\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.04.26.03:48:06 Info: qsys-generate X:\\CPET-561\\Lab_9\\hw\\nios_system.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=X:\\CPET-561\\Lab_9\\hw\\nios_system\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1556264886718 ""}
{ "Info" "nios_system.qsys" "" "2019.04.26.03:48:06 Info: Loading hw" {  } {  } 0 0 "2019.04.26.03:48:06 Info: Loading hw" 0 0 "Shell" 0 -1 1556264886868 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Reading input file" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Reading input file" 0 0 "Shell" 0 -1 1556264887052 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Adding Filter_0 \[Filter 1.0\]" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Adding Filter_0 \[Filter 1.0\]" 0 0 "Shell" 0 -1 1556264887055 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Parameterizing module Filter_0" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Parameterizing module Filter_0" 0 0 "Shell" 0 -1 1556264887056 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Adding audio_0 \[altera_up_avalon_audio 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Adding audio_0 \[altera_up_avalon_audio 17.1\]" 0 0 "Shell" 0 -1 1556264887057 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Parameterizing module audio_0" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Parameterizing module audio_0" 0 0 "Shell" 0 -1 1556264887058 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Adding audio_and_video_config_0 \[altera_up_avalon_audio_and_video_config 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Adding audio_and_video_config_0 \[altera_up_avalon_audio_and_video_config 17.1\]" 0 0 "Shell" 0 -1 1556264887058 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Parameterizing module audio_and_video_config_0" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Parameterizing module audio_and_video_config_0" 0 0 "Shell" 0 -1 1556264887059 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1556264887060 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1556264887061 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 17.1\]" 0 0 "Shell" 0 -1 1556264887062 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Parameterizing module new_sdram_controller_0" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Parameterizing module new_sdram_controller_0" 0 0 "Shell" 0 -1 1556264887062 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 17.1\]" 0 0 "Shell" 0 -1 1556264887063 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1556264887064 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1556264887068 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Parameterizing module onchip_memory2_1" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Parameterizing module onchip_memory2_1" 0 0 "Shell" 0 -1 1556264887069 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Adding pin \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Adding pin \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1556264887070 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Parameterizing module pin" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Parameterizing module pin" 0 0 "Shell" 0 -1 1556264887071 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Adding switches \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Adding switches \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1556264887071 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Parameterizing module switches" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Parameterizing module switches" 0 0 "Shell" 0 -1 1556264887072 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 17.1\]" 0 0 "Shell" 0 -1 1556264887074 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Parameterizing module sys_sdram_pll_0" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Parameterizing module sys_sdram_pll_0" 0 0 "Shell" 0 -1 1556264887074 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Adding sysid \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Adding sysid \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1556264887075 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Parameterizing module sysid" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Parameterizing module sysid" 0 0 "Shell" 0 -1 1556264887076 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Adding timer_0 \[altera_avalon_timer 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Adding timer_0 \[altera_avalon_timer 17.1\]" 0 0 "Shell" 0 -1 1556264887076 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Parameterizing module timer_0" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Parameterizing module timer_0" 0 0 "Shell" 0 -1 1556264887077 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Building connections" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Building connections" 0 0 "Shell" 0 -1 1556264887078 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Parameterizing connections" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1556264887083 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Validating" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Validating" 0 0 "Shell" 0 -1 1556264887084 ""}
{ "Info" "" "" "2019.04.26.03:48:07 Info: Done reading input file" {  } {  } 0 0 "2019.04.26.03:48:07 Info: Done reading input file" 0 0 "Shell" 0 -1 1556264887839 ""}
{ "Info" "" "" "2019.04.26.03:48:08 Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.04.26.03:48:08 Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1556264888936 ""}
{ "Info" "" "" "2019.04.26.03:48:08 Info: nios_system.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2019.04.26.03:48:08 Info: nios_system.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1556264888938 ""}
{ "Info" "" "" "2019.04.26.03:48:08 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.04.26.03:48:08 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1556264888950 ""}
{ "Info" "" "" "2019.04.26.03:48:08 Info: nios_system.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 0 "2019.04.26.03:48:08 Info: nios_system.sys_sdram_pll_0: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1556264888951 ""}
{ "Info" "" "" "2019.04.26.03:48:08 Info: nios_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.04.26.03:48:08 Info: nios_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1556264888953 ""}
{ "Info" "" "" "2019.04.26.03:48:08 Info: nios_system.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.04.26.03:48:08 Info: nios_system.sysid: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1556264888954 ""}
{ "Warning" "" "" "2019.04.26.03:48:08 Warning: nios_system.audio_0: Interrupt sender audio_0.interrupt is not connected to an interrupt receiver" {  } {  } 0 0 "2019.04.26.03:48:08 Warning: nios_system.audio_0: Interrupt sender audio_0.interrupt is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1556264888957 ""}
{ "Info" "" "" "2019.04.26.03:48:09 Info: nios_system: Generating nios_system \"nios_system\" for SIM_VHDL" {  } {  } 0 0 "2019.04.26.03:48:09 Info: nios_system: Generating nios_system \"nios_system\" for SIM_VHDL" 0 0 "Shell" 0 -1 1556264889554 ""}
{ "Error" "" "" "2019.04.26.03:48:17 Error: Filter_0: Filter does not support generation for VHDL Simulation. Generation is available for: Quartus Synthesis." {  } {  } 0 0 "2019.04.26.03:48:17 Error: Filter_0: Filter does not support generation for VHDL Simulation. Generation is available for: Quartus Synthesis." 0 0 "Shell" 0 -1 1556264897883 ""}
{ "Error" "" "" "2019.04.26.03:48:17 Error: Generation stopped, 14 or more modules remaining" {  } {  } 0 0 "2019.04.26.03:48:17 Error: Generation stopped, 14 or more modules remaining" 0 0 "Shell" 0 -1 1556264897916 ""}
{ "Info" "" "" "2019.04.26.03:48:17 Info: nios_system: Done \"nios_system\" with 16 modules, 1 files" {  } {  } 0 0 "2019.04.26.03:48:17 Info: nios_system: Done \"nios_system\" with 16 modules, 1 files" 0 0 "Shell" 0 -1 1556264897917 ""}
{ "Error" "" "" "2019.04.26.03:48:18 Error: qsys-generate failed with exit code 1: 2 Errors, 1 Warning" {  } {  } 0 0 "2019.04.26.03:48:18 Error: qsys-generate failed with exit code 1: 2 Errors, 1 Warning" 0 0 "Shell" 0 -1 1556264898170 ""}
{ "Info" "" "" "2019.04.26.03:48:18 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.04.26.03:48:18 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1556264898171 ""}
{ "Info" "" "" "2019.04.26.03:48:18 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.04.26.03:48:18 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1556264898171 ""}
{ "Info" " --use-relative-paths=true" "" "2019.04.26.03:48:18 Info: sim-script-gen --spd=X:\\CPET-561\\Lab_9\\hw\\nios_system\\nios_system.spd --output-directory=X:/CPET-561/Lab_9/hw/nios_system/simulation" {  } {  } 0 0 "2019.04.26.03:48:18 Info: sim-script-gen --spd=X:\\CPET-561\\Lab_9\\hw\\nios_system\\nios_system.spd --output-directory=X:/CPET-561/Lab_9/hw/nios_system/simulation" 0 0 "Shell" 0 -1 1556264898209 ""}
{ "Info" " --use-relative-paths=true" "" "2019.04.26.03:48:18 Info: Doing: ip-make-simscript --spd=X:\\CPET-561\\Lab_9\\hw\\nios_system\\nios_system.spd --output-directory=X:/CPET-561/Lab_9/hw/nios_system/simulation" {  } {  } 0 0 "2019.04.26.03:48:18 Info: Doing: ip-make-simscript --spd=X:\\CPET-561\\Lab_9\\hw\\nios_system\\nios_system.spd --output-directory=X:/CPET-561/Lab_9/hw/nios_system/simulation" 0 0 "Shell" 0 -1 1556264898220 ""}
{ "Info" " directory:" "" "2019.04.26.03:48:19 Info: Generating the following file(s) for MODELSIM simulator in X:/CPET-561/Lab_9/hw/nios_system/simulation" {  } {  } 0 0 "2019.04.26.03:48:19 Info: Generating the following file(s) for MODELSIM simulator in X:/CPET-561/Lab_9/hw/nios_system/simulation" 0 0 "Shell" 0 -1 1556264899183 ""}
{ "Info" "msim_setup.tcl" "" "2019.04.26.03:48:19 Info:     mentor" {  } {  } 0 0 "2019.04.26.03:48:19 Info:     mentor" 0 0 "Shell" 0 -1 1556264899230 ""}
{ "Info" "altera_syn_attributes.vhd is required for simulation" "" "2019.04.26.03:48:19 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" {  } {  } 0 0 "2019.04.26.03:48:19 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" 0 0 "Shell" 0 -1 1556264899272 ""}
{ "Info" " directory:" "" "2019.04.26.03:48:19 Info: Generating the following file(s) for VCSMX simulator in X:/CPET-561/Lab_9/hw/nios_system/simulation" {  } {  } 0 0 "2019.04.26.03:48:19 Info: Generating the following file(s) for VCSMX simulator in X:/CPET-561/Lab_9/hw/nios_system/simulation" 0 0 "Shell" 0 -1 1556264899282 ""}
{ "Info" "synopsys_sim.setup" "" "2019.04.26.03:48:19 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.04.26.03:48:19 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1556264899329 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.04.26.03:48:19 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.04.26.03:48:19 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1556264899411 ""}
{ "Info" " directory:" "" "2019.04.26.03:48:19 Info: Generating the following file(s) for NCSIM simulator in X:/CPET-561/Lab_9/hw/nios_system/simulation" {  } {  } 0 0 "2019.04.26.03:48:19 Info: Generating the following file(s) for NCSIM simulator in X:/CPET-561/Lab_9/hw/nios_system/simulation" 0 0 "Shell" 0 -1 1556264899459 ""}
{ "Info" "cds.lib" "" "2019.04.26.03:48:19 Info:     cadence" {  } {  } 0 0 "2019.04.26.03:48:19 Info:     cadence" 0 0 "Shell" 0 -1 1556264899492 ""}
{ "Info" "hdl.var" "" "2019.04.26.03:48:19 Info:     cadence" {  } {  } 0 0 "2019.04.26.03:48:19 Info:     cadence" 0 0 "Shell" 0 -1 1556264899587 ""}
{ "Info" "ncsim_setup.sh" "" "2019.04.26.03:48:19 Info:     cadence" {  } {  } 0 0 "2019.04.26.03:48:19 Info:     cadence" 0 0 "Shell" 0 -1 1556264899644 ""}
{ "Info" " directory:" "" "2019.04.26.03:48:19 Info: Generating the following file(s) for RIVIERA simulator in X:/CPET-561/Lab_9/hw/nios_system/simulation" {  } {  } 0 0 "2019.04.26.03:48:19 Info: Generating the following file(s) for RIVIERA simulator in X:/CPET-561/Lab_9/hw/nios_system/simulation" 0 0 "Shell" 0 -1 1556264899704 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.04.26.03:48:19 Info:     aldec" {  } {  } 0 0 "2019.04.26.03:48:19 Info:     aldec" 0 0 "Shell" 0 -1 1556264899739 ""}
{ "Info" "." "" "2019.04.26.03:48:19 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under X:/CPET-561/Lab_9/hw/nios_system/simulation" {  } {  } 0 0 "2019.04.26.03:48:19 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under X:/CPET-561/Lab_9/hw/nios_system/simulation" 0 0 "Shell" 0 -1 1556264899739 ""}
{ "Info" "" "" "2019.04.26.03:48:19 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.04.26.03:48:19 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1556264899739 ""}
{ "Info" "" "" "2019.04.26.03:48:19 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.04.26.03:48:19 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1556264899740 ""}
{ "Info" "" "" "2019.04.26.03:48:19 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.04.26.03:48:19 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1556264899791 ""}
{ "Info" "" "" "2019.04.26.03:48:19 Info: qsys-generate X:\\CPET-561\\Lab_9\\hw\\nios_system.qsys --block-symbol-file --output-directory=X:\\CPET-561\\Lab_9\\hw\\nios_system --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.04.26.03:48:19 Info: qsys-generate X:\\CPET-561\\Lab_9\\hw\\nios_system.qsys --block-symbol-file --output-directory=X:\\CPET-561\\Lab_9\\hw\\nios_system --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1556264899795 ""}
{ "Info" "nios_system.qsys" "" "2019.04.26.03:48:19 Info: Loading hw" {  } {  } 0 0 "2019.04.26.03:48:19 Info: Loading hw" 0 0 "Shell" 0 -1 1556264899814 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Reading input file" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Reading input file" 0 0 "Shell" 0 -1 1556264900361 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Adding Filter_0 \[Filter 1.0\]" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Adding Filter_0 \[Filter 1.0\]" 0 0 "Shell" 0 -1 1556264900363 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Parameterizing module Filter_0" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Parameterizing module Filter_0" 0 0 "Shell" 0 -1 1556264900363 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Adding audio_0 \[altera_up_avalon_audio 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Adding audio_0 \[altera_up_avalon_audio 17.1\]" 0 0 "Shell" 0 -1 1556264900364 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Parameterizing module audio_0" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Parameterizing module audio_0" 0 0 "Shell" 0 -1 1556264900364 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Adding audio_and_video_config_0 \[altera_up_avalon_audio_and_video_config 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Adding audio_and_video_config_0 \[altera_up_avalon_audio_and_video_config 17.1\]" 0 0 "Shell" 0 -1 1556264900365 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Parameterizing module audio_and_video_config_0" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Parameterizing module audio_and_video_config_0" 0 0 "Shell" 0 -1 1556264900365 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1556264900366 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1556264900366 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 17.1\]" 0 0 "Shell" 0 -1 1556264900367 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Parameterizing module new_sdram_controller_0" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Parameterizing module new_sdram_controller_0" 0 0 "Shell" 0 -1 1556264900367 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 17.1\]" 0 0 "Shell" 0 -1 1556264900368 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1556264900368 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1556264900370 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Parameterizing module onchip_memory2_1" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Parameterizing module onchip_memory2_1" 0 0 "Shell" 0 -1 1556264900370 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Adding pin \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Adding pin \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1556264900371 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Parameterizing module pin" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Parameterizing module pin" 0 0 "Shell" 0 -1 1556264900371 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Adding switches \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Adding switches \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1556264900371 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Parameterizing module switches" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Parameterizing module switches" 0 0 "Shell" 0 -1 1556264900372 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 17.1\]" 0 0 "Shell" 0 -1 1556264900372 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Parameterizing module sys_sdram_pll_0" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Parameterizing module sys_sdram_pll_0" 0 0 "Shell" 0 -1 1556264900373 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Adding sysid \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Adding sysid \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1556264900374 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Parameterizing module sysid" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Parameterizing module sysid" 0 0 "Shell" 0 -1 1556264900374 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Adding timer_0 \[altera_avalon_timer 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Adding timer_0 \[altera_avalon_timer 17.1\]" 0 0 "Shell" 0 -1 1556264900374 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Parameterizing module timer_0" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Parameterizing module timer_0" 0 0 "Shell" 0 -1 1556264900375 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Building connections" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Building connections" 0 0 "Shell" 0 -1 1556264900375 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Parameterizing connections" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1556264900377 ""}
{ "Info" "" "" "2019.04.26.03:48:20 Info: Validating" {  } {  } 0 0 "2019.04.26.03:48:20 Info: Validating" 0 0 "Shell" 0 -1 1556264900379 ""}
{ "Info" "" "" "2019.04.26.03:48:21 Info: Done reading input file" {  } {  } 0 0 "2019.04.26.03:48:21 Info: Done reading input file" 0 0 "Shell" 0 -1 1556264901000 ""}
{ "Info" "" "" "2019.04.26.03:48:21 Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.04.26.03:48:21 Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1556264901877 ""}
{ "Info" "" "" "2019.04.26.03:48:21 Info: nios_system.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2019.04.26.03:48:21 Info: nios_system.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1556264901877 ""}
{ "Info" "" "" "2019.04.26.03:48:21 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.04.26.03:48:21 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1556264901878 ""}
{ "Info" "" "" "2019.04.26.03:48:21 Info: nios_system.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 0 "2019.04.26.03:48:21 Info: nios_system.sys_sdram_pll_0: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1556264901879 ""}
{ "Info" "" "" "2019.04.26.03:48:21 Info: nios_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.04.26.03:48:21 Info: nios_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1556264901879 ""}
{ "Info" "" "" "2019.04.26.03:48:21 Info: nios_system.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.04.26.03:48:21 Info: nios_system.sysid: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1556264901879 ""}
{ "Warning" "" "" "2019.04.26.03:48:21 Warning: nios_system.audio_0: Interrupt sender audio_0.interrupt is not connected to an interrupt receiver" {  } {  } 0 0 "2019.04.26.03:48:21 Warning: nios_system.audio_0: Interrupt sender audio_0.interrupt is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1556264901881 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.04.26.03:48:22 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1556264902593 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1556264902593 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info:" {  } {  } 0 0 "2019.04.26.03:48:22 Info:" 0 0 "Shell" 0 -1 1556264902594 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1556264902599 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: qsys-generate X:\\CPET-561\\Lab_9\\hw\\nios_system.qsys --synthesis=VHDL --output-directory=X:\\CPET-561\\Lab_9\\hw\\nios_system\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.04.26.03:48:22 Info: qsys-generate X:\\CPET-561\\Lab_9\\hw\\nios_system.qsys --synthesis=VHDL --output-directory=X:\\CPET-561\\Lab_9\\hw\\nios_system\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1556264902602 ""}
{ "Info" "nios_system.qsys" "" "2019.04.26.03:48:22 Info: Loading hw" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Loading hw" 0 0 "Shell" 0 -1 1556264902628 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Reading input file" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Reading input file" 0 0 "Shell" 0 -1 1556264902790 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Adding Filter_0 \[Filter 1.0\]" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Adding Filter_0 \[Filter 1.0\]" 0 0 "Shell" 0 -1 1556264902792 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Parameterizing module Filter_0" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Parameterizing module Filter_0" 0 0 "Shell" 0 -1 1556264902792 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Adding audio_0 \[altera_up_avalon_audio 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Adding audio_0 \[altera_up_avalon_audio 17.1\]" 0 0 "Shell" 0 -1 1556264902792 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Parameterizing module audio_0" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Parameterizing module audio_0" 0 0 "Shell" 0 -1 1556264902793 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Adding audio_and_video_config_0 \[altera_up_avalon_audio_and_video_config 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Adding audio_and_video_config_0 \[altera_up_avalon_audio_and_video_config 17.1\]" 0 0 "Shell" 0 -1 1556264902793 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Parameterizing module audio_and_video_config_0" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Parameterizing module audio_and_video_config_0" 0 0 "Shell" 0 -1 1556264902794 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1556264902794 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1556264902794 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 17.1\]" 0 0 "Shell" 0 -1 1556264902795 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Parameterizing module new_sdram_controller_0" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Parameterizing module new_sdram_controller_0" 0 0 "Shell" 0 -1 1556264902795 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 17.1\]" 0 0 "Shell" 0 -1 1556264902796 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1556264902797 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1556264902797 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Parameterizing module onchip_memory2_1" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Parameterizing module onchip_memory2_1" 0 0 "Shell" 0 -1 1556264902798 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Adding pin \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Adding pin \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1556264902798 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Parameterizing module pin" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Parameterizing module pin" 0 0 "Shell" 0 -1 1556264902799 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Adding switches \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Adding switches \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1556264902799 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Parameterizing module switches" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Parameterizing module switches" 0 0 "Shell" 0 -1 1556264902800 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 17.1\]" 0 0 "Shell" 0 -1 1556264902800 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Parameterizing module sys_sdram_pll_0" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Parameterizing module sys_sdram_pll_0" 0 0 "Shell" 0 -1 1556264902801 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Adding sysid \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Adding sysid \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1556264902801 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Parameterizing module sysid" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Parameterizing module sysid" 0 0 "Shell" 0 -1 1556264902802 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Adding timer_0 \[altera_avalon_timer 17.1\]" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Adding timer_0 \[altera_avalon_timer 17.1\]" 0 0 "Shell" 0 -1 1556264902802 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Parameterizing module timer_0" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Parameterizing module timer_0" 0 0 "Shell" 0 -1 1556264902803 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Building connections" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Building connections" 0 0 "Shell" 0 -1 1556264902804 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Parameterizing connections" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1556264902806 ""}
{ "Info" "" "" "2019.04.26.03:48:22 Info: Validating" {  } {  } 0 0 "2019.04.26.03:48:22 Info: Validating" 0 0 "Shell" 0 -1 1556264902806 ""}
{ "Info" "" "" "2019.04.26.03:48:23 Info: Done reading input file" {  } {  } 0 0 "2019.04.26.03:48:23 Info: Done reading input file" 0 0 "Shell" 0 -1 1556264903416 ""}
{ "Info" "" "" "2019.04.26.03:48:24 Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.04.26.03:48:24 Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1556264904602 ""}
{ "Info" "" "" "2019.04.26.03:48:24 Info: nios_system.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2019.04.26.03:48:24 Info: nios_system.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1556264904603 ""}
{ "Info" "" "" "2019.04.26.03:48:24 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.04.26.03:48:24 Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1556264904603 ""}
{ "Info" "" "" "2019.04.26.03:48:24 Info: nios_system.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 0 "2019.04.26.03:48:24 Info: nios_system.sys_sdram_pll_0: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1556264904604 ""}
{ "Info" "" "" "2019.04.26.03:48:24 Info: nios_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.04.26.03:48:24 Info: nios_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1556264904605 ""}
{ "Info" "" "" "2019.04.26.03:48:24 Info: nios_system.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.04.26.03:48:24 Info: nios_system.sysid: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1556264904605 ""}
{ "Warning" "" "" "2019.04.26.03:48:24 Warning: nios_system.audio_0: Interrupt sender audio_0.interrupt is not connected to an interrupt receiver" {  } {  } 0 0 "2019.04.26.03:48:24 Warning: nios_system.audio_0: Interrupt sender audio_0.interrupt is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1556264904606 ""}
{ "Info" "" "" "2019.04.26.03:48:25 Info: nios_system: Generating nios_system \"nios_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.04.26.03:48:25 Info: nios_system: Generating nios_system \"nios_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1556264905225 ""}
{ "Info" "" "" "2019.04.26.03:48:30 Info: Filter_0: \"nios_system\" instantiated Filter \"Filter_0\"" {  } {  } 0 0 "2019.04.26.03:48:30 Info: Filter_0: \"nios_system\" instantiated Filter \"Filter_0\"" 0 0 "Shell" 0 -1 1556264910342 ""}
{ "Info" "" "" "2019.04.26.03:48:30 Info: audio_0: Starting Generation of Audio Controller" {  } {  } 0 0 "2019.04.26.03:48:30 Info: audio_0: Starting Generation of Audio Controller" 0 0 "Shell" 0 -1 1556264910403 ""}
{ "Info" "" "" "2019.04.26.03:48:30 Info: audio_0: \"nios_system\" instantiated altera_up_avalon_audio \"audio_0\"" {  } {  } 0 0 "2019.04.26.03:48:30 Info: audio_0: \"nios_system\" instantiated altera_up_avalon_audio \"audio_0\"" 0 0 "Shell" 0 -1 1556264910475 ""}
{ "Info" "" "" "2019.04.26.03:48:30 Info: audio_and_video_config_0: Starting Generation of Audio and Video Config" {  } {  } 0 0 "2019.04.26.03:48:30 Info: audio_and_video_config_0: Starting Generation of Audio and Video Config" 0 0 "Shell" 0 -1 1556264910836 ""}
{ "Info" "" "" "2019.04.26.03:48:30 Info: audio_and_video_config_0: \"nios_system\" instantiated altera_up_avalon_audio_and_video_config \"audio_and_video_config_0\"" {  } {  } 0 0 "2019.04.26.03:48:30 Info: audio_and_video_config_0: \"nios_system\" instantiated altera_up_avalon_audio_and_video_config \"audio_and_video_config_0\"" 0 0 "Shell" 0 -1 1556264910904 ""}
{ "Info" "" "" "2019.04.26.03:48:31 Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'" {  } {  } 0 0 "2019.04.26.03:48:31 Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'" 0 0 "Shell" 0 -1 1556264911975 ""}
{ "Info" "nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]" "" "2019.04.26.03:48:31 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0006_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0006_jtag_uart_0_gen/" {  } {  } 0 0 "2019.04.26.03:48:31 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0006_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0006_jtag_uart_0_gen/" 0 0 "Shell" 0 -1 1556264911976 ""}
{ "Info" "" "" "2019.04.26.03:48:32 Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'" {  } {  } 0 0 "2019.04.26.03:48:32 Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'" 0 0 "Shell" 0 -1 1556264912889 ""}
{ "Info" "" "" "2019.04.26.03:48:32 Info: jtag_uart_0: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2019.04.26.03:48:32 Info: jtag_uart_0: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1556264912912 ""}
{ "Info" "" "" "2019.04.26.03:48:32 Info: new_sdram_controller_0: Starting RTL generation for module 'nios_system_new_sdram_controller_0'" {  } {  } 0 0 "2019.04.26.03:48:32 Info: new_sdram_controller_0: Starting RTL generation for module 'nios_system_new_sdram_controller_0'" 0 0 "Shell" 0 -1 1556264912998 ""}
{ "Info" "nios_system_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]" "" "2019.04.26.03:48:32 Info: new_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_new_sdram_controller_0 --dir=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0007_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0007_new_sdram_controller_0_gen/" {  } {  } 0 0 "2019.04.26.03:48:32 Info: new_sdram_controller_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_new_sdram_controller_0 --dir=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0007_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0007_new_sdram_controller_0_gen/" 0 0 "Shell" 0 -1 1556264912999 ""}
{ "Info" "" "" "2019.04.26.03:48:33 Info: new_sdram_controller_0: Done RTL generation for module 'nios_system_new_sdram_controller_0'" {  } {  } 0 0 "2019.04.26.03:48:33 Info: new_sdram_controller_0: Done RTL generation for module 'nios_system_new_sdram_controller_0'" 0 0 "Shell" 0 -1 1556264913532 ""}
{ "Info" "" "" "2019.04.26.03:48:33 Info: new_sdram_controller_0: \"nios_system\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" {  } {  } 0 0 "2019.04.26.03:48:33 Info: new_sdram_controller_0: \"nios_system\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" 0 0 "Shell" 0 -1 1556264913543 ""}
{ "Info" "" "" "2019.04.26.03:48:33 Info: nios2_gen2_0: \"nios_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2019.04.26.03:48:33 Info: nios2_gen2_0: \"nios_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1556264913903 ""}
{ "Info" "" "" "2019.04.26.03:48:33 Info: onchip_memory2_1: Starting RTL generation for module 'nios_system_onchip_memory2_1'" {  } {  } 0 0 "2019.04.26.03:48:33 Info: onchip_memory2_1: Starting RTL generation for module 'nios_system_onchip_memory2_1'" 0 0 "Shell" 0 -1 1556264913981 ""}
{ "Info" "nios_system_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  ]" "" "2019.04.26.03:48:33 Info: onchip_memory2_1:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_1 --dir=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0008_onchip_memory2_1_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0008_onchip_memory2_1_gen/" {  } {  } 0 0 "2019.04.26.03:48:33 Info: onchip_memory2_1:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_1 --dir=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0008_onchip_memory2_1_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0008_onchip_memory2_1_gen/" 0 0 "Shell" 0 -1 1556264913986 ""}
{ "Info" "" "" "2019.04.26.03:48:34 Info: onchip_memory2_1: Done RTL generation for module 'nios_system_onchip_memory2_1'" {  } {  } 0 0 "2019.04.26.03:48:34 Info: onchip_memory2_1: Done RTL generation for module 'nios_system_onchip_memory2_1'" 0 0 "Shell" 0 -1 1556264914534 ""}
{ "Info" "" "" "2019.04.26.03:48:34 Info: onchip_memory2_1: \"nios_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\"" {  } {  } 0 0 "2019.04.26.03:48:34 Info: onchip_memory2_1: \"nios_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\"" 0 0 "Shell" 0 -1 1556264914549 ""}
{ "Info" "" "" "2019.04.26.03:48:34 Info: pin: Starting RTL generation for module 'nios_system_pin'" {  } {  } 0 0 "2019.04.26.03:48:34 Info: pin: Starting RTL generation for module 'nios_system_pin'" 0 0 "Shell" 0 -1 1556264914700 ""}
{ "Info" "nios_system_pin_component_configuration.pl  --do_build_sim=0  ]" "" "2019.04.26.03:48:34 Info: pin:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_pin --dir=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0009_pin_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0009_pin_gen/" {  } {  } 0 0 "2019.04.26.03:48:34 Info: pin:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_pin --dir=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0009_pin_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0009_pin_gen/" 0 0 "Shell" 0 -1 1556264914700 ""}
{ "Info" "" "" "2019.04.26.03:48:35 Info: pin: Done RTL generation for module 'nios_system_pin'" {  } {  } 0 0 "2019.04.26.03:48:35 Info: pin: Done RTL generation for module 'nios_system_pin'" 0 0 "Shell" 0 -1 1556264915017 ""}
{ "Info" "" "" "2019.04.26.03:48:35 Info: pin: \"nios_system\" instantiated altera_avalon_pio \"pin\"" {  } {  } 0 0 "2019.04.26.03:48:35 Info: pin: \"nios_system\" instantiated altera_avalon_pio \"pin\"" 0 0 "Shell" 0 -1 1556264915030 ""}
{ "Info" "" "" "2019.04.26.03:48:35 Info: switches: Starting RTL generation for module 'nios_system_switches'" {  } {  } 0 0 "2019.04.26.03:48:35 Info: switches: Starting RTL generation for module 'nios_system_switches'" 0 0 "Shell" 0 -1 1556264915099 ""}
{ "Info" "nios_system_switches_component_configuration.pl  --do_build_sim=0  ]" "" "2019.04.26.03:48:35 Info: switches:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0010_switches_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0010_switches_gen/" {  } {  } 0 0 "2019.04.26.03:48:35 Info: switches:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0010_switches_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0010_switches_gen/" 0 0 "Shell" 0 -1 1556264915099 ""}
{ "Info" "" "" "2019.04.26.03:48:35 Info: switches: Done RTL generation for module 'nios_system_switches'" {  } {  } 0 0 "2019.04.26.03:48:35 Info: switches: Done RTL generation for module 'nios_system_switches'" 0 0 "Shell" 0 -1 1556264915321 ""}
{ "Info" "" "" "2019.04.26.03:48:35 Info: switches: \"nios_system\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 0 "2019.04.26.03:48:35 Info: switches: \"nios_system\" instantiated altera_avalon_pio \"switches\"" 0 0 "Shell" 0 -1 1556264915333 ""}
{ "Info" "" "" "2019.04.26.03:48:36 Info: sys_sdram_pll_0: \"nios_system\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 0 "2019.04.26.03:48:36 Info: sys_sdram_pll_0: \"nios_system\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" 0 0 "Shell" 0 -1 1556264916076 ""}
{ "Info" "" "" "2019.04.26.03:48:36 Info: sysid: \"nios_system\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 0 "2019.04.26.03:48:36 Info: sysid: \"nios_system\" instantiated altera_avalon_sysid_qsys \"sysid\"" 0 0 "Shell" 0 -1 1556264916159 ""}
{ "Info" "" "" "2019.04.26.03:48:36 Info: timer_0: Starting RTL generation for module 'nios_system_timer_0'" {  } {  } 0 0 "2019.04.26.03:48:36 Info: timer_0: Starting RTL generation for module 'nios_system_timer_0'" 0 0 "Shell" 0 -1 1556264916243 ""}
{ "Info" "nios_system_timer_0_component_configuration.pl  --do_build_sim=0  ]" "" "2019.04.26.03:48:36 Info: timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_timer_0 --dir=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0012_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0012_timer_0_gen/" {  } {  } 0 0 "2019.04.26.03:48:36 Info: timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_timer_0 --dir=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0012_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0012_timer_0_gen/" 0 0 "Shell" 0 -1 1556264916243 ""}
{ "Info" "" "" "2019.04.26.03:48:36 Info: timer_0: Done RTL generation for module 'nios_system_timer_0'" {  } {  } 0 0 "2019.04.26.03:48:36 Info: timer_0: Done RTL generation for module 'nios_system_timer_0'" 0 0 "Shell" 0 -1 1556264916499 ""}
{ "Info" "" "" "2019.04.26.03:48:36 Info: timer_0: \"nios_system\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 0 "2019.04.26.03:48:36 Info: timer_0: \"nios_system\" instantiated altera_avalon_timer \"timer_0\"" 0 0 "Shell" 0 -1 1556264916513 ""}
{ "Info" "" "" "2019.04.26.03:48:39 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.26.03:48:39 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1556264919258 ""}
{ "Info" "" "" "2019.04.26.03:48:39 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.26.03:48:39 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1556264919421 ""}
{ "Info" "" "" "2019.04.26.03:48:39 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.26.03:48:39 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1556264919580 ""}
{ "Info" "" "" "2019.04.26.03:48:39 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.26.03:48:39 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1556264919756 ""}
{ "Info" "" "" "2019.04.26.03:48:39 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.26.03:48:39 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1556264919917 ""}
{ "Info" "" "" "2019.04.26.03:48:40 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.26.03:48:40 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1556264920095 ""}
{ "Info" "" "" "2019.04.26.03:48:40 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.26.03:48:40 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1556264920323 ""}
{ "Info" "" "" "2019.04.26.03:48:40 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.26.03:48:40 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1556264920514 ""}
{ "Info" "" "" "2019.04.26.03:48:40 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.26.03:48:40 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1556264920680 ""}
{ "Info" "" "" "2019.04.26.03:48:40 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.26.03:48:40 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1556264920844 ""}
{ "Info" "" "" "2019.04.26.03:48:41 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.26.03:48:41 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1556264921020 ""}
{ "Info" "" "" "2019.04.26.03:48:43 Info: mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.04.26.03:48:43 Info: mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1556264923241 ""}
{ "Info" "" "" "2019.04.26.03:48:43 Info: irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.04.26.03:48:43 Info: irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1556264923442 ""}
{ "Info" "" "" "2019.04.26.03:48:43 Info: rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.04.26.03:48:43 Info: rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1556264923527 ""}
{ "Info" "" "" "2019.04.26.03:48:43 Info: cpu: Starting RTL generation for module 'nios_system_nios2_gen2_0_cpu'" {  } {  } 0 0 "2019.04.26.03:48:43 Info: cpu: Starting RTL generation for module 'nios_system_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1556264923742 ""}
{ "Info" "nios_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2019.04.26.03:48:43 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_gen2_0_cpu --dir=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0015_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0015_cpu_gen/" {  } {  } 0 0 "2019.04.26.03:48:43 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_gen2_0_cpu --dir=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0015_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/JAKAND~1/AppData/Local/Temp/alt8012_1605720660944436260.dir/0015_cpu_gen/" 0 0 "Shell" 0 -1 1556264923743 ""}
{ "Info" "" "" "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:44 (*) Starting Nios II generation" {  } {  } 0 0 "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:44 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1556264927586 ""}
{ "Info" "" "" "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:44 (*)   Checking for plaintext license." {  } {  } 0 0 "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:44 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1556264927587 ""}
{ "Info" "" "" "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:45 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" {  } {  } 0 0 "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:45 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" 0 0 "Shell" 0 -1 1556264927587 ""}
{ "Info" "" "" "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:45 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:45 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1556264927587 ""}
{ "Info" "" "" "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:45 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:45 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1556264927588 ""}
{ "Info" "" "" "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:45 (*)   Plaintext license not found." {  } {  } 0 0 "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:45 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1556264927588 ""}
{ "Info" "e." "" "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:45 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:45 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1556264927588 ""}
{ "Info" "" "" "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:45 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:45 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1556264927589 ""}
{ "Info" "" "" "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:45 (*)   Creating all objects for CPU" {  } {  } 0 0 "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:45 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1556264927589 ""}
{ "Info" "" "" "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:46 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:46 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1556264927589 ""}
{ "Info" "" "" "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:46 (*)   Creating plain-text RTL" {  } {  } 0 0 "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:46 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1556264927590 ""}
{ "Info" "" "" "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:47 (*) Done Nios II generation" {  } {  } 0 0 "2019.04.26.03:48:47 Info: cpu: # 2019.04.26 03:48:47 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1556264927590 ""}
{ "Info" "" "" "2019.04.26.03:48:47 Info: cpu: Done RTL generation for module 'nios_system_nios2_gen2_0_cpu'" {  } {  } 0 0 "2019.04.26.03:48:47 Info: cpu: Done RTL generation for module 'nios_system_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1556264927591 ""}
{ "Info" "" "" "2019.04.26.03:48:47 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2019.04.26.03:48:47 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1556264927631 ""}
{ "Info" "" "" "2019.04.26.03:48:48 Info: sys_pll: \"sys_sdram_pll_0\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2019.04.26.03:48:48 Info: sys_pll: \"sys_sdram_pll_0\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1556264928276 ""}
{ "Info" "" "" "2019.04.26.03:48:48 Info: reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2019.04.26.03:48:48 Info: reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1556264928413 ""}
{ "Info" "" "" "2019.04.26.03:48:48 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2019.04.26.03:48:48 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1556264928491 ""}
{ "Info" "" "" "2019.04.26.03:48:48 Info: audio_0_avalon_audio_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"audio_0_avalon_audio_slave_translator\"" {  } {  } 0 0 "2019.04.26.03:48:48 Info: audio_0_avalon_audio_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"audio_0_avalon_audio_slave_translator\"" 0 0 "Shell" 0 -1 1556264928577 ""}
{ "Info" "" "" "2019.04.26.03:48:48 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2019.04.26.03:48:48 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1556264928657 ""}
{ "Info" "" "" "2019.04.26.03:48:48 Info: audio_0_avalon_audio_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"audio_0_avalon_audio_slave_agent\"" {  } {  } 0 0 "2019.04.26.03:48:48 Info: audio_0_avalon_audio_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"audio_0_avalon_audio_slave_agent\"" 0 0 "Shell" 0 -1 1556264928744 ""}
{ "Info" "" "" "2019.04.26.03:48:48 Info: audio_0_avalon_audio_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"audio_0_avalon_audio_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2019.04.26.03:48:48 Info: audio_0_avalon_audio_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"audio_0_avalon_audio_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1556264928889 ""}
{ "Info" "" "" "2019.04.26.03:48:48 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.04.26.03:48:48 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1556264928984 ""}
{ "Info" "" "" "2019.04.26.03:48:49 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.04.26.03:48:49 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1556264929065 ""}
{ "Info" "" "" "2019.04.26.03:48:49 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.04.26.03:48:49 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1556264929155 ""}
{ "Info" "" "" "2019.04.26.03:48:49 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2019.04.26.03:48:49 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1556264929243 ""}
{ "Info" "" "" "2019.04.26.03:48:49 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2019.04.26.03:48:49 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1556264929332 ""}
{ "Info" "" "" "2019.04.26.03:48:49 Info: Filter_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"Filter_0_avalon_slave_0_burst_adapter\"" {  } {  } 0 0 "2019.04.26.03:48:49 Info: Filter_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"Filter_0_avalon_slave_0_burst_adapter\"" 0 0 "Shell" 0 -1 1556264929485 ""}
{ "Info" "" "" "2019.04.26.03:48:50 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.04.26.03:48:50 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1556264930583 ""}
{ "Info" "" "" "2019.04.26.03:48:50 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2019.04.26.03:48:50 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1556264930693 ""}
{ "Info" "" "" "2019.04.26.03:48:50 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.04.26.03:48:50 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1556264930787 ""}
{ "Info" "" "" "2019.04.26.03:48:50 Info: cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 0 "2019.04.26.03:48:50 Info: cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" 0 0 "Shell" 0 -1 1556264930925 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.04.26.03:48:51 Info: Reusing file X:/CPET-561/Lab_9/hw/nios_system/synthesis/submodules" {  } {  } 0 0 "2019.04.26.03:48:51 Info: Reusing file X:/CPET-561/Lab_9/hw/nios_system/synthesis/submodules" 0 0 "Shell" 0 -1 1556264931002 ""}
{ "Info" "" "" "2019.04.26.03:48:51 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.04.26.03:48:51 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1556264931017 ""}
{ "Info" "" "" "2019.04.26.03:48:51 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.04.26.03:48:51 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1556264931103 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.04.26.03:48:51 Info: Reusing file X:/CPET-561/Lab_9/hw/nios_system/synthesis/submodules" {  } {  } 0 0 "2019.04.26.03:48:51 Info: Reusing file X:/CPET-561/Lab_9/hw/nios_system/synthesis/submodules" 0 0 "Shell" 0 -1 1556264931193 ""}
{ "Info" "" "" "2019.04.26.03:48:51 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2019.04.26.03:48:51 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1556264931220 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.04.26.03:48:51 Info: Reusing file X:/CPET-561/Lab_9/hw/nios_system/synthesis/submodules" {  } {  } 0 0 "2019.04.26.03:48:51 Info: Reusing file X:/CPET-561/Lab_9/hw/nios_system/synthesis/submodules" 0 0 "Shell" 0 -1 1556264931304 ""}
{ "Info" "" "" "2019.04.26.03:48:51 Info: Filter_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"Filter_0_avalon_slave_0_rsp_width_adapter\"" {  } {  } 0 0 "2019.04.26.03:48:51 Info: Filter_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"Filter_0_avalon_slave_0_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1556264931332 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.04.26.03:48:51 Info: Reusing file X:/CPET-561/Lab_9/hw/nios_system/synthesis/submodules" {  } {  } 0 0 "2019.04.26.03:48:51 Info: Reusing file X:/CPET-561/Lab_9/hw/nios_system/synthesis/submodules" 0 0 "Shell" 0 -1 1556264931480 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.04.26.03:48:51 Info: Reusing file X:/CPET-561/Lab_9/hw/nios_system/synthesis/submodules" {  } {  } 0 0 "2019.04.26.03:48:51 Info: Reusing file X:/CPET-561/Lab_9/hw/nios_system/synthesis/submodules" 0 0 "Shell" 0 -1 1556264931834 ""}
{ "Info" "" "" "2019.04.26.03:48:52 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.04.26.03:48:52 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1556264932094 ""}
{ "Info" "" "" "2019.04.26.03:48:52 Info: avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" {  } {  } 0 0 "2019.04.26.03:48:52 Info: avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" 0 0 "Shell" 0 -1 1556264932425 ""}
{ "Info" "" "" "2019.04.26.03:48:52 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.04.26.03:48:52 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1556264932504 ""}
{ "Info" "" "" "2019.04.26.03:48:52 Info: error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.04.26.03:48:52 Info: error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1556264932649 ""}
{ "Info" "" "" "2019.04.26.03:48:52 Info: nios_system: Done \"nios_system\" with 42 modules, 84 files" {  } {  } 0 0 "2019.04.26.03:48:52 Info: nios_system: Done \"nios_system\" with 42 modules, 84 files" 0 0 "Shell" 0 -1 1556264932704 ""}
{ "Info" "" "" "2019.04.26.03:48:54 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.04.26.03:48:54 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1556264934435 ""}
{ "Info" "" "" "2019.04.26.03:48:54 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.04.26.03:48:54 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1556264934435 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "nios_system.BAK.qsys nios_system.qsys " "Restoring file \"nios_system.BAK.qsys\" to \"nios_system.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1556264936059 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "nios_system.qsys " "Error upgrading Platform Designer file \"nios_system.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1556264936063 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "nios_system.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"nios_system.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1556264936071 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1556264937988 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 6 s 3 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 6 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556264937988 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 26 03:48:57 2019 " "Processing ended: Fri Apr 26 03:48:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556264937988 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:13 " "Elapsed time: 00:02:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556264937988 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:36 " "Total CPU time (on all processors): 00:02:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556264937988 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1556264937988 ""}
