{
  "module_name": "lcdif_regs.h",
  "hash_id": "019c2de43065259aeff7185faafcb68157216cf76d35403b8420bdbc3c91df72",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/mxsfb/lcdif_regs.h",
  "human_readable_source": " \n \n\n#ifndef __LCDIF_REGS_H__\n#define __LCDIF_REGS_H__\n\n#define REG_SET\t4\n#define REG_CLR\t8\n\n \n#define LCDC_V8_CTRL\t\t\t0x00\n#define LCDC_V8_DISP_PARA\t\t0x10\n#define LCDC_V8_DISP_SIZE\t\t0x14\n#define LCDC_V8_HSYN_PARA\t\t0x18\n#define LCDC_V8_VSYN_PARA\t\t0x1c\n#define LCDC_V8_VSYN_HSYN_WIDTH\t\t0x20\n#define LCDC_V8_INT_STATUS_D0\t\t0x24\n#define LCDC_V8_INT_ENABLE_D0\t\t0x28\n#define LCDC_V8_INT_STATUS_D1\t\t0x30\n#define LCDC_V8_INT_ENABLE_D1\t\t0x34\n#define LCDC_V8_CTRLDESCL0_1\t\t0x200\n#define LCDC_V8_CTRLDESCL0_3\t\t0x208\n#define LCDC_V8_CTRLDESCL_LOW0_4\t0x20c\n#define LCDC_V8_CTRLDESCL_HIGH0_4\t0x210\n#define LCDC_V8_CTRLDESCL0_5\t\t0x214\n#define LCDC_V8_CSC0_CTRL\t\t0x21c\n#define LCDC_V8_CSC0_COEF0\t\t0x220\n#define LCDC_V8_CSC0_COEF1\t\t0x224\n#define LCDC_V8_CSC0_COEF2\t\t0x228\n#define LCDC_V8_CSC0_COEF3\t\t0x22c\n#define LCDC_V8_CSC0_COEF4\t\t0x230\n#define LCDC_V8_CSC0_COEF5\t\t0x234\n#define LCDC_V8_PANIC0_THRES\t\t0x238\n\n#define CTRL_SFTRST\t\t\tBIT(31)\n#define CTRL_CLKGATE\t\t\tBIT(30)\n#define CTRL_BYPASS_COUNT\t\tBIT(19)\n#define CTRL_VSYNC_MODE\t\t\tBIT(18)\n#define CTRL_DOTCLK_MODE\t\tBIT(17)\n#define CTRL_DATA_SELECT\t\tBIT(16)\n#define CTRL_BUS_WIDTH_16\t\t(0 << 10)\n#define CTRL_BUS_WIDTH_8\t\t(1 << 10)\n#define CTRL_BUS_WIDTH_18\t\t(2 << 10)\n#define CTRL_BUS_WIDTH_24\t\t(3 << 10)\n#define CTRL_BUS_WIDTH_MASK\t\t(0x3 << 10)\n#define CTRL_WORD_LENGTH_16\t\t(0 << 8)\n#define CTRL_WORD_LENGTH_8\t\t(1 << 8)\n#define CTRL_WORD_LENGTH_18\t\t(2 << 8)\n#define CTRL_WORD_LENGTH_24\t\t(3 << 8)\n#define CTRL_MASTER\t\t\tBIT(5)\n#define CTRL_DF16\t\t\tBIT(3)\n#define CTRL_DF18\t\t\tBIT(2)\n#define CTRL_DF24\t\t\tBIT(1)\n#define CTRL_RUN\t\t\tBIT(0)\n\n#define CTRL1_RECOVER_ON_UNDERFLOW\tBIT(24)\n#define CTRL1_FIFO_CLEAR\t\tBIT(21)\n#define CTRL1_SET_BYTE_PACKAGING(x)\t(((x) & 0xf) << 16)\n#define CTRL1_GET_BYTE_PACKAGING(x)\t(((x) >> 16) & 0xf)\n#define CTRL1_CUR_FRAME_DONE_IRQ_EN\tBIT(13)\n#define CTRL1_CUR_FRAME_DONE_IRQ\tBIT(9)\n\n#define CTRL2_SET_OUTSTANDING_REQS_1\t0\n#define CTRL2_SET_OUTSTANDING_REQS_2\t(0x1 << 21)\n#define CTRL2_SET_OUTSTANDING_REQS_4\t(0x2 << 21)\n#define CTRL2_SET_OUTSTANDING_REQS_8\t(0x3 << 21)\n#define CTRL2_SET_OUTSTANDING_REQS_16\t(0x4 << 21)\n#define CTRL2_SET_OUTSTANDING_REQS_MASK\t(0x7 << 21)\n\n#define TRANSFER_COUNT_SET_VCOUNT(x)\t(((x) & 0xffff) << 16)\n#define TRANSFER_COUNT_GET_VCOUNT(x)\t(((x) >> 16) & 0xffff)\n#define TRANSFER_COUNT_SET_HCOUNT(x)\t((x) & 0xffff)\n#define TRANSFER_COUNT_GET_HCOUNT(x)\t((x) & 0xffff)\n\n#define VDCTRL0_ENABLE_PRESENT\t\tBIT(28)\n#define VDCTRL0_VSYNC_ACT_HIGH\t\tBIT(27)\n#define VDCTRL0_HSYNC_ACT_HIGH\t\tBIT(26)\n#define VDCTRL0_DOTCLK_ACT_FALLING\tBIT(25)\n#define VDCTRL0_ENABLE_ACT_HIGH\t\tBIT(24)\n#define VDCTRL0_VSYNC_PERIOD_UNIT\tBIT(21)\n#define VDCTRL0_VSYNC_PULSE_WIDTH_UNIT\tBIT(20)\n#define VDCTRL0_HALF_LINE\t\tBIT(19)\n#define VDCTRL0_HALF_LINE_MODE\t\tBIT(18)\n#define VDCTRL0_SET_VSYNC_PULSE_WIDTH(x) ((x) & 0x3ffff)\n#define VDCTRL0_GET_VSYNC_PULSE_WIDTH(x) ((x) & 0x3ffff)\n\n#define VDCTRL2_SET_HSYNC_PERIOD(x)\t((x) & 0x3ffff)\n#define VDCTRL2_GET_HSYNC_PERIOD(x)\t((x) & 0x3ffff)\n\n#define VDCTRL3_MUX_SYNC_SIGNALS\tBIT(29)\n#define VDCTRL3_VSYNC_ONLY\t\tBIT(28)\n#define SET_HOR_WAIT_CNT(x)\t\t(((x) & 0xfff) << 16)\n#define GET_HOR_WAIT_CNT(x)\t\t(((x) >> 16) & 0xfff)\n#define SET_VERT_WAIT_CNT(x)\t\t((x) & 0xffff)\n#define GET_VERT_WAIT_CNT(x)\t\t((x) & 0xffff)\n\n#define VDCTRL4_SET_DOTCLK_DLY(x)\t(((x) & 0x7) << 29)  \n#define VDCTRL4_GET_DOTCLK_DLY(x)\t(((x) >> 29) & 0x7)  \n#define VDCTRL4_SYNC_SIGNALS_ON\t\tBIT(18)\n#define SET_DOTCLK_H_VALID_DATA_CNT(x)\t((x) & 0x3ffff)\n\n#define DEBUG0_HSYNC\t\t\tBIT(26)\n#define DEBUG0_VSYNC\t\t\tBIT(25)\n\n#define AS_CTRL_PS_DISABLE\t\tBIT(23)\n#define AS_CTRL_ALPHA_INVERT\t\tBIT(20)\n#define AS_CTRL_ALPHA(a)\t\t(((a) & 0xff) << 8)\n#define AS_CTRL_FORMAT_RGB565\t\t(0xe << 4)\n#define AS_CTRL_FORMAT_RGB444\t\t(0xd << 4)\n#define AS_CTRL_FORMAT_RGB555\t\t(0xc << 4)\n#define AS_CTRL_FORMAT_ARGB4444\t\t(0x9 << 4)\n#define AS_CTRL_FORMAT_ARGB1555\t\t(0x8 << 4)\n#define AS_CTRL_FORMAT_RGB888\t\t(0x4 << 4)\n#define AS_CTRL_FORMAT_ARGB8888\t\t(0x0 << 4)\n#define AS_CTRL_ENABLE_COLORKEY\t\tBIT(3)\n#define AS_CTRL_ALPHA_CTRL_ROP\t\t(3 << 1)\n#define AS_CTRL_ALPHA_CTRL_MULTIPLY\t(2 << 1)\n#define AS_CTRL_ALPHA_CTRL_OVERRIDE\t(1 << 1)\n#define AS_CTRL_ALPHA_CTRL_EMBEDDED\t(0 << 1)\n#define AS_CTRL_AS_ENABLE\t\tBIT(0)\n\n \n#define CTRL_SW_RESET\t\t\tBIT(31)\n#define CTRL_FETCH_START_OPTION_FPV\t0\n#define CTRL_FETCH_START_OPTION_PWV\tBIT(8)\n#define CTRL_FETCH_START_OPTION_BPV\tBIT(9)\n#define CTRL_FETCH_START_OPTION_RESV\tGENMASK(9, 8)\n#define CTRL_FETCH_START_OPTION_MASK\tGENMASK(9, 8)\n#define CTRL_NEG\t\t\tBIT(4)\n#define CTRL_INV_PXCK\t\t\tBIT(3)\n#define CTRL_INV_DE\t\t\tBIT(2)\n#define CTRL_INV_VS\t\t\tBIT(1)\n#define CTRL_INV_HS\t\t\tBIT(0)\n\n#define DISP_PARA_DISP_ON\t\tBIT(31)\n#define DISP_PARA_SWAP_EN\t\tBIT(30)\n#define DISP_PARA_LINE_PATTERN_UYVY_H\t(0xd << 26)\n#define DISP_PARA_LINE_PATTERN_RGB565\t(0x7 << 26)\n#define DISP_PARA_LINE_PATTERN_RGB888\t(0x0 << 26)\n#define DISP_PARA_LINE_PATTERN_MASK\tGENMASK(29, 26)\n#define DISP_PARA_DISP_MODE_MASK\tGENMASK(25, 24)\n#define DISP_PARA_BGND_R_MASK\t\tGENMASK(23, 16)\n#define DISP_PARA_BGND_G_MASK\t\tGENMASK(15, 8)\n#define DISP_PARA_BGND_B_MASK\t\tGENMASK(7, 0)\n\n#define DISP_SIZE_DELTA_Y(n)\t\t(((n) & 0xffff) << 16)\n#define DISP_SIZE_DELTA_Y_MASK\t\tGENMASK(31, 16)\n#define DISP_SIZE_DELTA_X(n)\t\t((n) & 0xffff)\n#define DISP_SIZE_DELTA_X_MASK\t\tGENMASK(15, 0)\n\n#define HSYN_PARA_BP_H(n)\t\t(((n) & 0xffff) << 16)\n#define HSYN_PARA_BP_H_MASK\t\tGENMASK(31, 16)\n#define HSYN_PARA_FP_H(n)\t\t((n) & 0xffff)\n#define HSYN_PARA_FP_H_MASK\t\tGENMASK(15, 0)\n\n#define VSYN_PARA_BP_V(n)\t\t(((n) & 0xffff) << 16)\n#define VSYN_PARA_BP_V_MASK\t\tGENMASK(31, 16)\n#define VSYN_PARA_FP_V(n)\t\t((n) & 0xffff)\n#define VSYN_PARA_FP_V_MASK\t\tGENMASK(15, 0)\n\n#define VSYN_HSYN_WIDTH_PW_V(n)\t\t(((n) & 0xffff) << 16)\n#define VSYN_HSYN_WIDTH_PW_V_MASK\tGENMASK(31, 16)\n#define VSYN_HSYN_WIDTH_PW_H(n)\t\t((n) & 0xffff)\n#define VSYN_HSYN_WIDTH_PW_H_MASK\tGENMASK(15, 0)\n\n#define INT_STATUS_D0_FIFO_EMPTY\tBIT(24)\n#define INT_STATUS_D0_DMA_DONE\t\tBIT(16)\n#define INT_STATUS_D0_DMA_ERR\t\tBIT(8)\n#define INT_STATUS_D0_VS_BLANK\t\tBIT(2)\n#define INT_STATUS_D0_UNDERRUN\t\tBIT(1)\n#define INT_STATUS_D0_VSYNC\t\tBIT(0)\n\n#define INT_ENABLE_D0_FIFO_EMPTY_EN\tBIT(24)\n#define INT_ENABLE_D0_DMA_DONE_EN\tBIT(16)\n#define INT_ENABLE_D0_DMA_ERR_EN\tBIT(8)\n#define INT_ENABLE_D0_VS_BLANK_EN\tBIT(2)\n#define INT_ENABLE_D0_UNDERRUN_EN\tBIT(1)\n#define INT_ENABLE_D0_VSYNC_EN\t\tBIT(0)\n\n#define INT_STATUS_D1_PLANE_PANIC\tBIT(0)\n\n#define INT_ENABLE_D1_PLANE_PANIC_EN\tBIT(0)\n\n#define CTRLDESCL0_1_HEIGHT(n)\t\t(((n) & 0xffff) << 16)\n#define CTRLDESCL0_1_HEIGHT_MASK\tGENMASK(31, 16)\n#define CTRLDESCL0_1_WIDTH(n)\t\t((n) & 0xffff)\n#define CTRLDESCL0_1_WIDTH_MASK\t\tGENMASK(15, 0)\n\n#define CTRLDESCL0_3_P_SIZE(n)\t\t(((n) << 20) & CTRLDESCL0_3_P_SIZE_MASK)\n#define CTRLDESCL0_3_P_SIZE_MASK\tGENMASK(22, 20)\n#define CTRLDESCL0_3_T_SIZE(n)\t\t(((n) << 16) & CTRLDESCL0_3_T_SIZE_MASK)\n#define CTRLDESCL0_3_T_SIZE_MASK\tGENMASK(17, 16)\n#define CTRLDESCL0_3_PITCH(n)\t\t((n) & 0xffff)\n#define CTRLDESCL0_3_PITCH_MASK\t\tGENMASK(15, 0)\n\n#define CTRLDESCL_HIGH0_4_ADDR_HIGH(n)\t((n) & 0xf)\n#define CTRLDESCL_HIGH0_4_ADDR_HIGH_MASK\tGENMASK(3, 0)\n\n#define CTRLDESCL0_5_EN\t\t\tBIT(31)\n#define CTRLDESCL0_5_SHADOW_LOAD_EN\tBIT(30)\n#define CTRLDESCL0_5_BPP_16_RGB565\t(0x4 << 24)\n#define CTRLDESCL0_5_BPP_16_ARGB1555\t(0x5 << 24)\n#define CTRLDESCL0_5_BPP_16_ARGB4444\t(0x6 << 24)\n#define CTRLDESCL0_5_BPP_YCbCr422\t(0x7 << 24)\n#define CTRLDESCL0_5_BPP_24_RGB888\t(0x8 << 24)\n#define CTRLDESCL0_5_BPP_32_ARGB8888\t(0x9 << 24)\n#define CTRLDESCL0_5_BPP_32_ABGR8888\t(0xa << 24)\n#define CTRLDESCL0_5_BPP_MASK\t\tGENMASK(27, 24)\n#define CTRLDESCL0_5_YUV_FORMAT_Y2VY1U\t(0x0 << 14)\n#define CTRLDESCL0_5_YUV_FORMAT_Y2UY1V\t(0x1 << 14)\n#define CTRLDESCL0_5_YUV_FORMAT_VY2UY1\t(0x2 << 14)\n#define CTRLDESCL0_5_YUV_FORMAT_UY2VY1\t(0x3 << 14)\n#define CTRLDESCL0_5_YUV_FORMAT_MASK\tGENMASK(15, 14)\n\n#define CSC0_CTRL_CSC_MODE_YUV2RGB\t(0x0 << 1)\n#define CSC0_CTRL_CSC_MODE_YCbCr2RGB\t(0x1 << 1)\n#define CSC0_CTRL_CSC_MODE_RGB2YUV\t(0x2 << 1)\n#define CSC0_CTRL_CSC_MODE_RGB2YCbCr\t(0x3 << 1)\n#define CSC0_CTRL_CSC_MODE_MASK\t\tGENMASK(2, 1)\n#define CSC0_CTRL_BYPASS\t\tBIT(0)\n\n#define CSC0_COEF0_A2(n)\t\t(((n) << 16) & CSC0_COEF0_A2_MASK)\n#define CSC0_COEF0_A2_MASK\t\tGENMASK(26, 16)\n#define CSC0_COEF0_A1(n)\t\t((n) & CSC0_COEF0_A1_MASK)\n#define CSC0_COEF0_A1_MASK\t\tGENMASK(10, 0)\n\n#define CSC0_COEF1_B1(n)\t\t(((n) << 16) & CSC0_COEF1_B1_MASK)\n#define CSC0_COEF1_B1_MASK\t\tGENMASK(26, 16)\n#define CSC0_COEF1_A3(n)\t\t((n) & CSC0_COEF1_A3_MASK)\n#define CSC0_COEF1_A3_MASK\t\tGENMASK(10, 0)\n\n#define CSC0_COEF2_B3(n)\t\t(((n) << 16) & CSC0_COEF2_B3_MASK)\n#define CSC0_COEF2_B3_MASK\t\tGENMASK(26, 16)\n#define CSC0_COEF2_B2(n)\t\t((n) & CSC0_COEF2_B2_MASK)\n#define CSC0_COEF2_B2_MASK\t\tGENMASK(10, 0)\n\n#define CSC0_COEF3_C2(n)\t\t(((n) << 16) & CSC0_COEF3_C2_MASK)\n#define CSC0_COEF3_C2_MASK\t\tGENMASK(26, 16)\n#define CSC0_COEF3_C1(n)\t\t((n) & CSC0_COEF3_C1_MASK)\n#define CSC0_COEF3_C1_MASK\t\tGENMASK(10, 0)\n\n#define CSC0_COEF4_D1(n)\t\t(((n) << 16) & CSC0_COEF4_D1_MASK)\n#define CSC0_COEF4_D1_MASK\t\tGENMASK(24, 16)\n#define CSC0_COEF4_C3(n)\t\t((n) & CSC0_COEF4_C3_MASK)\n#define CSC0_COEF4_C3_MASK\t\tGENMASK(10, 0)\n\n#define CSC0_COEF5_D3(n)\t\t(((n) << 16) & CSC0_COEF5_D3_MASK)\n#define CSC0_COEF5_D3_MASK\t\tGENMASK(24, 16)\n#define CSC0_COEF5_D2(n)\t\t((n) & CSC0_COEF5_D2_MASK)\n#define CSC0_COEF5_D2_MASK\t\tGENMASK(8, 0)\n\n#define PANIC0_THRES_LOW_MASK\t\tGENMASK(24, 16)\n#define PANIC0_THRES_HIGH_MASK\t\tGENMASK(8, 0)\n#define PANIC0_THRES_MAX\t\t511\n\n#define LCDIF_MIN_XRES\t\t\t120\n#define LCDIF_MIN_YRES\t\t\t120\n#define LCDIF_MAX_XRES\t\t\t0xffff\n#define LCDIF_MAX_YRES\t\t\t0xffff\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}