#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov  5 07:24:16 2020
# Process ID: 2036
# Current directory: Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/synth_1
# Command line: vivado.exe -log alu_regfile_vio_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu_regfile_vio_top.tcl
# Log file: Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/synth_1/alu_regfile_vio_top.vds
# Journal file: Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source alu_regfile_vio_top.tcl -notrace
Command: synth_design -top alu_regfile_vio_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 380 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 472.000 ; gain = 95.910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_regfile_vio_top' [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile_vio_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_regfile' [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/reg_file.v:3]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (1#1) [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/reg_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'eightbit_alu' [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/eightbit_alu.v:3]
INFO: [Synth 8-226] default block is never used [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/eightbit_alu.v:12]
INFO: [Synth 8-6155] done synthesizing module 'eightbit_alu' (2#1) [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/eightbit_alu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alu_regfile' (3#1) [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile.v:3]
WARNING: [Synth 8-350] instance 'ALU_RegFile' of module 'alu_regfile' requires 19 connections, but only 18 given [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile_vio_top.v:53]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/synth_1/.Xil/Vivado-2036-vm-41-Xilinx/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (4#1) [Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/synth_1/.Xil/Vivado-2036-vm-41-Xilinx/realtime/vio_0_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'probe_out8' does not match port width (8) of module 'vio_0' [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile_vio_top.v:96]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio'. This will prevent further optimization [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile_vio_top.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ALU_RegFile'. This will prevent further optimization [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile_vio_top.v:53]
INFO: [Synth 8-6155] done synthesizing module 'alu_regfile_vio_top' (5#1) [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile_vio_top.v:23]
WARNING: [Synth 8-3331] design alu_regfile has unconnected port zero_register[7]
WARNING: [Synth 8-3331] design alu_regfile has unconnected port zero_register[6]
WARNING: [Synth 8-3331] design alu_regfile has unconnected port zero_register[5]
WARNING: [Synth 8-3331] design alu_regfile has unconnected port zero_register[4]
WARNING: [Synth 8-3331] design alu_regfile has unconnected port zero_register[3]
WARNING: [Synth 8-3331] design alu_regfile has unconnected port zero_register[2]
WARNING: [Synth 8-3331] design alu_regfile has unconnected port zero_register[1]
WARNING: [Synth 8-3331] design alu_regfile has unconnected port zero_register[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 527.141 ; gain = 151.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 527.141 ; gain = 151.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 527.141 ; gain = 151.051
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio'
Finished Parsing XDC File [z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio'
Parsing XDC File [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/constrs_1/new/eightbit_alu_regfile.xdc]
Finished Parsing XDC File [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/constrs_1/new/eightbit_alu_regfile.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/constrs_1/new/eightbit_alu_regfile.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alu_regfile_vio_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alu_regfile_vio_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 877.070 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 877.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 877.070 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 877.070 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 878.637 ; gain = 502.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 878.637 ; gain = 502.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vio. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 878.637 ; gain = 502.547
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "mem_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 878.637 ; gain = 502.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 6     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reg_file 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 6     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module eightbit_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 2     
Module alu_regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design alu_regfile has unconnected port zero_register[7]
WARNING: [Synth 8-3331] design alu_regfile has unconnected port zero_register[6]
WARNING: [Synth 8-3331] design alu_regfile has unconnected port zero_register[5]
WARNING: [Synth 8-3331] design alu_regfile has unconnected port zero_register[4]
WARNING: [Synth 8-3331] design alu_regfile has unconnected port zero_register[3]
WARNING: [Synth 8-3331] design alu_regfile has unconnected port zero_register[2]
WARNING: [Synth 8-3331] design alu_regfile has unconnected port zero_register[1]
WARNING: [Synth 8-3331] design alu_regfile has unconnected port zero_register[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 878.637 ; gain = 502.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 880.445 ; gain = 504.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 890.836 ; gain = 514.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 891.855 ; gain = 515.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 891.855 ; gain = 515.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 891.855 ; gain = 515.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 891.855 ; gain = 515.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 891.855 ; gain = 515.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 891.855 ; gain = 515.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 891.855 ; gain = 515.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |vio_0  |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     2|
|4     |LUT1   |     1|
|5     |LUT2   |    18|
|6     |LUT3   |    12|
|7     |LUT5   |    24|
|8     |LUT6   |    36|
|9     |MUXF7  |     8|
|10    |FDRE   |    54|
|11    |IBUF   |     2|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-------------+------+
|      |Instance        |Module       |Cells |
+------+----------------+-------------+------+
|1     |top             |             |   194|
|2     |  ALU_RegFile   |alu_regfile  |   154|
|3     |    eigtbit_alu |eightbit_alu |     2|
|4     |    reg_file    |reg_file     |   150|
+------+----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 891.855 ; gain = 515.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 891.855 ; gain = 164.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 891.855 ; gain = 515.766
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 902.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 902.207 ; gain = 534.789
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 902.207 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/synth_1/alu_regfile_vio_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alu_regfile_vio_top_utilization_synth.rpt -pb alu_regfile_vio_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 07:25:02 2020...
