MIME Version Server CERN pre Date Monday Nov GMT Content Type text html Content Length Last Modified Sunday Sep GMT Rajendra Boppana Rajendra Boppana Associate Professor Mail boppana utsa edu Phone div office Fax Postal Address The University Texas San Antonio Division Computer Science North Loop West San Antonio USA Education Computer Engineering University Southern California Tech Computer Technology IIT New Delhi India Tech Electronics and Telecommun Engin University Mysore India Areas Interest Computer Architecture Fault Tolerance Networks and Parallel Processing Summary Research interested integrating the access nonlocal data and message routing multicomputers and distributed shared memory multiprocessors Current directory based cache protocols are not designed exploit multicast hardware that likely provided future wormhole routers currently investigating new cache protocols take advantage network abilities and new routing protocols that support cache coherence and synchronization traffic efficiently One possible solution may lead the design integrated router and cache controllers recent work have investigated methods enhance known wormhole routing algorithms handle faults deadlock issues multicast communication and design new wormhole routing algorithms applying results fault tolerant and multicast communication current router designs such the multichip routers implemented Cray study the design next generation routers and switch fabrics for high speed local area networks Representative Publications Boppana and Chalasani Fault Tolerant Wormhole Routing Algorithms for Mesh Networks IEEE Transactions Computers vol July Related conference publications ICS ISPAN ICPP EURO PAR HPCA Chalasani and Boppana Fault Tolerant Wormhole Routing Tori IEE Proceedings Computers and Digital Techniques vol November Based conference publication ICS Boppana and Chalasani Framework for Designing Deadlock Free Wormhole Routing Algorithms IEEE Transactions Parallel and Distributed Systems vol February Related conference publications IPPS ISCA Chalasani and Boppana Communication Multicomputers with Nonconvex Faults IEEE Transactions Computers accepted for publication Based conference publication EURO PAR Boppana and Chalasani Comparison Adaptive Wormhole Routing Algorithms Annual Int Symp Computer Architecture May Boppana Chalasani and Raghavendra Multicast Wormhole Routing Multicomputers Sixth IEEE Symp Par and Distr Processing October Further work UTSA Technical Report Boppana and Chalasani Fault Tolerant Multicast Communication Multicomputers Int Conf Parallel Processing August Chalasani and Boppana Fault Tolerance with Multimodule Routers Int Symp High Performance Comput Arch February Reseach collaborators Suresh Chalasani Raghavendra 