$date
	Fri Sep 20 20:36:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_NOR_NAND_implementation $end
$var wire 1 ! f_ORIGINAL $end
$var wire 1 " f_NOR $end
$var wire 1 # f_NAND $end
$var reg 1 $ w $end
$var reg 1 % x $end
$var reg 1 & y $end
$var reg 1 ' z $end
$scope module g_NAND_implementation $end
$var wire 1 # f_NAND $end
$var wire 1 ( nw $end
$var wire 1 ) nx $end
$var wire 1 * ny $end
$var wire 1 + nz $end
$var wire 1 $ w $end
$var wire 1 , w1 $end
$var wire 1 - w2 $end
$var wire 1 . w3 $end
$var wire 1 % x $end
$var wire 1 & y $end
$var wire 1 ' z $end
$upscope $end
$scope module g_NOR_implementation $end
$var wire 1 / f $end
$var wire 1 " f_NOR $end
$var wire 1 0 nw $end
$var wire 1 1 nx $end
$var wire 1 2 ny $end
$var wire 1 3 nz $end
$var wire 1 $ w $end
$var wire 1 4 w1 $end
$var wire 1 5 w2 $end
$var wire 1 6 w3 $end
$var wire 1 % x $end
$var wire 1 & y $end
$var wire 1 ' z $end
$upscope $end
$scope module g_original_implimentation $end
$var wire 1 7 a $end
$var wire 1 8 b $end
$var wire 1 9 c $end
$var wire 1 ! f_ORIGINAL $end
$var wire 1 $ w $end
$var wire 1 % x $end
$var wire 1 & y $end
$var wire 1 ' z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
19
18
07
16
15
04
13
12
11
10
0/
0.
0-
1,
1+
1*
1)
1(
0'
0&
0%
0$
1#
1"
1!
$end
#10
0#
0"
0!
1-
1.
1/
08
09
0+
03
05
06
1'
#20
1#
1"
1!
0.
0/
19
1+
13
16
0*
02
0'
1&
#30
0#
0"
0!
1.
1/
09
0+
03
06
1'
#40
1#
1"
1!
0.
19
0-
0/
18
1+
13
16
1*
12
15
0)
01
0'
0&
1%
#50
0#
0"
0!
1-
1.
1/
08
09
0+
03
05
06
1'
#60
1#
1"
1!
0.
0/
19
1+
13
16
0*
02
0'
1&
#70
0#
0"
0!
1.
1/
09
0+
03
06
1'
#80
1#
1"
1!
0-
18
0,
0/
17
1+
13
1*
12
15
1)
11
14
0(
00
0'
0&
0%
1$
#90
1-
08
0+
03
05
1'
#100
1+
13
0*
02
0'
1&
#110
0+
03
1'
#120
0-
18
1,
07
1+
13
1*
12
15
0)
01
04
0'
0&
1%
#130
0#
0"
0!
1-
1/
08
0+
03
05
1'
#140
1+
13
0*
02
0'
1&
#150
0+
03
1'
#200
