Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Aug 21 15:04:31 2018
| Host         : scotch008 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 13
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| TIMING-10 | Warning  | Missing property on synchronizer               | 1          |
| TIMING-18 | Warning  | Missing input or output delay                  | 8          |
| TIMING-38 | Warning  | Bus skew constraint applied on multiple clocks | 1          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects    | 3          |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ja_pin10_io relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ja_pin1_io relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ja_pin2_io relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ja_pin3_io relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ja_pin4_io relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ja_pin7_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ja_pin8_io relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ja_pin9_io relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-38#1 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 19 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_PULSE_S2AX_1_CDC/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '8' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0.xdc (Line: 49)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '7' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0.xdc (Line: 48)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/*rstblk*/*PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '10' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0.xdc (Line: 52)
Related violations: <none>


