Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 341BE5F9718
	for <lists+qemu-devel@lfdr.de>; Mon, 10 Oct 2022 04:50:57 +0200 (CEST)
Received: from localhost ([::1]:54758 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1ohisa-000324-0n
	for lists+qemu-devel@lfdr.de; Sun, 09 Oct 2022 22:50:56 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:44110)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1ohipj-0000Jo-2o; Sun, 09 Oct 2022 22:47:59 -0400
Received: from mail-pj1-x102c.google.com ([2607:f8b0:4864:20::102c]:44671)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1ohipg-0001GJ-9J; Sun, 09 Oct 2022 22:47:58 -0400
Received: by mail-pj1-x102c.google.com with SMTP id
 t10-20020a17090a4e4a00b0020af4bcae10so9210865pjl.3; 
 Sun, 09 Oct 2022 19:47:55 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112;
 h=cc:to:subject:message-id:date:from:in-reply-to:references
 :mime-version:from:to:cc:subject:date:message-id:reply-to;
 bh=Ir+yeHXDHGBg/6XxeRZhpuS7ZtUC2860tY5wMhYX2q4=;
 b=ZV4IR1oME8l85t4M+YXa6cVdUJh7+2ZXQbTk+QhQCwV3HR0Lc+r/ubuLR51MHBYqEu
 0sYHj1AUEYlp0Tz2PEZp/dQSelL1+iMD930NMrtbPOuPnif8R7xUMhoTu59O3cO0yyON
 EDUZ1NNRICmkiOp6cJURMh8C9VlYgX4/sm3G/Llm8MTCH9Vs58zyPyvk13WAvhm/1CQm
 Kgq6lp5jeDMZnRe3aSNVSzVrah2UQRLkP196wvwFK4p8TDsnGmWLiE0eZLbu9hEzfsq1
 kSfbBClWA7YETQA1AUopcJ0PgV5jwYUezdO+AzcO3W6+fesu7h+shH+YKFAAKChb7gAG
 IJFQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=cc:to:subject:message-id:date:from:in-reply-to:references
 :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id
 :reply-to;
 bh=Ir+yeHXDHGBg/6XxeRZhpuS7ZtUC2860tY5wMhYX2q4=;
 b=7CoZQbRCuQACpxkkVJPwYbASJQpC4SdxnC0JrwRLvTmID26StVc4MpSVy1nKsMq+3t
 6Sd0A1XZ5WzhsX5/I5x7g9Vo/pwvlT0X9IMom6xDqpONQaSNmWhjgY6VqREgyizh4VVc
 NZZ7HseMKkJbiQr/LsZdNEHX3HZzpMIUq3m8HcXZB9JGm4xNU9YEUXs5dn7G57Lv3A+q
 pMzSYR4PwXPyjhpSR/w+D2h9CsrTF4Qpv2Paqip9X1HFa9KMXuP2MKC5q+huYHnrkCKU
 ZrJo3qz+3fzEayy1KR5UeX7SdwdDupc/B2xQkJYX8LEOiWPZrtLwBK8bvqSPC0CD8eiY
 zvgA==
X-Gm-Message-State: ACrzQf3QjrDfLp4W7U6QeDC210zcEikTkcQ62Q2pmgPJ33E/W8SO4DB3
 k7Ds8129E3gVUMkW9RNU2Pt6uOrrr8CS8uDyf3o=
X-Google-Smtp-Source: AMsMyM54aZ/DX5oWhiyC667qBC0IUDzGYV8s7n2lzM1Iusdpg/aD37YCq3YPr9MzyC2ozrVrxdARlNNGSEVSuVuLx/8=
X-Received: by 2002:a17:903:32c4:b0:178:5206:b396 with SMTP id
 i4-20020a17090332c400b001785206b396mr16801371plr.99.1665370074311; Sun, 09
 Oct 2022 19:47:54 -0700 (PDT)
MIME-Version: 1.0
References: <20220928050827.319293-1-wilfred.mallawa@opensource.wdc.com>
 <20220928050827.319293-2-wilfred.mallawa@opensource.wdc.com>
In-Reply-To: <20220928050827.319293-2-wilfred.mallawa@opensource.wdc.com>
From: Alistair Francis <alistair23@gmail.com>
Date: Mon, 10 Oct 2022 12:47:27 +1000
Message-ID: <CAKmqyKPL30vnO_LbFJxXASdVK6tdcrpVyn+q4Y5PVrw7x7P0yw@mail.gmail.com>
Subject: Re: [PATCH v1 1/2] hw/misc: add ibex lifecycle controller
To: Wilfred Mallawa <wilfred.mallawa@opensource.wdc.com>
Cc: Alistair.Francis@wdc.com, palmer@dabbelt.com, bin.meng@windriver.com, 
 qemu-riscv@nongnu.org, qemu-devel@nongnu.org, 
 Wilfred Mallawa <wilfred.mallawa@wdc.com>
Content-Type: text/plain; charset="UTF-8"
Received-SPF: pass client-ip=2607:f8b0:4864:20::102c;
 envelope-from=alistair23@gmail.com; helo=mail-pj1-x102c.google.com
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Wed, Sep 28, 2022 at 3:11 PM Wilfred Mallawa
<wilfred.mallawa@opensource.wdc.com> wrote:
>
> From: Wilfred Mallawa <wilfred.mallawa@wdc.com>
>
> Device model for the OpenTitan lifecycle controller as per [1].
>
> Addition of this model is the first of many steps to adding `boot_rom`
> support for OpenTitan. The OpenTitan `boot_rom` needs to access the
> lifecycle controller during the init/test sequence before it jumps to
> flash. With this model, we can get past the lifecycle controller stages
> in boot.
>
> Currently the supported functionality is limited.
>
> [1] https://docs.opentitan.org/hw/ip/lc_ctrl/doc/
>
> Signed-off-by: Wilfred Mallawa <wilfred.mallawa@wdc.com>
> ---
>  hw/misc/ibex_lc_ctrl.c         | 287 +++++++++++++++++++++++++++++++++
>  hw/misc/meson.build            |   3 +
>  hw/misc/trace-events           |   5 +
>  include/hw/misc/ibex_lc_ctrl.h | 121 ++++++++++++++
>  4 files changed, 416 insertions(+)
>  create mode 100644 hw/misc/ibex_lc_ctrl.c
>  create mode 100644 include/hw/misc/ibex_lc_ctrl.h
>
> diff --git a/hw/misc/ibex_lc_ctrl.c b/hw/misc/ibex_lc_ctrl.c
> new file mode 100644
> index 0000000000..f034a92a9c
> --- /dev/null
> +++ b/hw/misc/ibex_lc_ctrl.c
> @@ -0,0 +1,287 @@
> +/*
> + * QEMU model of the Ibex Life Cycle Controller
> + * SPEC Reference: https://docs.opentitan.org/hw/ip/lc_ctrl/doc/
> + *
> + * Copyright (C) 2022 Western Digital
> + *
> + * Permission is hereby granted, free of charge, to any person obtaining a copy
> + * of this software and associated documentation files (the "Software"), to deal
> + * in the Software without restriction, including without limitation the rights
> + * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
> + * copies of the Software, and to permit persons to whom the Software is
> + * furnished to do so, subject to the following conditions:
> + *
> + * The above copyright notice and this permission notice shall be included in
> + * all copies or substantial portions of the Software.
> + *
> + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
> + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
> + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
> + * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
> + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
> + * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
> + * THE SOFTWARE.
> + */
> +
> +#include "qemu/osdep.h"
> +#include "qemu/log.h"
> +#include "qemu/module.h"
> +#include "hw/misc/ibex_lc_ctrl.h"
> +#include "hw/irq.h"
> +#include "hw/qdev-properties.h"
> +#include "hw/qdev-properties-system.h"
> +#include "migration/vmstate.h"
> +#include "trace.h"
> +
> +REG32(ALERT_TEST, 0x00)
> +    FIELD(ALERT_TEST, FETAL_PROG_ERR, 0, 1)
> +    FIELD(ALERT_TEST, FETAL_STATE_ERR, 1, 1)
> +    FIELD(ALERT_TEST, FETAL_BUS_INTEG_ERR, 2, 1)
> +REG32(CTRL_STATUS, 0x04)
> +    FIELD(CTRL_STATUS, READY, 0, 1)
> +    FIELD(CTRL_STATUS, TRANSITION_SUCCESSFUL, 0, 1)
> +    FIELD(CTRL_STATUS, TRANSITION_COUNT_ERROR, 1, 1)
> +    FIELD(CTRL_STATUS, TRANSITION_ERROR, 2, 1)
> +    FIELD(CTRL_STATUS, TOKEN_ERROR, 3, 1)
> +    FIELD(CTRL_STATUS, FLASH_RMA_ERROR, 4, 1)
> +    FIELD(CTRL_STATUS, OTP_ERROR, 5, 1)
> +    FIELD(CTRL_STATUS, STATE_ERROR, 6, 1)
> +    FIELD(CTRL_STATUS, BUS_INTEG_ERROR, 7, 1)
> +    FIELD(CTRL_STATUS, OTP_PARTITION_ERROR, 8, 1)
> +REG32(CLAIM_TRANSITION_IF, 0x08)
> +     FIELD(CLAIM_TRANSITION_IF, MUTEX, 0, 8)
> +REG32(TRANSITION_REGWEN , 0x0C)
> +     FIELD(TRANSITION_REGWEN , TRANSITION_REGWEN, 0, 1)
> +REG32(TRANSITION_CMD , 0x10)
> +     FIELD(TRANSITION_CMD , START, 0, 1)
> +REG32(TRANSITION_CTRL , 0x14)
> +     FIELD(TRANSITION_CTRL , EXT_CLOCK_EN, 0, 1)
> +REG32(TRANSITION_TOKEN_0 , 0x18)
> +     FIELD(TRANSITION_TOKEN_0 , TRANSITION_TOKEN_0, 0, 32)
> +REG32(TRANSITION_TOKEN_1 , 0x1C)
> +     FIELD(TRANSITION_TOKEN_1 , TRANSITION_TOKEN_1, 0, 32)
> +REG32(TRANSITION_TOKEN_2 , 0x20)
> +     FIELD(TRANSITION_TOKEN_2 , TRANSITION_TOKEN_2, 0, 32)
> +REG32(TRANSITION_TOKEN_3 , 0x24)
> +     FIELD(TRANSITION_TOKEN_3 , TRANSITION_TOKEN_3, 0, 32)
> +REG32(TRANSITION_TARGET , 0x28)
> +     FIELD(TRANSITION_TARGET , STATE, 0, 30)
> +REG32(OTP_VENDOR_TEST_CTRL , 0x2C)
> +     FIELD(OTP_VENDOR_TEST_CTRL , OTP_VENDOR_TEST_CTRL, 0, 32)
> +REG32(OTP_VENDOR_TEST_STATUS , 0x30)
> +     FIELD(OTP_VENDOR_TEST_STATUS , OTP_VENDOR_TEST_STATUS, 0, 32)
> +REG32(LC_STATE , 0x34)
> +     FIELD(LC_STATE , STATE, 0, 30)
> +REG32(LC_TRANSITION_CNT , 0x38)
> +     FIELD(LC_TRANSITION_CNT , CNT, 0, 5)
> +REG32(LC_ID_STATE , 0x3C)
> +     FIELD(LC_ID_STATE , STATE, 0, 32)
> +REG32(HW_REV , 0x40)
> +     FIELD(HW_REV , CHIP_REV, 0, 16)
> +     FIELD(HW_REV , CHIP_GEN, 16, 16)
> +REG32(DEVICE_ID_0 , 0x44)
> +     FIELD(DEVICE_ID_0 , DEVICE_ID_0, 0, 32)
> +REG32(DEVICE_ID_1 , 0x48)
> +     FIELD(DEVICE_ID_1 , DEVICE_ID_2, 0, 32)
> +REG32(DEVICE_ID_2 , 0x4C)
> +     FIELD(DEVICE_ID_2 , DEVICE_ID_2, 0, 32)
> +REG32(DEVICE_ID_3 , 0x50)
> +     FIELD(DEVICE_ID_3 , DEVICE_ID_3, 0, 32)
> +REG32(DEVICE_ID_4 , 0x54)
> +     FIELD(DEVICE_ID_4 , DEVICE_ID_4, 0, 32)
> +REG32(DEVICE_ID_5 , 0x58)
> +     FIELD(DEVICE_ID_5 , DEVICE_ID_5, 0, 32)
> +REG32(DEVICE_ID_6 , 0x5C)
> +     FIELD(DEVICE_ID_6 , DEVICE_ID_6, 0, 32)
> +REG32(DEVICE_ID_7 , 0x60)
> +     FIELD(DEVICE_ID_7 , DEVICE_ID_7, 0, 32)
> +REG32(MANUF_STATE_0 , 0x64)
> +     FIELD(MANUF_STATE_0 , MANUF_STATE_0, 0, 32)
> +REG32(MANUF_STATE_1 , 0x68)
> +     FIELD(MANUF_STATE_1 , MANUF_STATE_1, 0, 32)
> +REG32(MANUF_STATE_2 , 0x6C)
> +     FIELD(MANUF_STATE_2 , MANUF_STATE_2, 0, 32)
> +REG32(MANUF_STATE_3 , 0x70)
> +     FIELD(MANUF_STATE_3 , MANUF_STATE_3, 0, 32)
> +REG32(MANUF_STATE_4 , 0x74)
> +     FIELD(MANUF_STATE_4 , MANUF_STATE_4, 0, 32)
> +REG32(MANUF_STATE_5 , 0x78)
> +     FIELD(MANUF_STATE_5 , MANUF_STATE_5, 0, 32)
> +REG32(MANUF_STATE_6 , 0x7C)
> +     FIELD(MANUF_STATE_6 , MANUF_STATE_6, 0, 32)
> +REG32(MANUF_STATE_7 , 0x80)
> +     FIELD(MANUF_STATE_7 , MANUF_STATE_7, 0, 32)
> +
> +static void ibex_lc_reset(DeviceState *dev)
> +{
> +    IbexLCState *s = IBEX_LC_CTRL(dev);
> +
> +    trace_ibex_lc_general("Resetting Ibex Life-cycle IP");
> +
> +    /* Set all register values to spec defaults */
> +    s->regs[IBEX_LC_CTRL_ALERT_TEST]                = 0x00;
> +    s->regs[IBEX_CTRL_STATUS]                       = 0x00;
> +    s->regs[IBEX_CTRL_CLAIM_TRANSITION_IF]          = 0x69;
> +    s->regs[IBEX_LC_CTRL_TRANSITION_REGWEN]         = 0x0C;
> +    s->regs[IBEX_LC_CTRL_TRANSITION_CMD]            = 0x10;
> +    s->regs[IBEX_LC_CTRL_TRANSITION_CTRL]           = 0x14;
> +    s->regs[IBEX_LC_CTRL_TRANSITION_TOKEN_0]        = 0x00;
> +    s->regs[IBEX_LC_CTRL_TRANSITION_TOKEN_1]        = 0x00;
> +    s->regs[IBEX_LC_CTRL_TRANSITION_TOKEN_2]        = 0x00;
> +    s->regs[IBEX_LC_CTRL_TRANSITION_TOKEN_3]        = 0x00;
> +    s->regs[IBEX_LC_CTRL_TRANSITION_TARGET]         = 0x00;
> +    s->regs[IBEX_LC_CTRL_OTP_VENDOR_TEST_CTRL]      = 0x00;
> +    s->regs[IBEX_LC_CTRL_OTP_VENDOR_TEST_STATUS]    = 0x00;
> +    /* This is checked by the boot rom to set state */
> +    s->regs[IBEX_LC_CTRL_LC_STATE]                  = LC_STATE_TEST_UNLOCKED0;
> +    s->regs[IBEX_LC_CTRL_LC_TRANSITION_CNT]         = 0x00;
> +    s->regs[IBEX_LC_CTRL_LC_ID_STATE]               = 0x00;
> +    s->regs[IBEX_LC_CTRL_HW_REV]                    = 0x00;
> +    s->regs[IBEX_LC_CTRL_DEVICE_ID_0]               = 0x00;
> +    s->regs[IBEX_LC_CTRL_DEVICE_ID_1]               = 0x00;
> +    s->regs[IBEX_LC_CTRL_DEVICE_ID_2]               = 0x00;
> +    s->regs[IBEX_LC_CTRL_DEVICE_ID_3]               = 0x00;
> +    s->regs[IBEX_LC_CTRL_DEVICE_ID_4]               = 0x00;
> +    s->regs[IBEX_LC_CTRL_DEVICE_ID_5]               = 0x00;
> +    s->regs[IBEX_LC_CTRL_DEVICE_ID_6]               = 0x00;
> +    s->regs[IBEX_LC_CTRL_DEVICE_ID_7]               = 0x00;
> +    s->regs[IBEX_LC_CTRL_MANUF_STATE_0]             = 0x00;
> +    s->regs[IBEX_LC_CTRL_MANUF_STATE_1]             = 0x00;
> +    s->regs[IBEX_LC_CTRL_MANUF_STATE_2]             = 0x00;
> +    s->regs[IBEX_LC_CTRL_MANUF_STATE_3]             = 0x00;
> +    s->regs[IBEX_LC_CTRL_MANUF_STATE_4]             = 0x00;
> +    s->regs[IBEX_LC_CTRL_MANUF_STATE_5]             = 0x00;
> +    s->regs[IBEX_LC_CTRL_MANUF_STATE_6]             = 0x00;
> +    s->regs[IBEX_LC_CTRL_MANUF_STATE_7]             = 0x00;
> +}
> +
> +static uint64_t ibex_lc_read(void *opaque, hwaddr addr,
> +                                     unsigned int size)
> +{
> +    IbexLCState *s = opaque;
> +    uint32_t reg_val = 0;
> +
> +    trace_ibex_lc_read(addr, size);
> +    /* Match reg index */
> +    addr = addr >> 2;
> +
> +    /* The only wo register is IBEX_LC_CTRL_ALERT_TEST, let's skip it */
> +    switch (addr) {
> +    case IBEX_CTRL_STATUS...IBEX_LC_CTRL_MANUF_STATE_7:
> +        reg_val = s->regs[addr];
> +        break;
> +    default:
> +        qemu_log_mask(LOG_GUEST_ERROR, "Bad offset 0x%" HWADDR_PRIx "\n",
> +                        addr << 2);
> +    }
> +    return reg_val;
> +}
> +
> +static void ibex_lc_write(void *opaque, hwaddr addr,
> +                                uint64_t val64, unsigned int size)
> +{
> +    IbexLCState *s = opaque;
> +    uint32_t val32 = val64;
> +
> +    trace_ibex_lc_write(addr, size, val64);
> +
> +    /* Match reg index */
> +    addr = addr >> 2;
> +    switch (addr) {
> +    /* Skipping any R/O registers */
> +    case IBEX_LC_CTRL_ALERT_TEST:
> +        s->regs[addr] = val32;
> +        qemu_log_mask(LOG_UNIMP,
> +                      "%s: LC_CTRL_ALERT_TEST not supported\n", __func__);
> +        break;
> +    case IBEX_CTRL_CLAIM_TRANSITION_IF:
> +        s->regs[addr] = val32;
> +        qemu_log_mask(LOG_UNIMP,
> +                      "%s: LC_CTRL_CLAIM_TRANSITION_IF not supported\n",
> +                      __func__);
> +        break;
> +    case IBEX_LC_CTRL_TRANSITION_CMD:
> +        s->regs[addr] = val32;
> +        qemu_log_mask(LOG_UNIMP,
> +                      "%s: LC_CTRL_TRANSITION_CMD not supported\n", __func__);
> +        break;
> +    case IBEX_LC_CTRL_TRANSITION_CTRL:
> +        s->regs[addr] = val32;
> +        qemu_log_mask(LOG_UNIMP,
> +                      "%s: LC_CTRL_TRANSITION_CTRL not supported\n", __func__);
> +        break;
> +    case IBEX_LC_CTRL_TRANSITION_TOKEN_0...IBEX_LC_CTRL_TRANSITION_TOKEN_3:
> +        s->regs[addr] = val32;
> +        qemu_log_mask(LOG_UNIMP,
> +                      "%s: LC_CTRL_TRANSITION_TOKENS not supported\n",
> +                      __func__);
> +        break;
> +    case IBEX_LC_CTRL_TRANSITION_TARGET:
> +        s->regs[addr] = val32;
> +        qemu_log_mask(LOG_UNIMP,
> +                      "%s: LC_CTRL_TRANSITION_TARGET not supported\n",
> +                      __func__);
> +        break;
> +    case IBEX_LC_CTRL_OTP_VENDOR_TEST_CTRL:
> +        s->regs[addr] = val32;
> +        qemu_log_mask(LOG_UNIMP,
> +                      "%s: LC_CTRL_VENDOR_TEST not supported\n",
> +                      __func__);
> +        break;
> +    default:
> +        /* The remaining registers are all ro, or bad offset */
> +        qemu_log_mask(LOG_GUEST_ERROR, "Bad offset 0x%" HWADDR_PRIx "\n",
> +                      addr << 2);
> +    }
> +}
> +
> +static const MemoryRegionOps ibex_lc_ops = {
> +    .read = ibex_lc_read,
> +    .write = ibex_lc_write,
> +    /* Ibex default LE */
> +    .endianness = DEVICE_LITTLE_ENDIAN,
> +};
> +
> +static const VMStateDescription vmstate_ibex = {
> +    .name = TYPE_IBEX_LC_CTRL,
> +    .version_id = 1,
> +    .minimum_version_id = 1,
> +    .fields = (VMStateField[]) {
> +        VMSTATE_UINT32_ARRAY(regs, IbexLCState, IBEX_LC_NUM_REGS),
> +        VMSTATE_END_OF_LIST()
> +    }
> +};
> +
> +static void ibex_lc_init(Object *obj)
> +{
> +    IbexLCState *s = IBEX_LC_CTRL(obj);
> +
> +    trace_ibex_lc_general("Ibex Life-cycle IP Init");
> +
> +    memory_region_init_io(&s->mmio, obj, &ibex_lc_ops, s,
> +                          TYPE_IBEX_LC_CTRL, 0x1000);
> +    sysbus_init_mmio(SYS_BUS_DEVICE(obj), &s->mmio);
> +}
> +
> +static void ibex_lc_class_init(ObjectClass *klass, void *data)
> +{
> +    DeviceClass *dc = DEVICE_CLASS(klass);
> +    dc->realize = NULL;
> +    dc->reset = ibex_lc_reset;
> +    dc->vmsd = &vmstate_ibex;
> +}
> +
> +static const TypeInfo ibex_lc_info = {
> +    .name          = TYPE_IBEX_LC_CTRL,
> +    .parent        = TYPE_SYS_BUS_DEVICE,
> +    .instance_size = sizeof(IbexLCState),
> +    .instance_init = ibex_lc_init,
> +    .class_init    = ibex_lc_class_init,
> +};
> +
> +static void ibex_lc_register_types(void)
> +{
> +    type_register_static(&ibex_lc_info);
> +}
> +
> +type_init(ibex_lc_register_types)
> diff --git a/hw/misc/meson.build b/hw/misc/meson.build
> index 95268eddc0..581d91be15 100644
> --- a/hw/misc/meson.build
> +++ b/hw/misc/meson.build
> @@ -138,3 +138,6 @@ specific_ss.add(when: 'CONFIG_SBSA_REF', if_true: files('sbsa_ec.c'))
>
>  # HPPA devices
>  softmmu_ss.add(when: 'CONFIG_LASI', if_true: files('lasi.c'))
> +
> +# IBEX Devices
> +softmmu_ss.add(when: 'CONFIG_IBEX', if_true: files('ibex_lc_ctrl.c'))
> diff --git a/hw/misc/trace-events b/hw/misc/trace-events
> index c18bc0605e..5996d6ef8d 100644
> --- a/hw/misc/trace-events
> +++ b/hw/misc/trace-events
> @@ -274,3 +274,8 @@ virt_ctrl_instance_init(void *dev) "ctrl: %p"
>  lasi_chip_mem_valid(uint64_t addr, uint32_t val) "access to addr 0x%"PRIx64" is %d"
>  lasi_chip_read(uint64_t addr, uint32_t val) "addr 0x%"PRIx64" val 0x%08x"
>  lasi_chip_write(uint64_t addr, uint32_t val) "addr 0x%"PRIx64" val 0x%08x"
> +
> +# ibex_lc_ctrl.c
> +ibex_lc_general(const char *msg) "%s"
> +ibex_lc_write(uint64_t addr, uint32_t size, uint64_t data) "@0x%" PRIx64 " size %u: 0x%" PRIx64
> +ibex_lc_read(uint64_t addr, uint32_t size) "@0x%" PRIx64 " size %u:"
> diff --git a/include/hw/misc/ibex_lc_ctrl.h b/include/hw/misc/ibex_lc_ctrl.h
> new file mode 100644
> index 0000000000..883a52002a
> --- /dev/null
> +++ b/include/hw/misc/ibex_lc_ctrl.h
> @@ -0,0 +1,121 @@
> +/*
> + * QEMU model of the Ibex Life Cycle Controller
> + * SPEC Reference: https://docs.opentitan.org/hw/ip/lc_ctrl/doc/#register-table
> + *
> + * Copyright (C) 2022 Western Digital
> + *
> + * Permission is hereby granted, free of charge, to any person obtaining a copy
> + * of this software and associated documentation files (the "Software"), to deal
> + * in the Software without restriction, including without limitation the rights
> + * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
> + * copies of the Software, and to permit persons to whom the Software is
> + * furnished to do so, subject to the following conditions:
> + *
> + * The above copyright notice and this permission notice shall be included in
> + * all copies or substantial portions of the Software.
> + *
> + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
> + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
> + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
> + * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
> + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
> + * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
> + * THE SOFTWARE.
> + */
> +#ifndef IBEX_LC_CTRL_H
> +#define IBEX_LC_CTRL_H
> +
> +#include "hw/sysbus.h"
> +#include "hw/hw.h"
> +#include "hw/ssi/ssi.h"
> +#include "qemu/fifo8.h"
> +#include "qom/object.h"
> +#include "hw/registerfields.h"
> +#include "qemu/timer.h"
> +
> +#define TYPE_IBEX_LC_CTRL "ibex-lc"
> +#define IBEX_LC_CTRL(obj) \
> +    OBJECT_CHECK(IbexLCState, (obj), TYPE_IBEX_LC_CTRL)
> +
> +/* LC Registers */
> +#define IBEX_LC_CTRL_ALERT_TEST                      (0x00 / 4) /* wo */
> +#define IBEX_CTRL_STATUS                             (0x04 / 4) /* ro */
> +#define IBEX_CTRL_CLAIM_TRANSITION_IF                (0x08 / 4) /* rw */
> +#define IBEX_LC_CTRL_TRANSITION_REGWEN               (0x0C / 4) /* ro */
> +#define IBEX_LC_CTRL_TRANSITION_CMD                  (0x10 / 4) /* r0w1c */
> +#define IBEX_LC_CTRL_TRANSITION_CTRL                 (0x14 / 4) /* rw1s*/
> +#define IBEX_LC_CTRL_TRANSITION_TOKEN_0              (0x18 / 4) /* rw */
> +#define IBEX_LC_CTRL_TRANSITION_TOKEN_1              (0x1C / 4) /* rw */
> +#define IBEX_LC_CTRL_TRANSITION_TOKEN_2              (0x20 / 4) /* rw */
> +#define IBEX_LC_CTRL_TRANSITION_TOKEN_3              (0x24 / 4) /* rw */
> +#define IBEX_LC_CTRL_TRANSITION_TARGET               (0x28 / 4) /* rw */
> +#define IBEX_LC_CTRL_OTP_VENDOR_TEST_CTRL            (0x2C / 4) /* rw */
> +#define IBEX_LC_CTRL_OTP_VENDOR_TEST_STATUS          (0x30 / 4) /* ro */
> +#define IBEX_LC_CTRL_LC_STATE                        (0x34 / 4) /* ro */
> +#define IBEX_LC_CTRL_LC_TRANSITION_CNT               (0x38 / 4) /* ro */
> +#define IBEX_LC_CTRL_LC_ID_STATE                     (0x3C / 4) /* ro */
> +#define IBEX_LC_CTRL_HW_REV                          (0x40 / 4) /* ro */
> +#define IBEX_LC_CTRL_DEVICE_ID_0                     (0x44 / 4) /* ro */
> +#define IBEX_LC_CTRL_DEVICE_ID_1                     (0x48 / 4) /* ro */
> +#define IBEX_LC_CTRL_DEVICE_ID_2                     (0x4C / 4) /* ro */
> +#define IBEX_LC_CTRL_DEVICE_ID_3                     (0x50 / 4) /* ro */
> +#define IBEX_LC_CTRL_DEVICE_ID_4                     (0x54 / 4) /* ro */
> +#define IBEX_LC_CTRL_DEVICE_ID_5                     (0x58 / 4) /* ro */
> +#define IBEX_LC_CTRL_DEVICE_ID_6                     (0x5C / 4) /* ro */
> +#define IBEX_LC_CTRL_DEVICE_ID_7                     (0x60 / 4) /* ro */
> +#define IBEX_LC_CTRL_MANUF_STATE_0                   (0x64 / 4) /* ro */
> +#define IBEX_LC_CTRL_MANUF_STATE_1                   (0x68 / 4) /* ro */
> +#define IBEX_LC_CTRL_MANUF_STATE_2                   (0x6C / 4) /* ro */
> +#define IBEX_LC_CTRL_MANUF_STATE_3                   (0x70 / 4) /* ro */
> +#define IBEX_LC_CTRL_MANUF_STATE_4                   (0x74 / 4) /* ro */
> +#define IBEX_LC_CTRL_MANUF_STATE_5                   (0x78 / 4) /* ro */
> +#define IBEX_LC_CTRL_MANUF_STATE_6                   (0x7C / 4) /* ro */
> +#define IBEX_LC_CTRL_MANUF_STATE_7                   (0x80 / 4) /* ro */

The REG32 macros will generate these, you don't need a second copy

Alistair

> +
> +/*  Max Register (Based on addr) */
> +#define IBEX_LC_NUM_REGS           (IBEX_LC_CTRL_MANUF_STATE_7 + 1)
> +
> +/*
> + * Lifecycle States
> + * These are magic values that set particular system state
> + * See here: https://docs.opentitan.org/hw/ip/lc_ctrl/doc/#Reg_lc_state
> + */
> +/* Unlocked test state where debug functions are enabled. */
> +#define LC_STATE_RAW                0x00000000
> +#define LC_STATE_TEST_UNLOCKED0     0x02108421
> +#define LC_STATE_TEST_LCOKED0       0x04210842
> +#define LC_STATE_TEST_UNLOCKED1     0x06318c63
> +#define LC_STATE_TEST_LOCKED1       0x08421084
> +#define LC_STATE_TEST_UNLOCKED2     0x0a5294a5
> +#define LC_STATE_TEST_LOCKED2       0x0c6318c6
> +#define LC_STATE_TEST_UNLOCKED3     0x0e739ce7
> +#define LC_STATE_TEST_LOCKED3       0x10842108
> +#define LC_STATE_TEST_UNLOCKED4     0x1294a529
> +#define LC_STATE_TEST_LOCKED4       0x14a5294a
> +#define LC_STATE_TEST_UNLOCKED5     0x16b5ad6b
> +#define LC_STATE_TEST_LOCKED5       0x18c6318c
> +#define LC_STATE_TEST_UNLOCKED6     0x1ad6b5ad
> +#define LC_STATE_TEST_LOCKED6       0x1ce739ce
> +#define LC_STATE_TEST_UNLOCKED7     0x1ef7bdef
> +#define LC_STATE_DEV                0x21084210
> +#define LC_STATE_PROD               0x2318c631
> +#define LC_STATE_PROD_END           0x25294a52
> +#define LC_STATE_RMA                0x2739ce73
> +#define LC_STATE_SCRAP              0x294a5294
> +#define LC_STATE_POST_TRANSITION    0x2b5ad6b5
> +#define LC_STATE_ESCALATE           0x2d6b5ad6
> +#define LC_STATE_INVALID            0x2f7bdef7
> +
> +
> +typedef struct {
> +    /* <private> */
> +    SysBusDevice parent_obj;
> +
> +    /* <public> */
> +    MemoryRegion mmio;
> +    uint32_t regs[IBEX_LC_NUM_REGS];
> +
> +} IbexLCState;
> +
> +
> +#endif
> --
> 2.37.3
>
>

