// Seed: 3756474842
module module_0 (
    output id_0,
    output id_1
);
  type_5(
      1 / 1
  );
  logic id_3;
  assign id_0 = id_2;
  logic id_4;
  assign id_4 = 1'b0;
  assign id_0 = id_3 && 1'd0;
  assign id_3 = id_4;
endmodule
