

================================================================
== Vitis HLS Report for 'xfMat2AXIvideo_24_9_720_1280_1_s'
================================================================
* Date:           Tue Jan 24 22:05:22 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        edge_canny_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   924481|   924481|  9.245 ms|  9.245 ms|  924481|  924481|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_row_mat2axi   |   924480|   924480|      1284|          -|          -|   720|        no|
        | + loop_col_mat2axi  |     1281|     1281|         3|          1|          1|  1280|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     44|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    106|    -|
|Register         |        -|    -|      44|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      44|    150|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_1_fu_159_p2                     |         +|   0|  0|  10|          10|           1|
    |j_1_fu_171_p2                     |         +|   0|  0|  11|          11|           1|
    |ap_block_state4_io                |       and|   0|  0|   1|           1|           1|
    |ap_block_state5_io                |       and|   0|  0|   1|           1|           1|
    |axi_last_V_fu_183_p2              |      icmp|   0|  0|   5|          11|          11|
    |icmp_ln195_fu_165_p2              |      icmp|   0|  0|   5|          10|          10|
    |icmp_ln197_fu_177_p2              |      icmp|   0|  0|   5|          11|          11|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   1|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   1|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  44|          60|          42|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          5|    1|          5|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |  13|          3|    1|          3|
    |ap_phi_mux_sof_2_phi_fu_149_p4  |   9|          2|    1|          2|
    |dst_TDATA_blk_n                 |   9|          2|    1|          2|
    |i_reg_108                       |   9|          2|   10|         20|
    |j_reg_133                       |   9|          2|   11|         22|
    |rgb_img_dst_4208_blk_n          |   9|          2|    1|          2|
    |sof_2_reg_144                   |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 106|         24|   29|         62|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |axi_last_V_reg_207                |   1|   0|    1|          0|
    |i_1_reg_189                       |  10|   0|   10|          0|
    |i_reg_108                         |  10|   0|   10|          0|
    |icmp_ln197_reg_203                |   1|   0|    1|          0|
    |icmp_ln197_reg_203_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_reg_133                         |  11|   0|   11|          0|
    |sof_2_reg_144                     |   1|   0|    1|          0|
    |sof_reg_119                       |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  44|   0|   44|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  xfMat2AXIvideo<24, 9, 720, 1280, 1>|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  xfMat2AXIvideo<24, 9, 720, 1280, 1>|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  xfMat2AXIvideo<24, 9, 720, 1280, 1>|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  xfMat2AXIvideo<24, 9, 720, 1280, 1>|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  xfMat2AXIvideo<24, 9, 720, 1280, 1>|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  xfMat2AXIvideo<24, 9, 720, 1280, 1>|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  xfMat2AXIvideo<24, 9, 720, 1280, 1>|  return value|
|rgb_img_dst_4208_dout     |   in|   24|     ap_fifo|                     rgb_img_dst_4208|       pointer|
|rgb_img_dst_4208_empty_n  |   in|    1|     ap_fifo|                     rgb_img_dst_4208|       pointer|
|rgb_img_dst_4208_read     |  out|    1|     ap_fifo|                     rgb_img_dst_4208|       pointer|
|dst_TDATA                 |  out|   24|        axis|              AXI_video_strm_V_data_V|       pointer|
|dst_TVALID                |  out|    1|        axis|              AXI_video_strm_V_dest_V|       pointer|
|dst_TREADY                |   in|    1|        axis|              AXI_video_strm_V_dest_V|       pointer|
|dst_TDEST                 |  out|    1|        axis|              AXI_video_strm_V_dest_V|       pointer|
|dst_TKEEP                 |  out|    3|        axis|              AXI_video_strm_V_keep_V|       pointer|
|dst_TSTRB                 |  out|    3|        axis|              AXI_video_strm_V_strb_V|       pointer|
|dst_TUSER                 |  out|    1|        axis|              AXI_video_strm_V_user_V|       pointer|
|dst_TLAST                 |  out|    1|        axis|              AXI_video_strm_V_last_V|       pointer|
|dst_TID                   |  out|    1|        axis|                AXI_video_strm_V_id_V|       pointer|
+--------------------------+-----+-----+------------+-------------------------------------+--------------+

