// Seed: 3246843158
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_13 = id_15 ? 1 - id_15 : 1;
  assign id_1  = ~id_20;
endmodule
module module_1 #(
    parameter id_8 = 32'd62
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  inout wire id_9;
  inout wire _id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_6,
      id_2,
      id_7,
      id_7,
      id_2,
      id_7,
      id_7,
      id_4,
      id_3,
      id_9,
      id_7,
      id_9,
      id_3,
      id_9,
      id_9,
      id_9,
      id_9,
      id_7,
      id_7,
      id_7
  );
  assign id_1 = id_8;
  logic [1 'b0 : id_8] id_10;
  ;
  assign id_9 = id_3;
endmodule
