/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Feb 20 00:05:23 2015
 *                 Full Compile MD5 Checksum  f4a546a20d0bd1f244e0d6a139e85ce0
 *                     (minus title and desc)
 *                 MD5 Checksum               a9d9eeea3a1c30a122d08de69d07786c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15715
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_VIDEO_ENC_TPG_0_H__
#define BCHP_VIDEO_ENC_TPG_0_H__

/***************************************************************************
 *VIDEO_ENC_TPG_0 - VEC Pattern Generator Controls
 ***************************************************************************/
#define BCHP_VIDEO_ENC_TPG_0_REV_ID              0x006a6a00 /* [RO] Pattern Generator Revision ID register */
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0       0x006a6a04 /* [RW] Pattern Generator Register 0. */
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_1       0x006a6a08 /* [RW] Pattern Generator Register 1. */
#define BCHP_VIDEO_ENC_TPG_0_BVB_MIN             0x006a6a0c /* [RW] BVB Zero Register. */
#define BCHP_VIDEO_ENC_TPG_0_DTG_CONFIG          0x006a6a10 /* [RW] Configuration register for TPG's DTG */
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL            0x006a6a14 /* [RW] PCL Registers for Control signals */
#define BCHP_VIDEO_ENC_TPG_0_RAM_ADDR            0x006a6a18 /* [RW] Microncontroller starting address */
#define BCHP_VIDEO_ENC_TPG_0_RAM_OFFSET          0x006a6a1c /* [RW] Firmware starting offset */
#define BCHP_VIDEO_ENC_TPG_0_DTRAM_CONFIG        0x006a6a20 /* [RW] DTRAM Configuration Register */

/***************************************************************************
 *REV_ID - Pattern Generator Revision ID register
 ***************************************************************************/
/* VIDEO_ENC_TPG_0 :: REV_ID :: reserved0 [31:16] */
#define BCHP_VIDEO_ENC_TPG_0_REV_ID_reserved0_MASK                 0xffff0000
#define BCHP_VIDEO_ENC_TPG_0_REV_ID_reserved0_SHIFT                16

/* VIDEO_ENC_TPG_0 :: REV_ID :: REVISION_ID [15:00] */
#define BCHP_VIDEO_ENC_TPG_0_REV_ID_REVISION_ID_MASK               0x0000ffff
#define BCHP_VIDEO_ENC_TPG_0_REV_ID_REVISION_ID_SHIFT              0
#define BCHP_VIDEO_ENC_TPG_0_REV_ID_REVISION_ID_DEFAULT            0x00005000

/***************************************************************************
 *PATTERN_GEN_0 - Pattern Generator Register 0.
 ***************************************************************************/
/* VIDEO_ENC_TPG_0 :: PATTERN_GEN_0 :: reserved0 [31:26] */
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_reserved0_MASK          0xfc000000
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_reserved0_SHIFT         26

/* VIDEO_ENC_TPG_0 :: PATTERN_GEN_0 :: CMD_DELAY [25:25] */
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_CMD_DELAY_MASK          0x02000000
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_CMD_DELAY_SHIFT         25
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_CMD_DELAY_OFF           0
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_CMD_DELAY_ON            1

/* VIDEO_ENC_TPG_0 :: PATTERN_GEN_0 :: WALKING_PATTERN [24:24] */
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_WALKING_PATTERN_MASK    0x01000000
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_WALKING_PATTERN_SHIFT   24
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_WALKING_PATTERN_DEFAULT 0x00000000
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_WALKING_PATTERN_WALKING_ONE 1
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_WALKING_PATTERN_WALKING_ZERO 0

/* VIDEO_ENC_TPG_0 :: PATTERN_GEN_0 :: COMP_OUTPUT [23:23] */
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_COMP_OUTPUT_MASK        0x00800000
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_COMP_OUTPUT_SHIFT       23
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_COMP_OUTPUT_DEFAULT     0x00000000
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_COMP_OUTPUT_MIN_MAX     0
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_COMP_OUTPUT_WALKING_PATTERN 1

/* VIDEO_ENC_TPG_0 :: PATTERN_GEN_0 :: ROLL_SELECT [22:22] */
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_ROLL_SELECT_MASK        0x00400000
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_ROLL_SELECT_SHIFT       22

/* VIDEO_ENC_TPG_0 :: PATTERN_GEN_0 :: INITIAL_DELTA [21:08] */
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_INITIAL_DELTA_MASK      0x003fff00
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_INITIAL_DELTA_SHIFT     8

/* VIDEO_ENC_TPG_0 :: PATTERN_GEN_0 :: INITIAL_VALUE [07:00] */
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_INITIAL_VALUE_MASK      0x000000ff
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_0_INITIAL_VALUE_SHIFT     0

/***************************************************************************
 *PATTERN_GEN_1 - Pattern Generator Register 1.
 ***************************************************************************/
/* VIDEO_ENC_TPG_0 :: PATTERN_GEN_1 :: reserved0 [31:31] */
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_1_reserved0_MASK          0x80000000
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_1_reserved0_SHIFT         31

/* VIDEO_ENC_TPG_0 :: PATTERN_GEN_1 :: CLAMP_DIRECTION [30:30] */
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_1_CLAMP_DIRECTION_MASK    0x40000000
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_1_CLAMP_DIRECTION_SHIFT   30
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_1_CLAMP_DIRECTION_DEFAULT 0x00000001

/* VIDEO_ENC_TPG_0 :: PATTERN_GEN_1 :: DELTA_CLAMP_VALUE [29:16] */
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_1_DELTA_CLAMP_VALUE_MASK  0x3fff0000
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_1_DELTA_CLAMP_VALUE_SHIFT 16

/* VIDEO_ENC_TPG_0 :: PATTERN_GEN_1 :: ACCELERATION [15:08] */
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_1_ACCELERATION_MASK       0x0000ff00
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_1_ACCELERATION_SHIFT      8

/* VIDEO_ENC_TPG_0 :: PATTERN_GEN_1 :: CLAMP_VALUE [07:00] */
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_1_CLAMP_VALUE_MASK        0x000000ff
#define BCHP_VIDEO_ENC_TPG_0_PATTERN_GEN_1_CLAMP_VALUE_SHIFT       0

/***************************************************************************
 *BVB_MIN - BVB Zero Register.
 ***************************************************************************/
/* VIDEO_ENC_TPG_0 :: BVB_MIN :: reserved0 [31:24] */
#define BCHP_VIDEO_ENC_TPG_0_BVB_MIN_reserved0_MASK                0xff000000
#define BCHP_VIDEO_ENC_TPG_0_BVB_MIN_reserved0_SHIFT               24

/* VIDEO_ENC_TPG_0 :: BVB_MIN :: CH2_MIN [23:16] */
#define BCHP_VIDEO_ENC_TPG_0_BVB_MIN_CH2_MIN_MASK                  0x00ff0000
#define BCHP_VIDEO_ENC_TPG_0_BVB_MIN_CH2_MIN_SHIFT                 16

/* VIDEO_ENC_TPG_0 :: BVB_MIN :: CH1_MIN [15:08] */
#define BCHP_VIDEO_ENC_TPG_0_BVB_MIN_CH1_MIN_MASK                  0x0000ff00
#define BCHP_VIDEO_ENC_TPG_0_BVB_MIN_CH1_MIN_SHIFT                 8

/* VIDEO_ENC_TPG_0 :: BVB_MIN :: CH0_MIN [07:00] */
#define BCHP_VIDEO_ENC_TPG_0_BVB_MIN_CH0_MIN_MASK                  0x000000ff
#define BCHP_VIDEO_ENC_TPG_0_BVB_MIN_CH0_MIN_SHIFT                 0

/***************************************************************************
 *DTG_CONFIG - Configuration register for TPG's DTG
 ***************************************************************************/
/* VIDEO_ENC_TPG_0 :: DTG_CONFIG :: reserved0 [31:01] */
#define BCHP_VIDEO_ENC_TPG_0_DTG_CONFIG_reserved0_MASK             0xfffffffe
#define BCHP_VIDEO_ENC_TPG_0_DTG_CONFIG_reserved0_SHIFT            1

/* VIDEO_ENC_TPG_0 :: DTG_CONFIG :: TPG_DTG_ENABLE [00:00] */
#define BCHP_VIDEO_ENC_TPG_0_DTG_CONFIG_TPG_DTG_ENABLE_MASK        0x00000001
#define BCHP_VIDEO_ENC_TPG_0_DTG_CONFIG_TPG_DTG_ENABLE_SHIFT       0
#define BCHP_VIDEO_ENC_TPG_0_DTG_CONFIG_TPG_DTG_ENABLE_DEFAULT     0x00000000

/***************************************************************************
 *CNTL_PCL - PCL Registers for Control signals
 ***************************************************************************/
/* VIDEO_ENC_TPG_0 :: CNTL_PCL :: reserved0 [31:18] */
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_reserved0_MASK               0xfffc0000
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_reserved0_SHIFT              18

/* VIDEO_ENC_TPG_0 :: CNTL_PCL :: PG_END_PICT_MUX_SEL [17:15] */
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG_END_PICT_MUX_SEL_MASK     0x00038000
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG_END_PICT_MUX_SEL_SHIFT    15
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG_END_PICT_MUX_SEL_DEFAULT  0x00000000

/* VIDEO_ENC_TPG_0 :: CNTL_PCL :: PG_END_LINE_MUX_SELECT [14:12] */
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG_END_LINE_MUX_SELECT_MASK  0x00007000
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG_END_LINE_MUX_SELECT_SHIFT 12
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG_END_LINE_MUX_SELECT_DEFAULT 0x00000000

/* VIDEO_ENC_TPG_0 :: CNTL_PCL :: PG2_ENABLE [11:11] */
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG2_ENABLE_MASK              0x00000800
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG2_ENABLE_SHIFT             11
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG2_ENABLE_DEFAULT           0x00000000
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG2_ENABLE_DISABLED          0
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG2_ENABLE_ENABLED           1

/* VIDEO_ENC_TPG_0 :: CNTL_PCL :: PG2_MUX_SELECT [10:08] */
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG2_MUX_SELECT_MASK          0x00000700
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG2_MUX_SELECT_SHIFT         8
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG2_MUX_SELECT_DEFAULT       0x00000000

/* VIDEO_ENC_TPG_0 :: CNTL_PCL :: PG1_ENABLE [07:07] */
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG1_ENABLE_MASK              0x00000080
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG1_ENABLE_SHIFT             7
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG1_ENABLE_DEFAULT           0x00000000
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG1_ENABLE_DISABLED          0
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG1_ENABLE_ENABLED           1

/* VIDEO_ENC_TPG_0 :: CNTL_PCL :: PG1_MUX_SELECT [06:04] */
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG1_MUX_SELECT_MASK          0x00000070
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG1_MUX_SELECT_SHIFT         4
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG1_MUX_SELECT_DEFAULT       0x00000000

/* VIDEO_ENC_TPG_0 :: CNTL_PCL :: PG0_ENABLE [03:03] */
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG0_ENABLE_MASK              0x00000008
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG0_ENABLE_SHIFT             3
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG0_ENABLE_DEFAULT           0x00000000
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG0_ENABLE_DISABLED          0
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG0_ENABLE_ENABLED           1

/* VIDEO_ENC_TPG_0 :: CNTL_PCL :: PG0_MUX_SELECT [02:00] */
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG0_MUX_SELECT_MASK          0x00000007
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG0_MUX_SELECT_SHIFT         0
#define BCHP_VIDEO_ENC_TPG_0_CNTL_PCL_PG0_MUX_SELECT_DEFAULT       0x00000000

/***************************************************************************
 *RAM_ADDR - Microncontroller starting address
 ***************************************************************************/
/* VIDEO_ENC_TPG_0 :: RAM_ADDR :: reserved0 [31:08] */
#define BCHP_VIDEO_ENC_TPG_0_RAM_ADDR_reserved0_MASK               0xffffff00
#define BCHP_VIDEO_ENC_TPG_0_RAM_ADDR_reserved0_SHIFT              8

/* VIDEO_ENC_TPG_0 :: RAM_ADDR :: MC_START_ADDR [07:00] */
#define BCHP_VIDEO_ENC_TPG_0_RAM_ADDR_MC_START_ADDR_MASK           0x000000ff
#define BCHP_VIDEO_ENC_TPG_0_RAM_ADDR_MC_START_ADDR_SHIFT          0
#define BCHP_VIDEO_ENC_TPG_0_RAM_ADDR_MC_START_ADDR_DEFAULT        0x00000000

/***************************************************************************
 *RAM_OFFSET - Firmware starting offset
 ***************************************************************************/
/* VIDEO_ENC_TPG_0 :: RAM_OFFSET :: reserved0 [31:08] */
#define BCHP_VIDEO_ENC_TPG_0_RAM_OFFSET_reserved0_MASK             0xffffff00
#define BCHP_VIDEO_ENC_TPG_0_RAM_OFFSET_reserved0_SHIFT            8

/* VIDEO_ENC_TPG_0 :: RAM_OFFSET :: MC_ADDR_OFFSET [07:00] */
#define BCHP_VIDEO_ENC_TPG_0_RAM_OFFSET_MC_ADDR_OFFSET_MASK        0x000000ff
#define BCHP_VIDEO_ENC_TPG_0_RAM_OFFSET_MC_ADDR_OFFSET_SHIFT       0
#define BCHP_VIDEO_ENC_TPG_0_RAM_OFFSET_MC_ADDR_OFFSET_DEFAULT     0x000000e0

/***************************************************************************
 *DTRAM_CONFIG - DTRAM Configuration Register
 ***************************************************************************/
/* VIDEO_ENC_TPG_0 :: DTRAM_CONFIG :: reserved0 [31:07] */
#define BCHP_VIDEO_ENC_TPG_0_DTRAM_CONFIG_reserved0_MASK           0xffffff80
#define BCHP_VIDEO_ENC_TPG_0_DTRAM_CONFIG_reserved0_SHIFT          7

/* VIDEO_ENC_TPG_0 :: DTRAM_CONFIG :: reserved_for_eco1 [06:05] */
#define BCHP_VIDEO_ENC_TPG_0_DTRAM_CONFIG_reserved_for_eco1_MASK   0x00000060
#define BCHP_VIDEO_ENC_TPG_0_DTRAM_CONFIG_reserved_for_eco1_SHIFT  5
#define BCHP_VIDEO_ENC_TPG_0_DTRAM_CONFIG_reserved_for_eco1_DEFAULT 0x00000000

/* VIDEO_ENC_TPG_0 :: DTRAM_CONFIG :: ARBITER_LATENCY [04:00] */
#define BCHP_VIDEO_ENC_TPG_0_DTRAM_CONFIG_ARBITER_LATENCY_MASK     0x0000001f
#define BCHP_VIDEO_ENC_TPG_0_DTRAM_CONFIG_ARBITER_LATENCY_SHIFT    0
#define BCHP_VIDEO_ENC_TPG_0_DTRAM_CONFIG_ARBITER_LATENCY_DEFAULT  0x00000004

/***************************************************************************
 *DMC_INSTRUCTION%i - DTRAM Register at location 0..63
 ***************************************************************************/
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_ARRAY_BASE           0x006a6a24
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_ARRAY_START          0
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_ARRAY_END            63
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *DMC_INSTRUCTION%i - DTRAM Register at location 0..63
 ***************************************************************************/
/* VIDEO_ENC_TPG_0 :: DMC_INSTRUCTIONi :: reserved0 [31:24] */
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_reserved0_MASK       0xff000000
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_reserved0_SHIFT      24

/* VIDEO_ENC_TPG_0 :: DMC_INSTRUCTIONi :: OPCODE [23:21] */
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_OPCODE_MASK          0x00e00000
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_OPCODE_SHIFT         21
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_OPCODE_NOP           0
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_OPCODE_SCOUNT        1
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_OPCODE_SCOUNTI       2
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_OPCODE_CALL          3
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_OPCODE_JUMP          4
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_OPCODE_RELOAD        5
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_OPCODE_LOAD          6
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_OPCODE_CALLI         7

/* VIDEO_ENC_TPG_0 :: DMC_INSTRUCTIONi :: RETURN_FLAG [20:20] */
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_RETURN_FLAG_MASK     0x00100000
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_RETURN_FLAG_SHIFT    20

/* VIDEO_ENC_TPG_0 :: DMC_INSTRUCTIONi :: FLAGS_OR_ADDR [19:12] */
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_FLAGS_OR_ADDR_MASK   0x000ff000
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_FLAGS_OR_ADDR_SHIFT  12

/* union - case SCOUNT [11:00] */
/* VIDEO_ENC_TPG_0 :: DMC_INSTRUCTIONi :: SCOUNT :: COUNT [11:00] */
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_SCOUNT_COUNT_MASK    0x00000fff
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_SCOUNT_COUNT_SHIFT   0

/* union - case CALL [11:00] */
/* VIDEO_ENC_TPG_0 :: DMC_INSTRUCTIONi :: CALL :: COUNT [11:00] */
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_CALL_COUNT_MASK      0x00000fff
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_CALL_COUNT_SHIFT     0

/* union - case JUMP [11:00] */
/* VIDEO_ENC_TPG_0 :: DMC_INSTRUCTIONi :: JUMP :: reserved0 [11:00] */
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_JUMP_reserved0_MASK  0x00000fff
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_JUMP_reserved0_SHIFT 0

/* union - case RELOAD [11:00] */
/* VIDEO_ENC_TPG_0 :: DMC_INSTRUCTIONi :: RELOAD :: reserved0 [11:00] */
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_RELOAD_reserved0_MASK 0x00000fff
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_RELOAD_reserved0_SHIFT 0

/* union - case LOAD [11:00] */
/* VIDEO_ENC_TPG_0 :: DMC_INSTRUCTIONi :: LOAD :: reserved0 [11:00] */
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_LOAD_reserved0_MASK  0x00000fff
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_LOAD_reserved0_SHIFT 0

/* union - case CALLI [11:00] */
/* VIDEO_ENC_TPG_0 :: DMC_INSTRUCTIONi :: CALLI :: reserved0 [11:00] */
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_CALLI_reserved0_MASK 0x00000fff
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_CALLI_reserved0_SHIFT 0

/* union - case SCOUNTI [11:00] */
/* VIDEO_ENC_TPG_0 :: DMC_INSTRUCTIONi :: SCOUNTI :: COUNT [11:00] */
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_SCOUNTI_COUNT_MASK   0x00000fff
#define BCHP_VIDEO_ENC_TPG_0_DMC_INSTRUCTIONi_SCOUNTI_COUNT_SHIFT  0


#endif /* #ifndef BCHP_VIDEO_ENC_TPG_0_H__ */

/* End of File */
