head	1.2;
access;
symbols
	Kernel-6_15:1.2
	Kernel-6_14:1.2
	Kernel-6_01-3:1.2
	Kernel-6_13:1.2
	Kernel-6_12:1.2
	Kernel-6_11:1.2
	Kernel-6_10:1.2
	Kernel-6_09:1.2
	Kernel-6_08-4_129_2_10:1.2
	Kernel-6_08-4_129_2_9:1.2
	Kernel-6_08:1.2
	Kernel-6_07:1.2
	Kernel-6_06:1.2
	Kernel-6_05-4_129_2_8:1.2
	Kernel-6_05:1.2
	Kernel-6_04:1.2
	Kernel-6_03:1.2
	Kernel-6_01-2:1.2
	Kernel-6_01-4_146_2_1:1.2
	Kernel-6_02:1.2
	Kernel-6_01-1:1.2
	Kernel-6_01:1.2
	Kernel-6_00:1.2
	Kernel-5_99:1.2
	Kernel-5_98:1.2
	Kernel-5_97-4_129_2_7:1.2
	Kernel-5_97:1.2
	Kernel-5_96:1.2
	Kernel-5_95:1.2
	Kernel-5_94:1.2
	Kernel-5_93:1.2
	Kernel-5_92:1.2
	Kernel-5_91:1.2
	Kernel-5_90:1.2
	Kernel-5_89-4_129_2_6:1.2
	Kernel-5_89:1.2
	Kernel-5_88-4_129_2_5:1.2
	Kernel-5_88-4_129_2_4:1.2
	Kernel-5_88:1.2
	Kernel-5_87:1.2
	Kernel-5_86-4_129_2_3:1.2
	Kernel-5_86-4_129_2_2:1.2
	Kernel-5_86-4_129_2_1:1.2
	Kernel-5_86:1.2
	SMP:1.2.0.2
	SMP_bp:1.2
	Kernel-5_85:1.2
	Kernel-5_54-1:1.2
	Kernel-5_84:1.2
	Kernel-5_83:1.2
	Kernel-5_82:1.2
	Kernel-5_81:1.2
	Kernel-5_80:1.2
	Kernel-5_79:1.2
	Kernel-5_78:1.2
	Kernel-5_77:1.2
	Kernel-5_76:1.2
	Kernel-5_75:1.2
	Kernel-5_74:1.2
	Kernel-5_73:1.2
	Kernel-5_72:1.2
	Kernel-5_71:1.2
	Kernel-5_70:1.2
	Kernel-5_69:1.2
	Kernel-5_68:1.2
	Kernel-5_67:1.2
	Kernel-5_66:1.2
	Kernel-5_65:1.2
	Kernel-5_64:1.2
	Kernel-5_63:1.2
	Kernel-5_62:1.2
	Kernel-5_61:1.2
	Kernel-5_60:1.2
	Kernel-5_59:1.2
	Kernel-5_58:1.2
	Kernel-5_57:1.2
	Kernel-5_56:1.2
	Kernel-5_55:1.2
	Kernel-5_54:1.2
	Kernel-5_53:1.2
	Kernel-5_52:1.2
	Kernel-5_51:1.2
	Kernel-5_50:1.2
	Kernel-5_49:1.2
	HAL_merge:1.1.2.11
	Kernel-5_48:1.2
	Kernel-5_35-4_79_2_327:1.1.2.11
	Kernel-5_35-4_79_2_326:1.1.2.11
	Kernel-5_35-4_79_2_325:1.1.2.11
	Kernel-5_35-4_79_2_324:1.1.2.11
	Kernel-5_35-4_79_2_323:1.1.2.11
	Kernel-5_35-4_79_2_322:1.1.2.11
	Kernel-5_35-4_79_2_321:1.1.2.11
	Kernel-5_35-4_79_2_320:1.1.2.11
	Kernel-5_35-4_79_2_319:1.1.2.11
	Kernel-5_35-4_79_2_318:1.1.2.11
	Kernel-5_35-4_79_2_317:1.1.2.11
	Kernel-5_35-4_79_2_316:1.1.2.11
	Kernel-5_35-4_79_2_315:1.1.2.11
	Kernel-5_35-4_79_2_314:1.1.2.11
	Kernel-5_35-4_79_2_313:1.1.2.11
	Kernel-5_35-4_79_2_312:1.1.2.11
	Kernel-5_35-4_79_2_311:1.1.2.11
	Kernel-5_35-4_79_2_310:1.1.2.11
	Kernel-5_35-4_79_2_309:1.1.2.11
	Kernel-5_35-4_79_2_308:1.1.2.11
	Kernel-5_35-4_79_2_307:1.1.2.11
	Kernel-5_35-4_79_2_306:1.1.2.11
	Kernel-5_35-4_79_2_305:1.1.2.11
	Kernel-5_35-4_79_2_304:1.1.2.11
	Kernel-5_35-4_79_2_303:1.1.2.11
	Kernel-5_35-4_79_2_302:1.1.2.11
	Kernel-5_35-4_79_2_301:1.1.2.11
	Kernel-5_35-4_79_2_300:1.1.2.11
	Kernel-5_35-4_79_2_299:1.1.2.11
	Kernel-5_35-4_79_2_298:1.1.2.11
	Kernel-5_35-4_79_2_297:1.1.2.11
	Kernel-5_35-4_79_2_296:1.1.2.11
	Kernel-5_35-4_79_2_295:1.1.2.11
	Kernel-5_35-4_79_2_294:1.1.2.11
	Kernel-5_35-4_79_2_293:1.1.2.11
	Kernel-5_35-4_79_2_292:1.1.2.11
	Kernel-5_35-4_79_2_291:1.1.2.11
	Kernel-5_35-4_79_2_290:1.1.2.11
	Kernel-5_35-4_79_2_289:1.1.2.11
	Kernel-5_35-4_79_2_288:1.1.2.11
	Kernel-5_35-4_79_2_287:1.1.2.11
	Kernel-5_35-4_79_2_286:1.1.2.11
	Kernel-5_35-4_79_2_285:1.1.2.11
	Kernel-5_35-4_79_2_284:1.1.2.11
	Kernel-5_35-4_79_2_283:1.1.2.11
	Kernel-5_35-4_79_2_282:1.1.2.11
	Kernel-5_35-4_79_2_281:1.1.2.11
	Kernel-5_35-4_79_2_280:1.1.2.11
	Kernel-5_35-4_79_2_279:1.1.2.11
	Kernel-5_35-4_79_2_278:1.1.2.11
	Kernel-5_35-4_79_2_277:1.1.2.11
	Kernel-5_35-4_79_2_276:1.1.2.11
	Kernel-5_35-4_79_2_275:1.1.2.11
	Kernel-5_35-4_79_2_274:1.1.2.11
	Kernel-5_35-4_79_2_273:1.1.2.11
	Kernel-5_35-4_79_2_272:1.1.2.11
	Kernel-5_35-4_79_2_271:1.1.2.11
	Kernel-5_35-4_79_2_270:1.1.2.11
	Kernel-5_35-4_79_2_269:1.1.2.11
	Kernel-5_35-4_79_2_268:1.1.2.11
	Kernel-5_35-4_79_2_267:1.1.2.11
	Kernel-5_35-4_79_2_266:1.1.2.11
	Kernel-5_35-4_79_2_265:1.1.2.11
	Kernel-5_35-4_79_2_264:1.1.2.11
	Kernel-5_35-4_79_2_263:1.1.2.11
	Kernel-5_35-4_79_2_262:1.1.2.11
	Kernel-5_35-4_79_2_261:1.1.2.11
	Kernel-5_35-4_79_2_260:1.1.2.11
	Kernel-5_35-4_79_2_259:1.1.2.11
	Kernel-5_35-4_79_2_258:1.1.2.11
	Kernel-5_35-4_79_2_257:1.1.2.11
	Kernel-5_35-4_79_2_256:1.1.2.11
	Kernel-5_35-4_79_2_255:1.1.2.11
	Kernel-5_35-4_79_2_254:1.1.2.11
	Kernel-5_35-4_79_2_253:1.1.2.11
	Kernel-5_35-4_79_2_252:1.1.2.11
	Kernel-5_35-4_79_2_251:1.1.2.11
	Kernel-5_35-4_79_2_250:1.1.2.11
	Kernel-5_35-4_79_2_249:1.1.2.11
	Kernel-5_35-4_79_2_248:1.1.2.11
	Kernel-5_35-4_79_2_247:1.1.2.11
	Kernel-5_35-4_79_2_246:1.1.2.11
	Kernel-5_35-4_79_2_245:1.1.2.11
	Kernel-5_35-4_79_2_244:1.1.2.11
	Kernel-5_35-4_79_2_243:1.1.2.11
	Kernel-5_35-4_79_2_241:1.1.2.11
	Kernel-5_35-4_79_2_240:1.1.2.11
	Kernel-5_35-4_79_2_239:1.1.2.11
	Kernel-5_35-4_79_2_238:1.1.2.11
	Kernel-5_35-4_79_2_237:1.1.2.11
	Kernel-5_35-4_79_2_236:1.1.2.11
	Kernel-5_35-4_79_2_235:1.1.2.11
	Kernel-5_35-4_79_2_234:1.1.2.11
	Kernel-5_35-4_79_2_233:1.1.2.11
	Kernel-5_35-4_79_2_232:1.1.2.11
	Kernel-5_35-4_79_2_231:1.1.2.11
	Kernel-5_35-4_79_2_230:1.1.2.11
	Kernel-5_35-4_79_2_229:1.1.2.11
	Kernel-5_35-4_79_2_228:1.1.2.11
	Kernel-5_35-4_79_2_227:1.1.2.11
	Kernel-5_35-4_79_2_226:1.1.2.11
	Kernel-5_35-4_79_2_225:1.1.2.11
	Kernel-5_35-4_79_2_224:1.1.2.11
	Kernel-5_35-4_79_2_223:1.1.2.11
	Kernel-5_35-4_79_2_222:1.1.2.11
	Kernel-5_35-4_79_2_221:1.1.2.11
	Kernel-5_35-4_79_2_220:1.1.2.11
	Kernel-5_35-4_79_2_219:1.1.2.11
	Kernel-5_35-4_79_2_218:1.1.2.11
	Kernel-5_35-4_79_2_217:1.1.2.10
	Kernel-5_35-4_79_2_216:1.1.2.10
	Kernel-5_35-4_79_2_215:1.1.2.10
	Kernel-5_35-4_79_2_214:1.1.2.10
	Kernel-5_35-4_79_2_213:1.1.2.10
	Kernel-5_35-4_79_2_212:1.1.2.10
	Kernel-5_35-4_79_2_211:1.1.2.10
	Kernel-5_35-4_79_2_210:1.1.2.10
	Kernel-5_35-4_79_2_209:1.1.2.10
	Kernel-5_35-4_79_2_208:1.1.2.10
	Kernel-5_35-4_79_2_207:1.1.2.10
	Kernel-5_35-4_79_2_206:1.1.2.10
	Kernel-5_35-4_79_2_205:1.1.2.10
	Kernel-5_35-4_79_2_204:1.1.2.10
	Kernel-5_35-4_79_2_203:1.1.2.10
	Kernel-5_35-4_79_2_202:1.1.2.10
	Kernel-5_35-4_79_2_201:1.1.2.10
	Kernel-5_35-4_79_2_200:1.1.2.10
	Kernel-5_35-4_79_2_199:1.1.2.10
	Kernel-5_35-4_79_2_198:1.1.2.10
	Kernel-5_35-4_79_2_197:1.1.2.10
	Kernel-5_35-4_79_2_196:1.1.2.10
	Kernel-5_35-4_79_2_195:1.1.2.10
	Kernel-5_35-4_79_2_194:1.1.2.10
	Kernel-5_35-4_79_2_193:1.1.2.10
	Kernel-5_35-4_79_2_192:1.1.2.10
	Kernel-5_35-4_79_2_191:1.1.2.10
	Kernel-5_35-4_79_2_190:1.1.2.10
	Kernel-5_35-4_79_2_189:1.1.2.10
	Kernel-5_35-4_79_2_188:1.1.2.10
	Kernel-5_35-4_79_2_187:1.1.2.10
	Kernel-5_35-4_79_2_186:1.1.2.10
	Kernel-5_35-4_79_2_185:1.1.2.10
	Kernel-5_35-4_79_2_184:1.1.2.10
	Kernel-5_35-4_79_2_183:1.1.2.10
	Kernel-5_35-4_79_2_182:1.1.2.10
	Kernel-5_35-4_79_2_181:1.1.2.10
	Kernel-5_35-4_79_2_180:1.1.2.10
	Kernel-5_35-4_79_2_179:1.1.2.10
	Kernel-5_35-4_79_2_178:1.1.2.10
	Kernel-5_35-4_79_2_177:1.1.2.10
	Kernel-5_35-4_79_2_176:1.1.2.10
	Kernel-5_35-4_79_2_175:1.1.2.10
	Kernel-5_35-4_79_2_174:1.1.2.10
	Kernel-5_35-4_79_2_173:1.1.2.10
	Kernel-5_35-4_79_2_172:1.1.2.10
	Kernel-5_35-4_79_2_171:1.1.2.10
	Kernel-5_35-4_79_2_170:1.1.2.10
	Kernel-5_35-4_79_2_169:1.1.2.10
	Kernel-5_35-4_79_2_168:1.1.2.10
	Kernel-5_35-4_79_2_167:1.1.2.10
	Kernel-5_35-4_79_2_166:1.1.2.10
	Kernel-5_35-4_79_2_165:1.1.2.10
	RPi_merge:1.1.2.10
	Kernel-5_35-4_79_2_147_2_23:1.1.2.10
	Kernel-5_35-4_79_2_147_2_22:1.1.2.10
	Kernel-5_35-4_79_2_147_2_21:1.1.2.10
	Kernel-5_35-4_79_2_147_2_20:1.1.2.10
	Kernel-5_35-4_79_2_147_2_19:1.1.2.10
	Kernel-5_35-4_79_2_147_2_18:1.1.2.10
	Kernel-5_35-4_79_2_164:1.1.2.10
	Kernel-5_35-4_79_2_163:1.1.2.10
	Kernel-5_35-4_79_2_147_2_17:1.1.2.10
	Kernel-5_35-4_79_2_147_2_16:1.1.2.10
	Kernel-5_35-4_79_2_147_2_15:1.1.2.10
	Kernel-5_35-4_79_2_162:1.1.2.10
	Kernel-5_35-4_79_2_161:1.1.2.10
	Kernel-5_35-4_79_2_147_2_14:1.1.2.10
	Kernel-5_35-4_79_2_147_2_13:1.1.2.10
	Kernel-5_35-4_79_2_160:1.1.2.10
	Kernel-5_35-4_79_2_159:1.1.2.10
	Kernel-5_35-4_79_2_158:1.1.2.10
	Kernel-5_35-4_79_2_157:1.1.2.10
	Kernel-5_35-4_79_2_156:1.1.2.10
	Kernel-5_35-4_79_2_147_2_12:1.1.2.10
	Kernel-5_35-4_79_2_147_2_11:1.1.2.10
	Kernel-5_35-4_79_2_155:1.1.2.10
	Kernel-5_35-4_79_2_147_2_10:1.1.2.10
	Kernel-5_35-4_79_2_154:1.1.2.10
	Kernel-5_35-4_79_2_153:1.1.2.10
	Kernel-5_35-4_79_2_147_2_9:1.1.2.10
	Kernel-5_35-4_79_2_152:1.1.2.10
	Kernel-5_35-4_79_2_151:1.1.2.10
	Kernel-5_35-4_79_2_147_2_8:1.1.2.10
	Kernel-5_35-4_79_2_147_2_7:1.1.2.10
	Kernel-5_35-4_79_2_150:1.1.2.10
	Kernel-5_35-4_79_2_147_2_6:1.1.2.10
	Kernel-5_35-4_79_2_147_2_5:1.1.2.10
	Kernel-5_35-4_79_2_149:1.1.2.10
	Kernel-5_35-4_79_2_147_2_4:1.1.2.10
	Kernel-5_35-4_79_2_147_2_3:1.1.2.10
	Kernel-5_35-4_79_2_148:1.1.2.10
	Kernel-5_35-4_79_2_147_2_2:1.1.2.10
	Kernel-5_35-4_79_2_147_2_1:1.1.2.10
	RPi:1.1.2.10.0.6
	RPi_bp:1.1.2.10
	Kernel-5_35-4_79_2_98_2_52_2_1:1.1.2.10
	alees_Kernel_dev:1.1.2.10.0.4
	alees_Kernel_dev_bp:1.1.2.10
	Kernel-5_35-4_79_2_147:1.1.2.10
	Kernel-5_35-4_79_2_146:1.1.2.10
	Kernel-5_35-4_79_2_145:1.1.2.10
	Kernel-5_35-4_79_2_144:1.1.2.10
	Kernel-5_35-4_79_2_143:1.1.2.10
	Kernel-5_35-4_79_2_142:1.1.2.10
	Kernel-5_35-4_79_2_141:1.1.2.10
	Kernel-5_35-4_79_2_140:1.1.2.10
	Kernel-5_35-4_79_2_139:1.1.2.10
	Kernel-5_35-4_79_2_138:1.1.2.10
	Kernel-5_35-4_79_2_137:1.1.2.10
	Kernel-5_35-4_79_2_136:1.1.2.10
	Kernel-5_35-4_79_2_135:1.1.2.10
	Kernel-5_35-4_79_2_134:1.1.2.10
	Kernel-5_35-4_79_2_133:1.1.2.10
	Kernel-5_35-4_79_2_132:1.1.2.10
	Kernel-5_35-4_79_2_131:1.1.2.10
	Kernel-5_35-4_79_2_130:1.1.2.10
	Kernel-5_35-4_79_2_129:1.1.2.10
	Kernel-5_35-4_79_2_128:1.1.2.10
	Kernel-5_35-4_79_2_127:1.1.2.10
	Kernel-5_35-4_79_2_126:1.1.2.10
	Kernel-5_35-4_79_2_125:1.1.2.10
	Kernel-5_35-4_79_2_124:1.1.2.10
	Kernel-5_35-4_79_2_123:1.1.2.10
	Cortex_merge:1.1.2.10
	Kernel-5_35-4_79_2_122:1.1.2.10
	Kernel-5_35-4_79_2_98_2_54:1.1.2.10
	Kernel-5_35-4_79_2_98_2_53:1.1.2.10
	Kernel-5_35-4_79_2_98_2_52:1.1.2.10
	Kernel-5_35-4_79_2_98_2_51:1.1.2.10
	Kernel-5_35-4_79_2_98_2_50:1.1.2.10
	Kernel-5_35-4_79_2_98_2_49:1.1.2.10
	Kernel-5_35-4_79_2_98_2_48:1.1.2.10
	Kernel-5_35-4_79_2_121:1.1.2.10
	Kernel-5_35-4_79_2_98_2_47:1.1.2.10
	Kernel-5_35-4_79_2_120:1.1.2.10
	Kernel-5_35-4_79_2_98_2_46:1.1.2.10
	Kernel-5_35-4_79_2_119:1.1.2.10
	Kernel-5_35-4_79_2_98_2_45:1.1.2.10
	Kernel-5_35-4_79_2_98_2_44:1.1.2.10
	Kernel-5_35-4_79_2_118:1.1.2.10
	Kernel-5_35-4_79_2_98_2_43:1.1.2.10
	Kernel-5_35-4_79_2_117:1.1.2.10
	Kernel-5_35-4_79_2_116:1.1.2.10
	Kernel-5_35-4_79_2_98_2_42:1.1.2.10
	Kernel-5_35-4_79_2_115:1.1.2.10
	Kernel-5_35-4_79_2_98_2_41:1.1.2.10
	Kernel-5_35-4_79_2_98_2_40:1.1.2.10
	Kernel-5_35-4_79_2_114:1.1.2.10
	Kernel-5_35-4_79_2_98_2_39:1.1.2.10
	Kernel-5_35-4_79_2_98_2_38:1.1.2.10
	Kernel-5_35-4_79_2_113:1.1.2.10
	Kernel-5_35-4_79_2_112:1.1.2.10
	Kernel-5_35-4_79_2_98_2_37:1.1.2.10
	Kernel-5_35-4_79_2_98_2_36:1.1.2.10
	Kernel-5_35-4_79_2_98_2_35:1.1.2.10
	Kernel-5_35-4_79_2_98_2_34:1.1.2.10
	Kernel-5_35-4_79_2_98_2_33:1.1.2.10
	Kernel-5_35-4_79_2_98_2_32:1.1.2.10
	Kernel-5_35-4_79_2_98_2_31:1.1.2.10
	Kernel-5_35-4_79_2_98_2_30:1.1.2.10
	Kernel-5_35-4_79_2_98_2_29:1.1.2.10
	Kernel-5_35-4_79_2_98_2_28:1.1.2.10
	Kernel-5_35-4_79_2_98_2_27:1.1.2.10
	Kernel-5_35-4_79_2_98_2_26:1.1.2.10
	Kernel-5_35-4_79_2_111:1.1.2.10
	Kernel-5_35-4_79_2_98_2_25:1.1.2.10
	Kernel-5_35-4_79_2_98_2_24:1.1.2.10
	Kernel-5_35-4_79_2_98_2_23:1.1.2.10
	Kernel-5_35-4_79_2_110:1.1.2.10
	Kernel-5_35-4_79_2_98_2_22:1.1.2.10
	Kernel-5_35-4_79_2_109:1.1.2.10
	Kernel-5_35-4_79_2_98_2_21:1.1.2.10
	Kernel-5_35-4_79_2_98_2_20:1.1.2.10
	Kernel-5_35-4_79_2_108:1.1.2.10
	Kernel-5_35-4_79_2_107:1.1.2.10
	Kernel-5_35-4_79_2_98_2_19:1.1.2.10
	Kernel-5_35-4_79_2_98_2_18:1.1.2.10
	Kernel-5_35-4_79_2_98_2_17:1.1.2.10
	Kernel-5_35-4_79_2_98_2_16:1.1.2.10
	Kernel-5_35-4_79_2_98_2_15:1.1.2.10
	Kernel-5_35-4_79_2_106:1.1.2.10
	Kernel-5_35-4_79_2_105:1.1.2.10
	Kernel-5_35-4_79_2_104:1.1.2.10
	Kernel-5_35-4_79_2_98_2_14:1.1.2.10
	Kernel-5_35-4_79_2_98_2_13:1.1.2.10
	Kernel-5_35-4_79_2_98_2_12:1.1.2.10
	Kernel-5_35-4_79_2_98_2_11:1.1.2.10
	Kernel-5_35-4_79_2_98_2_10:1.1.2.10
	Kernel-5_35-4_79_2_98_2_9:1.1.2.10
	Kernel-5_35-4_79_2_103:1.1.2.10
	Kernel-5_35-4_79_2_102:1.1.2.10
	Kernel-5_35-4_79_2_98_2_8:1.1.2.10
	Kernel-5_35-4_79_2_98_2_7:1.1.2.10
	Kernel-5_35-4_79_2_98_2_6:1.1.2.10
	Kernel-5_35-4_79_2_98_2_5:1.1.2.10
	Kernel-5_35-4_79_2_98_2_4:1.1.2.10
	Kernel-5_35-4_79_2_101:1.1.2.10
	Kernel-5_35-4_79_2_100:1.1.2.10
	Kernel-5_35-4_79_2_99:1.1.2.10
	Kernel-5_35-4_79_2_98_2_3:1.1.2.10
	Kernel-5_35-4_79_2_98_2_2:1.1.2.10
	Kernel-5_35-4_79_2_98_2_1:1.1.2.10
	Cortex:1.1.2.10.0.2
	Cortex_bp:1.1.2.10
	Kernel-5_35-4_79_2_98:1.1.2.10
	Kernel-5_35-4_79_2_97:1.1.2.9
	Kernel-5_35-4_79_2_96:1.1.2.9
	Kernel-5_35-4_79_2_95:1.1.2.9
	Kernel-5_35-4_79_2_94:1.1.2.9
	Kernel-5_35-4_79_2_93:1.1.2.9
	Kernel-5_35-4_79_2_92:1.1.2.9
	Kernel-5_35-4_79_2_91:1.1.2.9
	Kernel-5_35-4_79_2_90:1.1.2.9
	Kernel-5_35-4_79_2_89:1.1.2.9
	Kernel-5_35-4_79_2_88:1.1.2.9
	Kernel-5_35-4_79_2_87:1.1.2.9
	Kernel-5_35-4_79_2_86:1.1.2.9
	Kernel-5_35-4_79_2_85:1.1.2.9
	Kernel-5_35-4_79_2_84:1.1.2.9
	Kernel-5_35-4_79_2_83:1.1.2.9
	Kernel-5_35-4_79_2_82:1.1.2.9
	Kernel-5_35-4_79_2_81:1.1.2.9
	Kernel-5_35-4_79_2_80:1.1.2.9
	Kernel-5_35-4_79_2_79:1.1.2.9
	Kernel-5_35-4_79_2_78:1.1.2.9
	Kernel-5_35-4_79_2_77:1.1.2.9
	RO_5_07:1.1.2.9
	Kernel-5_35-4_79_2_76:1.1.2.9
	Kernel-5_35-4_79_2_75:1.1.2.9
	Kernel-5_35-4_79_2_74:1.1.2.9
	Kernel-5_35-4_79_2_73:1.1.2.9
	Kernel-5_35-4_79_2_72:1.1.2.9
	Kernel-5_35-4_79_2_71:1.1.2.9
	Kernel-5_35-4_79_2_70:1.1.2.9
	Kernel-5_35-4_79_2_69:1.1.2.9
	Kernel-5_35-4_79_2_68:1.1.2.9
	Kernel-5_35-4_79_2_67:1.1.2.9
	Kernel-5_35-4_79_2_66:1.1.2.9
	Kernel-5_35-4_79_2_65:1.1.2.9
	Kernel-5_35-4_79_2_64:1.1.2.9
	Kernel-5_35-4_79_2_63:1.1.2.9
	Kernel-5_35-4_79_2_62:1.1.2.9
	Kernel-5_35-4_79_2_61:1.1.2.9
	Kernel-5_35-4_79_2_59:1.1.2.9
	Kernel-5_35-4_79_2_58:1.1.2.9
	Kernel-5_35-4_79_2_57:1.1.2.9
	Kernel-5_35-4_79_2_56:1.1.2.9
	Kernel-5_35-4_79_2_55:1.1.2.9
	Kernel-5_35-4_79_2_54:1.1.2.9
	Kernel-5_35-4_79_2_53:1.1.2.9
	Kernel-5_35-4_79_2_52:1.1.2.9
	Kernel-5_35-4_79_2_51:1.1.2.9
	Kernel-5_35-4_79_2_50:1.1.2.9
	Kernel-5_35-4_79_2_49:1.1.2.9
	Kernel-5_35-4_79_2_48:1.1.2.9
	Kernel-5_35-4_79_2_47:1.1.2.8
	Kernel-5_35-4_79_2_46:1.1.2.8
	Kernel-5_35-4_79_2_45:1.1.2.8
	Kernel-5_35-4_79_2_44:1.1.2.8
	Kernel-5_35-4_79_2_25_2_2:1.1.2.8
	Kernel-5_35-4_79_2_43:1.1.2.8
	Kernel-5_35-4_79_2_42:1.1.2.8
	Kernel-5_35-4_79_2_41:1.1.2.8
	Kernel-5_35-4_79_2_40:1.1.2.8
	Kernel-5_35-4_79_2_39:1.1.2.8
	Kernel-5_35-4_79_2_38:1.1.2.8
	Kernel-5_35-4_79_2_37:1.1.2.8
	Kernel-5_35-4_79_2_36:1.1.2.8
	Kernel-5_35-4_79_2_35:1.1.2.8
	Kernel-5_35-4_79_2_34:1.1.2.8
	Kernel-5_35-4_79_2_33:1.1.2.8
	Kernel-5_35-4_79_2_32:1.1.2.8
	Kernel-5_35-4_79_2_25_2_1:1.1.2.8
	Kernel-5_35-4_79_2_31:1.1.2.8
	Kernel-5_35-4_79_2_30:1.1.2.8
	Kernel-5_35-4_79_2_29:1.1.2.8
	Kernel-5_35-4_79_2_28:1.1.2.8
	Kernel-5_35-4_79_2_27:1.1.2.8
	Kernel-5_35-4_79_2_26:1.1.2.8
	Kernel-5_35-4_79_2_25:1.1.2.8
	Kernel-5_35-4_79_2_24:1.1.2.8
	Kernel-5_35-4_79_2_23:1.1.2.8
	Kernel-5_35-4_79_2_22:1.1.2.8
	Kernel-5_35-4_79_2_21:1.1.2.8
	Kernel-5_35-4_79_2_20:1.1.2.8
	Kernel-5_35-4_79_2_19:1.1.2.8
	Kernel-5_35-4_79_2_18:1.1.2.8
	Kernel-5_35-4_79_2_17:1.1.2.8
	Kernel-5_35-4_79_2_16:1.1.2.7
	Kernel-5_35-4_79_2_15:1.1.2.7
	Kernel-5_35-4_79_2_14:1.1.2.7
	Kernel-5_35-4_79_2_13:1.1.2.7
	Kernel-5_35-4_79_2_12:1.1.2.7
	Kernel-5_35-4_79_2_11:1.1.2.7
	Kernel-5_35-4_79_2_10:1.1.2.6
	Kernel-5_35-4_79_2_9:1.1.2.5
	Kernel-5_35-4_79_2_8:1.1.2.4
	Kernel-5_35-4_79_2_7:1.1.2.3
	Kernel-5_35-4_79_2_6:1.1.2.3
	Kernel-5_35-4_79_2_5:1.1.2.3
	Kernel-5_35-4_79_2_4:1.1.2.2
	Kernel-5_35-4_79_2_3:1.1.2.2
	Kernel-5_35-4_79_2_2:1.1.2.2
	Kernel-5_35-4_79_2_1:1.1.2.1
	HAL:1.1.0.2;
locks; strict;
comment	@# @;


1.2
date	2016.06.30.20.07.36;	author jlee;	state Exp;
branches;
next	1.1;
commitid	IWoXxARWeuLDOwcz;

1.1
date	2000.09.15.12.38.00;	author kbracey;	state dead;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2000.09.15.12.38.00;	author kbracey;	state Exp;
branches;
next	1.1.2.2;

1.1.2.2
date	2000.10.02.08.52.19;	author kbracey;	state Exp;
branches;
next	1.1.2.3;

1.1.2.3
date	2000.10.05.13.54.48;	author kbracey;	state Exp;
branches;
next	1.1.2.4;

1.1.2.4
date	2000.10.05.16.46.36;	author dellis;	state Exp;
branches;
next	1.1.2.5;

1.1.2.5
date	2000.10.09.15.59.14;	author kbracey;	state Exp;
branches;
next	1.1.2.6;

1.1.2.6
date	2000.10.16.11.55.37;	author kbracey;	state Exp;
branches;
next	1.1.2.7;

1.1.2.7
date	2000.10.20.14.58.20;	author kbracey;	state Exp;
branches;
next	1.1.2.8;

1.1.2.8
date	2001.02.13.09.36.03;	author kbracey;	state Exp;
branches;
next	1.1.2.9;

1.1.2.9
date	2002.10.07.17.29.32;	author kbracey;	state Exp;
branches;
next	1.1.2.10;

1.1.2.10
date	2008.12.22.02.03.19;	author bavison;	state Exp;
branches;
next	1.1.2.11;

1.1.2.11
date	2014.04.14.19.22.46;	author rsprowson;	state Exp;
branches;
next	;
commitid	I3FLhMw0FZGHxGwx;


desc
@@


1.2
log
@Merge HAL branch to trunk
Detail:
  This change merges the past 15+ years of HAL branch development back to the trunk.
  This is effectively the end for non-HAL builds of the kernel, as no attempt has been made to maintain it during this merge, and all non-HAL & non-32bit code will soon be removed anyway.
  Rather than list everything that's been added to the HAL branch, it's easier to describe the change in terms of the things that the HAL branch was lacking:
  * Trunk version of Docs/32bit contained updated comments for the SVC stack structure during ErrorV
  * Trunk version of s/HeapMan contained a tweak to try and reduce the number of small free blocks that are created
  * Trunk version of s/Kernel contained a change to only copy 248 bytes of the error string to the error buffer (down from 252 bytes), to take into account the extra 4 bytes needed by the PSR. However this goes against the decision that's been made in the HAL branch that the error buffer should be enlarged to 260 bytes instead (ref: https://www.riscosopen.org/tracker/tickets/201), so the HAL build will retain its current behaviour.
  * Trunk version of s/MsgCode had RMNot32bit error in the list of error messages to count when countmsgusage {TRUE}
  * Trunk version of s/PMF/i2cutils contained support for OS_Memory 5, "read/write value of NVRamWriteSize". Currently the HAL branch doesn't have a use for this (in particular, the correct NVRamWriteSize should be specified by the HAL, so there should be no need for software to change it at runtime), and so this code will remain switched out in the HAL build.
Admin:
  Tested on Raspberry Pi


Version 5.48. Tagged as 'Kernel-5_48'
@
text
@Initialisation
==============

HAL_Init(unsigned int *riscos_header)

   Will be called after the MMU is turned on, before any other entries points.
   The HAL workspace will be filled with zeroes.


Interrupts
==========

The HAL must provide the ability to identify, prioritise and mask IRQs, and the ability
to mask FIQs. RISC OS supplies the ARM's processor vectors, and on an IRQ calls the HAL
to request the identity of the highest priority interrupt.

IRQ and FIQ device numbers are arbitrary, varying from system to system. They should be
arranged to allow quick mappings to and from hardware registers, and should ideally
be packed, starting at 0.

HAL_IRQEnable
HAL_IRQDisable
HAL_IRQClear
HAL_IRQSource (get highest priority asserted IRQ)
HAL_IRQDisableAll

HAL_FIQEnable
HAL_FIQDisable
HAL_FIQClear
HAL_FIQDisableAll

Timers
======

The HAL must supply at least one timer capable of generating periodic
interrupts. Each timer should generate a separate logical interrupt, and the
interrupt must be latched. The timers must either be variable rate (period is
a multiple of a basic granularity), or be fixed rate (period = 1*granularity).
Optionally, the timer should be capable of reporting the time until the
next interrupt, in units of the granularity.

int HAL_Timers(void)

  Returns number of timers. Timers are numbered from 0 upwards. Timer 0
  must exist.

int HAL_TimerDevice(int timer)

  Returns device number of timer n

unsigned int HAL_TimerGranularity(int timer)

  Returns basic granularity of timer n in ticks per second.

unsigned int HAL_TimerMaxPeriod(int timer)

  Returns maximum period of the timer, in units of Granularity. Will be 1
  for a fixed rate timer.

void HAL_TimerSetPeriod(int timer, unsigned int period)

  Sets period of timer n. If period > 0, the timer will generate interrupts every
  (period / granularity) seconds. If period = 0, the timer may be stopped.
  This may not be possible on some hardware, so the corresponding interrupt
  should be masked in addition to calling this function with period 0.
  If period > maxperiod, behaviour is undefined.

unsigned int HAL_TimerPeriod(int timer)

  Reads period of timer n. This should be the actual period in use by the
  hardware, so if for example period 0 was requested and impossible, the
  actual current period should be reported.

unsigned int HAL_TimerReadCountdown(int timer)

  Returns the time until the next interrupt in units of granularity, rounded down.
  If not available, 0 is returned.

Counter
=======

The HAL must supply a counter that varies rapidly, appropriate for use for
sub-millisecond timing. On many systems, this counter will form part of
timer 0 - as such it is not required to operate when timer 0 is not running.
On other systems, the periodic timers may have no readable latch, and a
separate unit will be required.

The counter should count down from (period-1) to 0 continuously.

unsigned int HAL_CounterRate(void)

  Returns the rate of the counter in ticks per second. Typically will
  equal HAL_TimerGranularity(0).

unsigned int HAL_CounterPeriod(void)

  Returns the period of the counter, in ticks. Typically will equal
  HAL_TimerPeriod(0).

unsigned int HAL_CounterRead(void)

  Reads the current counter value. Typically will equal
  HAL_TimerReadCountdown(0).

unsigned void HAL_CounterDelay(unsigned int microseconds)

  Delay for at least the specified number of microseconds.


Non-volatile memory
===================

The HAL should provide at least 240 bytes of non-volatile memory. If no
non-volatile memory is available, the HAL may provide fake NVRAM contents
suitable for RISC OS - however, it is preferable that the HAL just state that
NVRAM is not available, and RISC OS will act as though a CMOS reset has been
performed every reset.

NVRAM is typically implemented as an IIC device, so the calls are permitted
to be slow, and to enable interrupts. The HAL is not expected to cache
contents.

If the HAL has no particular knowledge of NVMemory, then it may
just say that "NVMemory is on IIC", and the OS will probe for CMOS/EEPROM
devices on the IIC bus.

unsigned int HAL_NVMemoryType(void)

  Returns a flags word describing the NVMemory
        bits 0-7: 0 => no NVMemory available
                  1 => NVMemory may be available on the IIC bus
                  2 => NVMemory is available on the IIC bus, and the
                       device characteristics are known
                  3 => the HAL provides NVMemory access calls.
        bit 8:    NVMemory has a protected region at the end
        bit 9:    Protected region is software deprotectable
        bit 10:   Memory locations 0-15 are readable
        bit 11:   Memory locations 0-15 are writeable

  If bits 0-7 are 0 or 1 no other NVMemory calls need be available,
  and bits 8-31 should be zero.

  If bits 0-7 are 2, Size, PageSize, ProtectedSize, Protection and IICAddress
  calls must be available.

  If bits 0-7 are 3, all calls except IICAddress must be available.

unsigned int HAL_NVMemorySize(void)

  Returns the number of bytes of non-volatile memory available. Bytes 0-15
  should be included in the count, so for example a Philips PCF8583
  CMOS/RTC device (as used in the Archimedes and Risc PC) would be described
  as a 256-byte device, with locations 0-15 not readable. More complex
  arrangements would have to be abstracted out by the HAL providing its own
  NVMemory access calls.

  This is to suit the current RISC OS Kernel, which does not use bytes 0-15.

unsigned int HAL_NVMemoryPageSize(void)

  Returns the number of bytes in a page of NVMemory. The HAL can be assured
  that block writes to NVMemory will not straddle multiple pages (whether by
  IIC operation or HAL_NVMemoryWrite call).
  Returns 0 if page splitting is not required.

unsigned int HAL_NVMemoryProtectedSize(void)

  Returns the number of bytes of NVMemory that are protected. These should
  be at the top of the address space. The OS will not attempt to write
  to those locations without first requesting deprotection (if available).
  Returns 0 if bit 8 of the flags is clear.

void HAL_NVMemoryProtection(bool)

  Enables (if true) or disables if (false) the protection of the software
  protectable region. Does nothing if bits 8 and 9 not both set.

unsigned int HAL_NVMemoryIICAddress(void)

  Returns a word describing the addressing scheme of the NVRAM.
        bits 0-7:  IIC address
        
  This will always be on bus zero.

int HAL_NVMemoryRead(unsigned int addr, void *buffer, unsigned int n)

  Reads n bytes of memory from address addr onwards into the buffer supplied.
  Returns the number of bytes successfully read. Under all normal circumstances
  the return value will be n - if it is not, a hardware failure is implied.
  Behaviour is undefined if the address range specified is outside the NVMemory,
  or inside bytes 0-15, if declared unavailable.

int HAL_NVMemoryWrite(unsigned int addr, void *buffer, unsigned int n)

  Write n bytes of memory into address addr onwards from the buffer supplied.
  Returns the number of bytes successfully written. Under all normal circumstances
  the return value will be n - if it is not, a hardware failure is implied.
  Behaviour is undefined if the address range specified is outside the NVMemory.
  Writes inside the a protected region should be ignored.

I²C bus
=======

Many hardware designs have an I²C bus. Often, it is used only to place non-
volatile memory on, but in other systems TV tuners, TV modulators,
microcontrollers, and arbitrary expansion cards may be fitted.

Low-level and high level APIs are defined. An arbitrary number of buses are
supported, and each can be controlled by either the low or high level API.
The OS should normally only use one fixed API on each bus - mixing APIs may
not have good results.

The low-level API requires the OS to control the two lines of the bus
directly. The high-level API currently covers version 2.1 of the I²C
protocol, and allows high-level transactions to be performed.

It is expected that a HAL will always provide the low-level API on each
bus, where possible in hardware. Using this, the OS can provide Fast mode
single or multi-master operation. The HAL may wish to provide the high-level API
where a dedicated I²C port with hardware assistance is available; this will
further permit High-speed and slave operation.

As it is possible that some HAL APIs (eg NVMemory), although abstracted at
this API layer, are still actually an I²C device, a matching set of high-level
I²C calls are provided in the OS. These give the HAL access to the OS I²C engine,
which will make low-level HAL calls. This saves the HAL from implementing the
full I²C protocol. To illustrate this diagramatically:

    +----------+ NVMem_Read +------------+  NVMemoryRead  +------------+
    |          | ---------> |            | ------------>  |            |
    |   App    |            |     OS     |  IICTransmit   |    HAL     |
    |          |            |            | <------------  |            |
    |          |            |            |  IICSetLines   |            |
    |          |            |            | ------------>  |            |
    +----------+            +------------+                +------------+

int HAL_IICBuses(void)

  Returns the number of IIC buses on the system.

unsigned int HAL_IICType(int bus)

  Returns a flag word describing the specified IIC bus.
        bit 0: Bus supplies the low-level API
        bit 1: Bus supplies the high-level API
        bit 2: High-level API supports multi-master operation
        bit 3: High-level API supports slave operation
        bit 4: High-level API supports background operation
       bit 16: Bus supports Fast (400kbps) operation
       bit 17: Bus supports High-speed (3.4Mbps) operation
   bits 20-31: Version number of I²C supported by high-level API, * 100.

Low level API
-------------

The low-level calls should be instantaneous. Interrupt status may not be altered.

The following structure is used:

   typedef struct { int SDA, SCL } IICLines;

Note the "__value_in_regs" keyword, which signifies that the binary ABI expects
SDA and SCL to be returned in registers a1 and a2.

__value_in_regs IICLines HAL_IICSetLines(int bus, IICLines lines)

  Sets the SDA and SCL lines on the specified bus. A 0 value represents
  logic LOW, 1 logic HIGH. The function then reads back and returns
  the values present on the bus, to permit arbitration.

__value_in_regs IICLines HAL_IICReadLines(int bus);

  Reads the state of the IIC lines on the specified bus, without changing
  their state.

High level API
--------------

The high-level interface process a single transfer at a time (from the
initial START to the STOP). It is designed to support background operations.

irq_descriptor HAL_IICDevice(int bus);

  Returns the interrupt specification for the bus. This is not meaningful
  if bit 4 of the flags word above is not set. The OS will claim the interrupt
  and call HAL_IICMonitorTransfer() each time it occurs.


#define IICSTATUS_COMPLETED  0
#define IICSTATUS_INPROGRESS 1  /* transfer proceeding in background */
#define IICSTATUS_NOACK      2  /* slave failed to acknowledge */
#define IICSTATUS_BUSY       3  /* IIC system busy (call back later) */
#define IICSTATUS_SLAVE      4  /* reserved for slave operations */
#define IICSTATUS_ERROR      5  /* other error prevented completion */

typedef struct iic_transfer
{
  unsigned addr:8;
  unsigned :22;
  unsigned checksumonly:1;
  unsigned nostart:1;
  union
  {   unsigned checksum;
      void *data;
  } d;
  unsigned len;
} iic_transfer;

int HAL_IICTransfer(int bus, unsigned n, iic_transfer transfer[static n]);

  Initiates an IIC transfer. The transfer shall progress in the background
  if bit 4 is set, in which case the normal return should be IICSTATUS_INPROGRESS.
  The OS will call HAL_IICMonitorTransfer each time an interrupt occurs - this
  will allow the HAL to progress through the transfer if it's not totally automatic.
  If the transfer happens in the foreground, return values are as for
  IICMonitorTransfer (see below).

  If an IIC transfer is currently in progress, the call may return BUSY and the
  caller should retry later - although if background transfers are supported it may
  queue the transfer and return INPROGRESS. If another master is driving the bus,
  it should silently wait until the bus is free (in the background or foreground as
  appropriate). If we lose arbitration, the transfer should be retried when the bus
  becomes free.

  transfer[] is an array of n transfer descriptors. Each descriptor describes part
  of the transfer. The direction of the subtransfer is determined by the least
  significant bit of addr. If nostart is 0, a START is first transmitted followed
  by addr, otherwise the data flow continues where the previous subtransfer
  left off. nostart must be 0 for the first subtransfer.

  For writes, len bytes of data are read from "data" and transmitted. For reads,
  len bytes are received and written to "data", unless "checksumonly" is 1, in which
  case the len received bytes are summed and the (32-bit) sum stored in checksum.

  If background transfers are in use, the transfer[] array and the data blocks must
  remain available in unpaged memory for the duration of the transfer.

  IICTransfer is re-entrant, but may return BUSY if re-entered (see above).

  
int HAL_IICMonitorTransfer(int bus);

  Will be called on every interrupt, and should return the status of the transfer
  currently in progress. If no transfer is in progress, the call should return
  COMPLETED.

  If the transfer is still in progress, INPROGRESS is returned.

  If the slave failed to acknowledge (either the address or any later transmitted
  byte), NOACK is returned.

  If we have been addressed as a slave, the call returns SLAVE. More details to
  be confirmed.

  BUSY is not a valid response.

  This will only be called in response to an IIC interrupt, with interrupts disabled.
  The interrupt shall be cleared by this call.

  Unknown return codes will be ignored.


Machine ID
==========

unsigned int64 HAL_MachineID(void)

  Returns a 64-bit unique machine identifier,this may later be used to
  form the ethernet MAC address but otherwise has no great significance on non
  networked machines.

  The top 8 bits are a CRC,based on the same algorithm the original DS2401 
  used - if the CRC fails zero will be substituted

ControllerAddress
=================

void *HAL_ControllerAddress(unsigned controller)

  Asks the HAL where various controllers might or might not be.
  Podule manager uses this information to determine at run time whether or not
  to bother doing anything.
  
  Returns r0=logical address of the chosen controller,or zero
  
     0 = EASI card access speed control
     1 = EASI space(s)
     2 = VIDC1
     3 = VIDC20
     4 = S space base (IOMD,podules,NICs,blah blah)
     5 = Extension ROM(s)

Matrix Keyboard
===============

Many devices provide a matrix keyboard interface. The following calls
provide access to it. Interrupt driven operation, or high-level calls will be
defined later.

int HAL_MatrixColumns(void)

  Returns the number of columns available via the matrix interface.
  Columns are numbered from 0 to <num columns>-1.

unsigned int HAL_MatrixScan(int column).

  Returns a bitfield describing which rows are active on the specified column.
  Any timing issues, or the driving of the matrix between calls are left to
  the HAL.

Touchscreen
===========

PDA-type devices usually have a touchscreen as their primary pointing device.
This API provides a simple interface to a touchscreen. The calls are described
in terms of a resistive touchscreen, but other technologies should be mappable
onto it. Interrupt operation is yet to be defined.


unsigned int HAL_TouchscreenType(void)

  Returns a flags word indicating the type of touchscreen.
    bits 0-7: Touchscreen type   0=>none, 1=>resistive
    bit 8:    Interrupt operation supported
    bit 9:    Calibration not required
    bits 10-15: Reserved
    bits 16-21: Bits of precision available
    bits 22-31: Reserved

  "Calibration not required" indicates that the raw values returned map linearly
  onto the screen display area to a usable accuracy as follows:

   X,Y  (00000000,00000000) = bottom left of display area
   X,Y  (FFFFFFFF,FFFFFFFF) = top right of display area
   Pres  00000000-1FFFFFFF  = no touch
   Pres  20000000-3FFFFFFF  = light touch
   Pres  3FFFFFFF-7FFFFFFF  = touch
   Pres  80000000-FFFFFFFF  = firm touch

unsigned int HAL_TouchscreenMeasure(int meas)
  Performs a touchscreen measurement. Measurements are:
      0 = X position
      1 = Y position
      2 = pressure
      3 = X resistance
      4 = Y resistance
  
  "X" and "Y" need not actually be X and Y - rotation can be dealt with by
  calibration.

  All values are returned as unsigned 32-bit values in the range &00000000-&FFFFFFFF.
  If using, for example, a 10-bit DAC, the 10-bit value read should be placed at the
  top of the returned word. Ideally, the 10 bits should be replicated in lower bits
  (ABCDEFGH IJABCDEF GHIJABCD EFGHIJAB) to ensure the returned values fully span
  the 32-bit range.

  Resistance measurements can be used to compensate for large pressed areas causing
  shorts - subtract the instantaneous resistance from the instantaneous precision.
  (I think).

Serial ports
============

The RS232 serial UART is a fundamental peripheral on most current hardware. All
@


1.1
log
@file MoreEnts was initially added on branch HAL.
@
text
@d1 464
@


1.1.2.1
log
@* Converted to building with ObjAsm (but still a single object file using ORG).
* Added ARM_IMB and ARM_IMBRange SWIs as recommended by ARMv5.
* Some early prototype HAL bits popped in - a lot of source restructuring still
  to come.
* New debug target creates an AIF image with debug information, and translates
  this into an ASCII object file for the 16702B logic analyser.

Version 5.35, 4.79.2.1. Tagged as 'Kernel-5_35-4_79_2_1'
@
text
@a0 39
Initialisation
==============

HAL_Init


Interrupts
==========

The HAL must provide the ability to identify, prioritise and mask IRQs, and the ability
to mask FIQs. RISC OS supplies the ARM's processor vectors, and on an IRQ calls the HAL
to request the identity of the highest priority interrupt.

IRQ and FIQ device numbers are arbitrary, varying from system to system. They should be
arranged to allow quick mappings to and from hardware registers, and should ideally
be packed, starting at 0.

HAL_IRQEnable
HAL_IRQDisable
HAL_IRQClear

HAL_FIQEnable
HAL_FIQDisable
HAL_FIQClear

HAL_GetHighestIRQ


Timers
======

The HAL must supply at least one timer capable of generating periodic interrupts.
Each timer should generate a separate logical interrupt.

HAL_Timer
HAL_TimerEnable
HAL_TimerRead
HAL_TimerSetRate
HAL_TimerDisable
@


1.1.2.2
log
@More HAL work. IOMD HAL work in progress. Lots of my own little build
scripts. Don't touch this.

Version 5.35, 4.79.2.2. Tagged as 'Kernel-5_35-4_79_2_2'
@
text
@d4 1
a4 4
HAL_Init(unsigned int *riscos_header)

   Will be called after the MMU is turned on, before any other entries points.
   The HAL workspace will be filled with zeroes.
d32 2
a33 235
The HAL must supply at least one timer capable of generating periodic
interrupts. Each timer should generate a separate logical interrupt, and the
interrupt must be latched. The timers must either be variable rate (period is
a multiple of a basic granularity), or be fixed rate (period = 1*granularity).
Optionally, the timer should be capable of reporting the time until the
next interrupt, in units of the granularity.

int HAL_Timers(void)

  Returns number of timers. Timers are numbered from 0 upwards. Timer 0
  must exist.

int HAL_TimerDevice(int timer)

  Returns device number of timer n

unsigned int HAL_TimerGranularity(int timer)

  Returns basic granularity of timer n in ticks per second.

unsigned int HAL_TimerMaxPeriod(int timer)

  Returns maximum period of the timer, in units of Granularity. Will be 1
  for a fixed rate timer.

void HAL_TimerSetPeriod(int timer, unsigned int period)

  Sets period of timer n. If period > 0, the timer will generate interrupts every
  (period / granularity) seconds. If period = 0, the timer may be stopped.
  This may not be possible on some hardware, so the corresponding interrupt
  should be masked in addition to calling this function with period 0.
  If period > maxperiod, behaviour is undefined.

unsigned int HAL_TimerPeriod(int timer)

  Reads period of timer n. This should be the actual period in use by the
  hardware, so if for example period 0 was requested and impossible, the
  actual current period should be reported.

unsigned int HAL_TimerReadCountdown(int timer)

  Returns the time until the next interrupt in units of granularity, rounded down.
  If not available, 0 is returned.

Counter
=======

The HAL must supply a counter that varies rapidly, appropriate for use for
sub-millisecond timing. On many systems, this counter will form part of
timer 0 - as such it is not required to operate when timer 0 is not running.
On other systems, the periodic timers may have no readable latch, and a
separate unit will be required.

The counter should count down from (period-1) to 0 continuously.

unsigned int HAL_CounterRate(void)

  Returns the rate of the counter in ticks per second. Typically will
  equal HAL_TimerGranularity(0).

unsigned int HAL_CounterPeriod(void)

  Returns the period of the counter, in ticks. Typically will equal
  HAL_TimerPeriod(0).

unsigned int HAL_CounterRead(void)

  Reads the current counter value. Typically will equal
  HAL_TimerReadCountdown(0).

unsigned void HAL_CounterDelay(unsigned int microseconds)

  Delay for at least the specified number of microseconds.


Non-volatile memory
===================

The HAL should provide at least 240 bytes of non-volatile memory. If no
non-volatile memory is available, the HAL may provide fake NVRAM contents
suitable for RISC OS - however, it is preferable that the HAL just state that
NVRAM is not available, and RISC OS will act as though a CMOS reset has been
performed every reset.

NVRAM is typically implemented as an IIC device, so the calls are permitted
to be slow, and to enable interrupts. The HAL is not expected to cache
contents.

If the HAL has no particular knowledge of NVMemory, then it may
just say that "NVMemory is on IIC", and the OS will probe for CMOS/EEPROM
devices on the IIC bus.

unsigned int HAL_NVMemoryType(void)

  Returns a flags word describing the NVMemory
        bits 0-7: 0 => no NVMemory available
                  1 => NVMemory may be available on the IIC bus
                  2 => NVMemory is available on the IIC bus, and the
                       device characteristics are known
                  3 => the HAL provides NVMemory access calls.
        bit 8:    NVMemory has a protected region at the end
        bit 9:    Protected region is software deprotectable
        bit 10:   Memory locations 0-15 are readable
        bit 11:   Memory locations 0-15 are writeable

  If bits 0-7 are 0 or 1 no other NVMemory calls need be available,
  and bits 8-31 should be zero.

  If bits 0-7 are 2, Size, ProtectedSize, Protection and IICAddress calls must
  be available.

  If bits 0-7 are 3, all calls except IICAddress must be available.

unsigned int HAL_NVMemorySize(void)

  Returns the number of bytes of non-volatile memory available. Bytes 0-15
  should be included in the count, so for example a Philips PCF8583
  CMOS/RTC device (as used in the Archimedes and Risc PC) would be described
  as a 256-byte device, with locations 0-15 not readable. More complex
  arrangements would have to be abstracted out by the HAL providing its own
  NVMemory access calls.

  This is to suit the current RISC OS Kernel, which does not use bytes 0-15.

unsigned int HAL_NVMemoryProtectedSize(void)

  Returns the number of bytes of NVMemory that are protected. These should
  be at the top of the address space. The OS will not attempt to write
  to those locations without first requesting deprotection (if available).
  Returns 0 if bit 8 of the flags is clear.

void HAL_NVMemoryProtection(bool)

  Enables (if true) or disables if (false) the protection of the software
  protectable region. Does nothing if bits 8 and 9 not both set.

unsigned int HAL_NVMemoryIICAddress(void)

  Returns a word describing the addressing scheme of the NVRAM.
        bits 0-7: IIC address

int HAL_NVMemoryRead(unsigned int addr, void *buffer, unsigned int n)

  Reads n bytes of memory from address addr onwards into the buffer supplied.
  Returns the number of bytes successfully read. Under all normal circumstances
  the return value will be n - if it is not, a hardware failure is implied.
  Behaviour is undefined if the address range specified is outside the NVMemory,
  or inside bytes 0-15, if declared unavailable.

int HAL_NVMemoryWrite(unsigned int addr, void *buffer, unsigned int n)

  Write n bytes of memory into address addr onwards from the buffer supplied.
  Returns the number of bytes successfully written. Under all normal circumstances
  the return value will be n - if it is not, a hardware failure is implied.
  Behaviour is undefined if the address range specified is outside the NVMemory.
  Writes inside the a protected region should be ignored.

I²C bus
=======

Many hardware designs have an I²C bus. Often, it is used only to place non-
volatile memory on, but in other systems TV tuners, TV modulators,
microcontrollers, and arbitrary expansion cards may be fitted.

Low-level and high level APIs are defined. An arbitrary number of buses are
supported, and each can be controlled by either the low or high level API.
The OS should normally only use one fixed API on each bus - mixing APIs may
not have good results.

The low-level API requires the OS to control the two lines of the bus
directly. The high-level API currently covers version 2.1 of the I²C
protocol, and allows high-level transactions to be performed.

It is expected that a HAL will always provide the low-level API on each
bus, where possible in hardware. Using this, the OS can provide Fast mode
single or multi-master operation. The HAL may wish to provide the high-level API
where a dedicated I²C port with hardware assistance is available; this will
further permit High-speed and slave operation.

As it is possible that some HAL APIs (eg NVMemory), although abstracted at
this API layer, are still actually an I²C device, a matching set of high-level
I²C calls are provided in the OS. These give the HAL access to the OS I²C engine,
which will make low-level HAL calls. This saves the HAL from implementing the
full I²C protocol. To illustrate this diagramatically:

    +----------+ NVMem_Read +------------+  NVMemoryRead  +------------+
    |          | ---------> |            | ------------>  |            |
    |   App    |            |     OS     |  IICTransmit   |    HAL     |
    |          |            |            | <------------  |            |
    |          |            |            |  IICSetLines   |            |
    |          |            |            | ------------>  |            |
    +----------+            +------------+                +------------+

int HAL_IICBuses(void)

  Returns the number of IIC buses on the system.

unsigned int HAL_IICType(int bus)

  Returns a flag word describing the specified IIC bus.
        bit 0: Bus supplies the low-level API
        bit 1: Bus supplies the high-level API
        bit 2: High-level API supports multi-master operation
        bit 3: High-level API supports slave operation
       bit 16: Bus supports Fast (400kbps) operation
       bit 17: Bus supports High-speed (3.4Mbps) operation
   bits 20-31: Version number of I²C supported by high-level API, * 100.

Low level API
-------------

The low-level calls should be instantaneous. Interrupt status may not be altered.

The following structure is used:

   typedef struct { int SDA, SCL } IICLines;

Note the "__value_in_regs" keyword, which signifies that the binary ABI expects
SDA and SCL to be returned in registers a1 and a2.

__value_in_regs IICLines HAL_IICSetLines(int bus, IICLines lines)

  Sets the SDA and SCL lines on the specified bus. A 0 value represents
  logic LOW, 1 logic HIGH. The function then reads back and returns
  the values present on the bus, to permit arbitration.

__value_in_regs IICLines HAL_IICReadLines(int bus);

  Reads the state of the IIC lines on the specified bus, without changing
  their state.

High level API
--------------

To be defined.
d35 5
@


1.1.2.3
log
@More HAL work. IOMD HAL fleshed out somewhat - system gets most of the way
through initialisation.

Version 5.35, 4.79.2.5. Tagged as 'Kernel-5_35-4_79_2_5'
@
text
@a23 1
HAL_IRQSource (get highest priority asserted IRQ)
d29 1
a270 6
Machine ID
==========

unsigned int64 HAL_MachineID(void)

  Returns a 64-bit unique machine identifier. What does it mean?
@


1.1.2.4
log
@  Added HAL NVRAM support
Detail:
  Added the HAL NVRAM entries.
  Modified i2cutils to use the HAL entries for NVRAM and behave sensibly if the HAL reports that there is no NVRAM, in which case there must be a forced reset_cmos call so that the cache gets set up sensibly.
Admin:
  Tested under the RPC emulator and appears to be working correctly, although some calls to IIC are still being made in the no nvram case.

Version 5.35, 4.79.2.8. Tagged as 'Kernel-5_35-4_79_2_8'
@
text
@d174 1
a174 3
        bits 0-7:  IIC address
        
  This will always be on bus zero.
@


1.1.2.5
log
@More L7200 HAL work
@
text
@a278 31

ControllerAddress
=================

void *HAL_ControllerAddress(unsigned flags, unsigned controller)

  Maps to RISC OS' OS_Memory 9 call - provides a way for people who must poke the
  hardware to find it. Bits 0-7 of controller are the sequence number
  (starting at zero), and bits 8-31 are the controller type. Currently allocated
  types are:
              0 = EASI card access speed control register (sequence no = card)
              1 = EASI space (sequence no = card)
              2 = VIDC1
              3 = VIDC20
              4 = IOMD

Matrix Keyboard
===============

Many devices provide a matrix keyboard interface. The following calls
provide access to it.

int HAL_MatrixColumns(void)

Returns the number of columns available via the matrix interface.

unsigned int HAL_MatrixScan(int column).

Returns a bitfield describing which rows are active on the specified column.
Pass in column=-1 to deassert the column selects.

@


1.1.2.6
log
@More stuff. Up to the desktop now; cache on, working keyboard. Some source
restructuring to start to make splitting it up into several object files more
feasible.
@
text
@d303 1
a303 1
  Returns the number of columns available via the matrix interface.
d307 2
a308 2
  Returns a bitfield describing which rows are active on the specified column.
  Pass in column=-1 to deassert the column selects.
@


1.1.2.7
log
@Stuff. A bit of touchscreen, I expect, and probably some other bits too.
@
text
@d299 1
a299 2
provide access to it. Interrupt driven operation, or high-level calls will be
defined later.
a303 1
  Columns are numbered from 0 to <num columns>-1.
d308 1
a308 2
  Any timing issues, or the driving of the matrix between calls are left to
  the HAL.
a309 49
Touchscreen
===========

PDA-type devices usually have a touchscreen as their primary pointing device.
This API provides a simple interface to a touchscreen. The calls are described
in terms of a resistive touchscreen, but other technologies should be mappable
onto it. Interrupt operation is yet to be defined.


unsigned int HAL_TouchscreenType(void)

  Returns a flags word indicating the type of touchscreen.
    bits 0-7: Touchscreen type   0=>none, 1=>resistive
    bit 8:    Interrupt operation supported
    bit 9:    Calibration not required
    bits 10-15: Reserved
    bits 16-21: Bits of precision available
    bits 22-31: Reserved

  "Calibration not required" indicates that the raw values returned map linearly
  onto the screen display area to a usable accuracy as follows:

   X,Y  (00000000,00000000) = bottom left of display area
   X,Y  (FFFFFFFF,FFFFFFFF) = top right of display area
   Pres  00000000-1FFFFFFF  = no touch
   Pres  20000000-3FFFFFFF  = light touch
   Pres  3FFFFFFF-7FFFFFFF  = touch
   Pres  80000000-FFFFFFFF  = firm touch

unsigned int HAL_TouchscreenMeasure(int meas)
  Performs a touchscreen measurement. Measurements are:
      0 = X position
      1 = Y position
      2 = pressure
      3 = X resistance
      4 = Y resistance
  
  "X" and "Y" need not actually be X and Y - rotation can be dealt with by
  calibration.

  All values are returned as unsigned 32-bit values in the range &00000000-&FFFFFFFF.
  If using, for example, a 10-bit DAC, the 10-bit value read should be placed at the
  top of the returned word. Ideally, the 10 bits should be replicated in lower bits
  (ABCDEFGH IJABCDEF GHIJABCD EFGHIJAB) to ensure the returned values fully span
  the 32-bit range.

  Resistance measurements can be used to compensate for large pressed areas causing
  shorts - subtract the instantaneous resistance from the instantaneous precision.
  (I think).
@


1.1.2.8
log
@Various L7200 tweaks, plus working ARM920T code.

Version 5.35, 4.79.2.17. Tagged as 'Kernel-5_35-4_79_2_17'
@
text
@a24 1
HAL_IRQDisableAll
a28 1
HAL_FIQDisableAll
a29 41
Interrupt specifications are generally described by a 3-word structure.
The 3 words correspond directly to the contents of registers R0,R3 and R4
on entry to OS_ClaimDeviceVector.

struct
{
    int device;
    union {
       struct {
         unsigned char *addr;
         int maskandpolarity;
       } bit;
       struct {
         int (*forme)(void *handle);
         void *handle;
       } func;
    } sub;
}

OS_ClaimDeviceVector changes:

R3 and R4 must always be supplied. Set R3=R4=0 to claim "all" of an interrupt.
Bit 31 of the device number indicates that a routine is being supplied instead
of an address and a mask.

When supplying a bit mask, your handler is called if

       ([addr] AND maskandpolarity) EOR (maskandpolarity >> 8)

is nonzero. This is a RISC OS 3.8+ backwards-compatible extension to the original
check:

      [addr] AND maskandpolarity 

When supplying a routine, your handler is called if

       forme(handle)

returns nonzero.

if 
a361 5

Serial ports
============

The RS232 serial UART is a fundamental peripheral on most current hardware. All
@


1.1.2.9
log
@Lots of Tungsten work.

Version 5.35, 4.79.2.48. Tagged as 'Kernel-5_35-4_79_2_48'
@
text
@d36 1
a36 1
typedef struct irq_descriptor
d49 1
a49 1
} irq_descriptor;
a283 1
        bit 4: High-level API supports background operation
d314 1
a314 83
The high-level interface process a single transfer at a time (from the
initial START to the STOP). It is designed to support background operations.

irq_descriptor HAL_IICDevice(int bus);

  Returns the interrupt specification for the bus. This is not meaningful
  if bit 4 of the flags word above is not set. The OS will claim the interrupt
  and call HAL_IICMonitorTransfer() each time it occurs.


#define IICSTATUS_COMPLETED  0
#define IICSTATUS_INPROGRESS 1  /* transfer proceeding in background */
#define IICSTATUS_NOACK      2  /* slave failed to acknowledge */
#define IICSTATUS_BUSY       3  /* IIC system busy (call back later) */
#define IICSTATUS_SLAVE      4  /* reserved for slave operations */
#define IICSTATUS_ERROR      5  /* other error prevented completion */

typedef struct iic_transfer
{
  unsigned addr:8;
  unsigned :22;
  unsigned checksumonly:1;
  unsigned nostart:1;
  union
  {   unsigned checksum;
      void *data;
  } d;
  unsigned len;
} iic_transfer;

int HAL_IICTransfer(int bus, unsigned n, iic_transfer transfer[static n]);

  Initiates an IIC transfer. The transfer shall progress in the background
  if bit 4 is set, in which case the normal return should be IICSTATUS_INPROGRESS.
  The OS will call HAL_IICMonitorTransfer each time an interrupt occurs - this
  will allow the HAL to progress through the transfer if it's not totally automatic.
  If the transfer happens in the foreground, return values are as for
  IICMonitorTransfer (see below).

  If an IIC transfer is currently in progress, the call may return BUSY and the
  caller should retry later - although if background transfers are supported it may
  queue the transfer and return INPROGRESS. If another master is driving the bus,
  it should silently wait until the bus is free (in the background or foreground as
  appropriate). If we lose arbitration, the transfer should be retried when the bus
  becomes free.

  transfer[] is an array of n transfer descriptors. Each descriptor describes part
  of the transfer. The direction of the subtransfer is determined by the least
  significant bit of addr. If nostart is 0, a START is first transmitted followed
  by addr, otherwise the data flow continues where the previous subtransfer
  left off. nostart must be 0 for the first subtransfer.

  For writes, len bytes of data are read from "data" and transmitted. For reads,
  len bytes are received and written to "data", unless "checksumonly" is 1, in which
  case the len received bytes are summed and the (32-bit) sum stored in checksum.

  If background transfers are in use, the transfer[] array and the data blocks must
  remain available in unpaged memory for the duration of the transfer.

  IICTransfer is re-entrant, but may return BUSY if re-entered (see above).

  
int HAL_IICMonitorTransfer(int bus);

  Will be called on every interrupt, and should return the status of the transfer
  currently in progress. If no transfer is in progress, the call should return
  COMPLETED.

  If the transfer is still in progress, INPROGRESS is returned.

  If the slave failed to acknowledge (either the address or any later transmitted
  byte), NOACK is returned.

  If we have been addressed as a slave, the call returns SLAVE. More details to
  be confirmed.

  BUSY is not a valid response.

  This will only be called in response to an IIC interrupt, with interrupts disabled.
  The interrupt shall be cleared by this call.

  Unknown return codes will be ignored.

d321 1
a321 6
  Returns a 64-bit unique machine identifier,this may later be used to
  form the ethernet MAC address but otherwise has no great significance on non
  networked machines.

  The top 8 bits are a CRC,based on the same algorithm the original DS2401 
  used - if the CRC fails zero will be substituted
d326 1
a326 1
void *HAL_ControllerAddress(unsigned controller)
d328 9
a336 12
  Asks the HAL where various controllers might or might not be.
  Podule manager uses this information to determine at run time whether or not
  to bother doing anything.
  
  Returns r0=logical address of the chosen controller,or zero
  
     0 = EASI card access speed control
     1 = EASI space(s)
     2 = VIDC1
     3 = VIDC20
     4 = S space base (IOMD,podules,NICs,blah blah)
     5 = Extension ROM(s)
@


1.1.2.10
log
@  Minor kernel updates
Detail:
  * Added some documentation on previously undocumented HAL calls
  * Corrected NVMemoryFlag_Provision bitmask to match documentation
  * Bugfix: NVMemoryFlag_ProtectAtEnd flag was being ignored
Admin:
  Not tested

Version 5.35, 4.79.2.98. Tagged as 'Kernel-5_35-4_79_2_98'
@
text
@d186 2
a187 2
  If bits 0-7 are 2, Size, PageSize, ProtectedSize, Protection and IICAddress
  calls must be available.
a201 7
unsigned int HAL_NVMemoryPageSize(void)

  Returns the number of bytes in a page of NVMemory. The HAL can be assured
  that block writes to NVMemory will not straddle multiple pages (whether by
  IIC operation or HAL_NVMemoryWrite call).
  Returns 0 if page splitting is not required.

@


1.1.2.11
log
@Simplify HAL_IICDevice API
The only function to use the abandoned extensions to OS_ClaimDeviceVector, the 2nd & 3rd members of the structure never got used.
Change uses of HAL_IICDevice to pass in the bus, and expect the device number back.
Docs updated accordingly.

Version 5.35, 4.79.2.218. Tagged as 'Kernel-5_35-4_79_2_218'
@
text
@d32 43
@


