Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 23:08:12 2019
| Host         : DESKTOP-LOM14M0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 195 register/latch pins with no clock driven by root clock pin: clk_div_12hz/Q_reg/Q (HIGH)

 There are 787 register/latch pins with no clock driven by root clock pin: clk_div_20khz/Q_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clk_div_5hz/Q_reg/Q (HIGH)

 There are 126 register/latch pins with no clock driven by root clock pin: clk_div_80hz/Q_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clk_div_clk_pseudo/Q_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line74/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6700 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.933    -1087.853                    507                 1302        0.125        0.000                      0                 1302        3.000        0.000                       0                   435  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.552        0.000                      0                  340        0.238        0.000                      0                  340        3.000        0.000                       0                   175  
  clk_out1_clk_wiz_0      -10.933    -1087.853                    507                  962        0.125        0.000                      0                  962        4.130        0.000                       0                   257  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 nolabel_line74/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 1.558ns (28.824%)  route 3.847ns (71.176%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.542     5.063    nolabel_line74/clk_in1
    SLICE_X55Y77         FDRE                                         r  nolabel_line74/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  nolabel_line74/count2_reg[10]/Q
                         net (fo=10, routed)          0.830     6.349    nolabel_line74/count2_reg[10]
    SLICE_X56Y77         LUT4 (Prop_lut4_I1_O)        0.152     6.501 f  nolabel_line74/sclk_i_11/O
                         net (fo=2, routed)           1.191     7.692    nolabel_line74/sclk_i_11_n_0
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.374     8.066 r  nolabel_line74/sclk_i_29/O
                         net (fo=2, routed)           0.618     8.684    nolabel_line74/sclk_i_29_n_0
    SLICE_X57Y75         LUT5 (Prop_lut5_I0_O)        0.328     9.012 r  nolabel_line74/sclk_i_16/O
                         net (fo=1, routed)           0.543     9.555    nolabel_line74/sclk_i_16_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I2_O)        0.124     9.679 r  nolabel_line74/sclk_i_5/O
                         net (fo=1, routed)           0.665    10.344    nolabel_line74/sclk_i_5_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I4_O)        0.124    10.468 r  nolabel_line74/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.468    nolabel_line74/sclk_i_1_n_0
    SLICE_X57Y76         FDRE                                         r  nolabel_line74/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.428    14.769    nolabel_line74/clk_in1
    SLICE_X57Y76         FDRE                                         r  nolabel_line74/sclk_reg/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X57Y76         FDRE (Setup_fdre_C_D)        0.029    15.021    nolabel_line74/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  4.552    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 clk_div_clk_pseudo/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_clk_pseudo/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.454ns (36.304%)  route 2.551ns (63.696%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.555     5.076    clk_div_clk_pseudo/clk_in1
    SLICE_X40Y31         FDRE                                         r  clk_div_clk_pseudo/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div_clk_pseudo/count_reg[2]/Q
                         net (fo=2, routed)           1.143     6.676    adjust_wave/count_reg[2]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.800 r  adjust_wave/Q0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.800    clk_div_clk_pseudo/S[0]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.332 r  clk_div_clk_pseudo/Q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.332    clk_div_clk_pseudo/Q0_carry_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  clk_div_clk_pseudo/Q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.446    clk_div_clk_pseudo/Q0_carry__0_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.674 r  clk_div_clk_pseudo/Q0_carry__1/CO[2]
                         net (fo=32, routed)          1.408     9.081    clk_div_clk_pseudo/clear
    SLICE_X40Y38         FDRE                                         r  clk_div_clk_pseudo/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.444    14.785    clk_div_clk_pseudo/clk_in1
    SLICE_X40Y38         FDRE                                         r  clk_div_clk_pseudo/count_reg[28]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X40Y38         FDRE (Setup_fdre_C_R)       -0.618    14.406    clk_div_clk_pseudo/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 clk_div_clk_pseudo/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_clk_pseudo/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.454ns (36.304%)  route 2.551ns (63.696%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.555     5.076    clk_div_clk_pseudo/clk_in1
    SLICE_X40Y31         FDRE                                         r  clk_div_clk_pseudo/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div_clk_pseudo/count_reg[2]/Q
                         net (fo=2, routed)           1.143     6.676    adjust_wave/count_reg[2]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.800 r  adjust_wave/Q0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.800    clk_div_clk_pseudo/S[0]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.332 r  clk_div_clk_pseudo/Q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.332    clk_div_clk_pseudo/Q0_carry_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  clk_div_clk_pseudo/Q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.446    clk_div_clk_pseudo/Q0_carry__0_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.674 r  clk_div_clk_pseudo/Q0_carry__1/CO[2]
                         net (fo=32, routed)          1.408     9.081    clk_div_clk_pseudo/clear
    SLICE_X40Y38         FDRE                                         r  clk_div_clk_pseudo/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.444    14.785    clk_div_clk_pseudo/clk_in1
    SLICE_X40Y38         FDRE                                         r  clk_div_clk_pseudo/count_reg[29]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X40Y38         FDRE (Setup_fdre_C_R)       -0.618    14.406    clk_div_clk_pseudo/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 clk_div_clk_pseudo/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_clk_pseudo/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.454ns (36.304%)  route 2.551ns (63.696%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.555     5.076    clk_div_clk_pseudo/clk_in1
    SLICE_X40Y31         FDRE                                         r  clk_div_clk_pseudo/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div_clk_pseudo/count_reg[2]/Q
                         net (fo=2, routed)           1.143     6.676    adjust_wave/count_reg[2]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.800 r  adjust_wave/Q0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.800    clk_div_clk_pseudo/S[0]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.332 r  clk_div_clk_pseudo/Q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.332    clk_div_clk_pseudo/Q0_carry_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  clk_div_clk_pseudo/Q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.446    clk_div_clk_pseudo/Q0_carry__0_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.674 r  clk_div_clk_pseudo/Q0_carry__1/CO[2]
                         net (fo=32, routed)          1.408     9.081    clk_div_clk_pseudo/clear
    SLICE_X40Y38         FDRE                                         r  clk_div_clk_pseudo/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.444    14.785    clk_div_clk_pseudo/clk_in1
    SLICE_X40Y38         FDRE                                         r  clk_div_clk_pseudo/count_reg[30]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X40Y38         FDRE (Setup_fdre_C_R)       -0.618    14.406    clk_div_clk_pseudo/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 clk_div_clk_pseudo/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_clk_pseudo/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 1.767ns (37.945%)  route 2.890ns (62.055%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.555     5.076    clk_div_clk_pseudo/clk_in1
    SLICE_X40Y31         FDRE                                         r  clk_div_clk_pseudo/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div_clk_pseudo/count_reg[2]/Q
                         net (fo=2, routed)           1.143     6.676    adjust_wave/count_reg[2]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.800 r  adjust_wave/Q0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.800    clk_div_clk_pseudo/S[0]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.332 r  clk_div_clk_pseudo/Q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.332    clk_div_clk_pseudo/Q0_carry_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  clk_div_clk_pseudo/Q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.446    clk_div_clk_pseudo/Q0_carry__0_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.674 r  clk_div_clk_pseudo/Q0_carry__1/CO[2]
                         net (fo=32, routed)          1.746     9.420    clk_div_clk_pseudo/clear
    SLICE_X59Y35         LUT2 (Prop_lut2_I0_O)        0.313     9.733 r  clk_div_clk_pseudo/Q_i_1__3/O
                         net (fo=1, routed)           0.000     9.733    clk_div_clk_pseudo/Q_i_1__3_n_0
    SLICE_X59Y35         FDRE                                         r  clk_div_clk_pseudo/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.513    14.854    clk_div_clk_pseudo/clk_in1
    SLICE_X59Y35         FDRE                                         r  clk_div_clk_pseudo/Q_reg/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y35         FDRE (Setup_fdre_C_D)        0.029    15.108    clk_div_clk_pseudo/Q_reg
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 clk_div_clk_pseudo/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_clk_pseudo/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 1.454ns (37.603%)  route 2.413ns (62.397%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.555     5.076    clk_div_clk_pseudo/clk_in1
    SLICE_X40Y31         FDRE                                         r  clk_div_clk_pseudo/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div_clk_pseudo/count_reg[2]/Q
                         net (fo=2, routed)           1.143     6.676    adjust_wave/count_reg[2]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.800 r  adjust_wave/Q0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.800    clk_div_clk_pseudo/S[0]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.332 r  clk_div_clk_pseudo/Q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.332    clk_div_clk_pseudo/Q0_carry_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  clk_div_clk_pseudo/Q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.446    clk_div_clk_pseudo/Q0_carry__0_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.674 r  clk_div_clk_pseudo/Q0_carry__1/CO[2]
                         net (fo=32, routed)          1.269     8.943    clk_div_clk_pseudo/clear
    SLICE_X40Y37         FDRE                                         r  clk_div_clk_pseudo/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    clk_div_clk_pseudo/clk_in1
    SLICE_X40Y37         FDRE                                         r  clk_div_clk_pseudo/count_reg[24]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X40Y37         FDRE (Setup_fdre_C_R)       -0.618    14.405    clk_div_clk_pseudo/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 clk_div_clk_pseudo/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_clk_pseudo/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 1.454ns (37.603%)  route 2.413ns (62.397%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.555     5.076    clk_div_clk_pseudo/clk_in1
    SLICE_X40Y31         FDRE                                         r  clk_div_clk_pseudo/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div_clk_pseudo/count_reg[2]/Q
                         net (fo=2, routed)           1.143     6.676    adjust_wave/count_reg[2]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.800 r  adjust_wave/Q0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.800    clk_div_clk_pseudo/S[0]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.332 r  clk_div_clk_pseudo/Q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.332    clk_div_clk_pseudo/Q0_carry_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  clk_div_clk_pseudo/Q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.446    clk_div_clk_pseudo/Q0_carry__0_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.674 r  clk_div_clk_pseudo/Q0_carry__1/CO[2]
                         net (fo=32, routed)          1.269     8.943    clk_div_clk_pseudo/clear
    SLICE_X40Y37         FDRE                                         r  clk_div_clk_pseudo/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    clk_div_clk_pseudo/clk_in1
    SLICE_X40Y37         FDRE                                         r  clk_div_clk_pseudo/count_reg[25]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X40Y37         FDRE (Setup_fdre_C_R)       -0.618    14.405    clk_div_clk_pseudo/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 clk_div_clk_pseudo/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_clk_pseudo/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 1.454ns (37.603%)  route 2.413ns (62.397%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.555     5.076    clk_div_clk_pseudo/clk_in1
    SLICE_X40Y31         FDRE                                         r  clk_div_clk_pseudo/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div_clk_pseudo/count_reg[2]/Q
                         net (fo=2, routed)           1.143     6.676    adjust_wave/count_reg[2]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.800 r  adjust_wave/Q0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.800    clk_div_clk_pseudo/S[0]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.332 r  clk_div_clk_pseudo/Q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.332    clk_div_clk_pseudo/Q0_carry_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  clk_div_clk_pseudo/Q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.446    clk_div_clk_pseudo/Q0_carry__0_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.674 r  clk_div_clk_pseudo/Q0_carry__1/CO[2]
                         net (fo=32, routed)          1.269     8.943    clk_div_clk_pseudo/clear
    SLICE_X40Y37         FDRE                                         r  clk_div_clk_pseudo/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    clk_div_clk_pseudo/clk_in1
    SLICE_X40Y37         FDRE                                         r  clk_div_clk_pseudo/count_reg[26]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X40Y37         FDRE (Setup_fdre_C_R)       -0.618    14.405    clk_div_clk_pseudo/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 clk_div_clk_pseudo/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_clk_pseudo/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 1.454ns (37.603%)  route 2.413ns (62.397%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.555     5.076    clk_div_clk_pseudo/clk_in1
    SLICE_X40Y31         FDRE                                         r  clk_div_clk_pseudo/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  clk_div_clk_pseudo/count_reg[2]/Q
                         net (fo=2, routed)           1.143     6.676    adjust_wave/count_reg[2]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.800 r  adjust_wave/Q0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.800    clk_div_clk_pseudo/S[0]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.332 r  clk_div_clk_pseudo/Q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.332    clk_div_clk_pseudo/Q0_carry_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  clk_div_clk_pseudo/Q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.446    clk_div_clk_pseudo/Q0_carry__0_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.674 r  clk_div_clk_pseudo/Q0_carry__1/CO[2]
                         net (fo=32, routed)          1.269     8.943    clk_div_clk_pseudo/clear
    SLICE_X40Y37         FDRE                                         r  clk_div_clk_pseudo/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    clk_div_clk_pseudo/clk_in1
    SLICE_X40Y37         FDRE                                         r  clk_div_clk_pseudo/count_reg[27]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X40Y37         FDRE (Setup_fdre_C_R)       -0.618    14.405    clk_div_clk_pseudo/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 clk_div_5hz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_5hz/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 1.733ns (39.276%)  route 2.679ns (60.724%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.560     5.081    clk_div_5hz/clk_in1
    SLICE_X50Y31         FDRE                                         r  clk_div_5hz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  clk_div_5hz/count_reg[15]/Q
                         net (fo=2, routed)           1.087     6.686    clk_div_5hz/count_reg[15]
    SLICE_X51Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.810 r  clk_div_5hz/Q0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     6.810    clk_div_5hz/Q0_carry__0_i_3__0_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.360 r  clk_div_5hz/Q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.360    clk_div_5hz/Q0_carry__0_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.588 r  clk_div_5hz/Q0_carry__1/CO[2]
                         net (fo=32, routed)          1.592     9.181    clk_div_5hz/clear
    SLICE_X58Y28         LUT2 (Prop_lut2_I0_O)        0.313     9.494 r  clk_div_5hz/Q_i_1__0/O
                         net (fo=1, routed)           0.000     9.494    clk_div_5hz/Q_i_1__0_n_0
    SLICE_X58Y28         FDRE                                         r  clk_div_5hz/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.506    14.847    clk_div_5hz/clk_in1
    SLICE_X58Y28         FDRE                                         r  clk_div_5hz/Q_reg/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y28         FDRE (Setup_fdre_C_D)        0.029    15.101    clk_div_5hz/Q_reg
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 nolabel_line74/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.566%)  route 0.175ns (48.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.554     1.437    nolabel_line74/clk_in1
    SLICE_X55Y77         FDRE                                         r  nolabel_line74/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line74/count2_reg[8]/Q
                         net (fo=13, routed)          0.175     1.753    nolabel_line74/count2_reg[8]
    SLICE_X57Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.798 r  nolabel_line74/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.798    nolabel_line74/sclk_i_1_n_0
    SLICE_X57Y76         FDRE                                         r  nolabel_line74/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.819     1.947    nolabel_line74/clk_in1
    SLICE_X57Y76         FDRE                                         r  nolabel_line74/sclk_reg/C
                         clock pessimism             -0.478     1.469    
    SLICE_X57Y76         FDRE (Hold_fdre_C_D)         0.091     1.560    nolabel_line74/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_12hz/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_12hz/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.562     1.445    clk_div_12hz/clk_in1
    SLICE_X35Y46         FDRE                                         r  clk_div_12hz/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div_12hz/Q_reg/Q
                         net (fo=2, routed)           0.168     1.754    clk_div_12hz/clk_12hz
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  clk_div_12hz/Q_i_1__2/O
                         net (fo=1, routed)           0.000     1.799    clk_div_12hz/Q_i_1__2_n_0
    SLICE_X35Y46         FDRE                                         r  clk_div_12hz/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.831     1.958    clk_div_12hz/clk_in1
    SLICE_X35Y46         FDRE                                         r  clk_div_12hz/Q_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    clk_div_12hz/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_20khz/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_20khz/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.563     1.446    clk_div_20khz/clk_in1
    SLICE_X37Y46         FDRE                                         r  clk_div_20khz/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_div_20khz/Q_reg/Q
                         net (fo=2, routed)           0.168     1.755    clk_div_20khz/J_MIC3_Pin1_OBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.800 r  clk_div_20khz/Q_i_1/O
                         net (fo=1, routed)           0.000     1.800    clk_div_20khz/Q_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clk_div_20khz/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.832     1.959    clk_div_20khz/clk_in1
    SLICE_X37Y46         FDRE                                         r  clk_div_20khz/Q_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clk_div_20khz/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div_12hz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_12hz/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.562     1.445    clk_div_12hz/clk_in1
    SLICE_X30Y42         FDRE                                         r  clk_div_12hz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_div_12hz/count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.735    clk_div_12hz/count_reg[10]
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  clk_div_12hz/count_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.845    clk_div_12hz/count_reg[8]_i_1__1_n_5
    SLICE_X30Y42         FDRE                                         r  clk_div_12hz/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.831     1.958    clk_div_12hz/clk_in1
    SLICE_X30Y42         FDRE                                         r  clk_div_12hz/count_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_div_12hz/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div_12hz/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_12hz/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.563     1.446    clk_div_12hz/clk_in1
    SLICE_X30Y43         FDRE                                         r  clk_div_12hz/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_div_12hz/count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.736    clk_div_12hz/count_reg[14]
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  clk_div_12hz/count_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.846    clk_div_12hz/count_reg[12]_i_1__1_n_5
    SLICE_X30Y43         FDRE                                         r  clk_div_12hz/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.832     1.959    clk_div_12hz/clk_in1
    SLICE_X30Y43         FDRE                                         r  clk_div_12hz/count_reg[14]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.134     1.580    clk_div_12hz/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div_5hz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_5hz/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.558     1.441    clk_div_5hz/clk_in1
    SLICE_X50Y30         FDRE                                         r  clk_div_5hz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  clk_div_5hz/count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.731    clk_div_5hz/count_reg[10]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.841 r  clk_div_5hz/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.841    clk_div_5hz/count_reg[8]_i_1__0_n_5
    SLICE_X50Y30         FDRE                                         r  clk_div_5hz/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.827     1.954    clk_div_5hz/clk_in1
    SLICE_X50Y30         FDRE                                         r  clk_div_5hz/count_reg[10]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X50Y30         FDRE (Hold_fdre_C_D)         0.134     1.575    clk_div_5hz/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div_5hz/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_5hz/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.559     1.442    clk_div_5hz/clk_in1
    SLICE_X50Y31         FDRE                                         r  clk_div_5hz/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  clk_div_5hz/count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.732    clk_div_5hz/count_reg[14]
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  clk_div_5hz/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.842    clk_div_5hz/count_reg[12]_i_1__0_n_5
    SLICE_X50Y31         FDRE                                         r  clk_div_5hz/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.828     1.955    clk_div_5hz/clk_in1
    SLICE_X50Y31         FDRE                                         r  clk_div_5hz/count_reg[14]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X50Y31         FDRE (Hold_fdre_C_D)         0.134     1.576    clk_div_5hz/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_12hz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_12hz/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.563     1.446    clk_div_12hz/clk_in1
    SLICE_X30Y44         FDRE                                         r  clk_div_12hz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_div_12hz/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.737    clk_div_12hz/count_reg[18]
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  clk_div_12hz/count_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.847    clk_div_12hz/count_reg[16]_i_1__1_n_5
    SLICE_X30Y44         FDRE                                         r  clk_div_12hz/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.832     1.959    clk_div_12hz/clk_in1
    SLICE_X30Y44         FDRE                                         r  clk_div_12hz/count_reg[18]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.134     1.580    clk_div_12hz/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_12hz/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_12hz/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.562     1.445    clk_div_12hz/clk_in1
    SLICE_X30Y41         FDRE                                         r  clk_div_12hz/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_div_12hz/count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.736    clk_div_12hz/count_reg[6]
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  clk_div_12hz/count_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.846    clk_div_12hz/count_reg[4]_i_1__1_n_5
    SLICE_X30Y41         FDRE                                         r  clk_div_12hz/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.831     1.958    clk_div_12hz/clk_in1
    SLICE_X30Y41         FDRE                                         r  clk_div_12hz/count_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_div_12hz/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_5hz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_5hz/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.560     1.443    clk_div_5hz/clk_in1
    SLICE_X50Y32         FDRE                                         r  clk_div_5hz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  clk_div_5hz/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.734    clk_div_5hz/count_reg[18]
    SLICE_X50Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  clk_div_5hz/count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.844    clk_div_5hz/count_reg[16]_i_1__0_n_5
    SLICE_X50Y32         FDRE                                         r  clk_div_5hz/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.829     1.956    clk_div_5hz/clk_in1
    SLICE_X50Y32         FDRE                                         r  clk_div_5hz/count_reg[18]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.134     1.577    clk_div_5hz/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y46     clk_div_12hz/Q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y40     clk_div_12hz/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y42     clk_div_12hz/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y42     clk_div_12hz/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y43     clk_div_12hz/count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y43     clk_div_12hz/count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y43     clk_div_12hz/count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y43     clk_div_12hz/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y43     clk_div_12hz/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y43     clk_div_12hz/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y43     clk_div_12hz/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y43     clk_div_12hz/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y44     clk_div_12hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y44     clk_div_12hz/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y44     clk_div_12hz/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y44     clk_div_12hz/count_reg[19]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y28     clk_div_5hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y30     clk_div_5hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y30     clk_div_5hz/count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y32     clk_div_5hz/count_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y32     clk_div_5hz/count_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y32     clk_div_5hz/count_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y32     clk_div_5hz/count_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y28     clk_div_5hz/count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          507  Failing Endpoints,  Worst Slack      -10.933ns,  Total Violation    -1087.853ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.933ns  (required time - arrival time)
  Source:                 nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_waveform/VGA_Red_waveform_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.116ns  (logic 11.502ns (57.178%)  route 8.614ns (42.822%))
  Logic Levels:           22  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.575     5.096    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         1.557     5.078    nolabel_line218/VGA_CONTROL/clk_out1
    SLICE_X53Y21         FDRE                                         r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=124, routed)         1.816     7.350    draw_waveform/Sample_Memory_reg_r2_896_959_0_2/ADDRB1
    SLICE_X46Y13         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.474 r  draw_waveform/Sample_Memory_reg_r2_896_959_0_2/RAMB/O
                         net (fo=1, routed)           0.855     8.329    draw_waveform/Sample_Memory_reg_r2_896_959_0_2_n_1
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.453 r  draw_waveform/VGA_Red_waveform3_i_60/O
                         net (fo=1, routed)           0.000     8.453    draw_waveform/VGA_Red_waveform3_i_60_n_0
    SLICE_X47Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     8.698 r  draw_waveform/VGA_Red_waveform3_i_33/O
                         net (fo=1, routed)           0.677     9.375    nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[8]_rep__1_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I3_O)        0.298     9.673 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_20/O
                         net (fo=3, routed)           0.628    10.302    nolabel_line218/VGA_CONTROL/draw_waveform/VGA_Red_waveform6[1]
    SLICE_X48Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.426 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_23/O
                         net (fo=1, routed)           0.000    10.426    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_23_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.976 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.976    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_4_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.090    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_3_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.204 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.204    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_2_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.426 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_1/O[0]
                         net (fo=50, routed)          0.853    12.278    draw_waveform/O[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.211    16.489 r  draw_waveform/VGA_Red_waveform3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.491    draw_waveform/VGA_Red_waveform3__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.009 r  draw_waveform/VGA_Red_waveform3__1/P[0]
                         net (fo=2, routed)           0.745    18.755    draw_waveform/VGA_Red_waveform3__1_n_105
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.124    18.879 r  draw_waveform/VGA_Red_waveform[3]_i_290/O
                         net (fo=1, routed)           0.000    18.879    draw_waveform/VGA_Red_waveform[3]_i_290_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.429 r  draw_waveform/VGA_Red_waveform_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    19.429    draw_waveform/VGA_Red_waveform_reg[3]_i_233_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.763 r  draw_waveform/VGA_Red_waveform_reg[3]_i_229/O[1]
                         net (fo=1, routed)           0.579    20.342    draw_waveform/VGA_Red_waveform_reg[3]_i_229_n_6
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.303    20.645 r  draw_waveform/VGA_Red_waveform[3]_i_166/O
                         net (fo=1, routed)           0.000    20.645    draw_waveform/VGA_Red_waveform[3]_i_166_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.195 r  draw_waveform/VGA_Red_waveform_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000    21.195    draw_waveform/VGA_Red_waveform_reg[3]_i_89_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.529 r  draw_waveform/VGA_Red_waveform_reg[3]_i_51/O[1]
                         net (fo=2, routed)           0.733    22.262    draw_waveform/VGA_Red_waveform_reg[3]_i_51_n_6
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.303    22.565 r  draw_waveform/VGA_Red_waveform[3]_i_22/O
                         net (fo=1, routed)           0.000    22.565    draw_waveform/VGA_Red_waveform[3]_i_22_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.097 r  draw_waveform/VGA_Red_waveform_reg[3]_i_9/CO[3]
                         net (fo=12, routed)          1.311    24.408    nolabel_line218/VGA_CONTROL/VGA_Red_waveform2[0]
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124    24.532 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform[1]_i_3/O
                         net (fo=1, routed)           0.263    24.795    nolabel_line218/VGA_CONTROL/VGA_Red_waveform[1]_i_3_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I5_O)        0.124    24.919 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform[1]_i_2/O
                         net (fo=1, routed)           0.151    25.070    nolabel_line218/VGA_CONTROL/VGA_Red_waveform[1]_i_2_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I2_O)        0.124    25.194 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform[1]_i_1/O
                         net (fo=1, routed)           0.000    25.194    draw_waveform/VGA_Red_Grid_reg[3][1]
    SLICE_X43Y13         FDRE                                         r  draw_waveform/VGA_Red_waveform_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.457    14.058    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         1.442    14.043    draw_waveform/clk_out1
    SLICE_X43Y13         FDRE                                         r  draw_waveform/VGA_Red_waveform_reg[1]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X43Y13         FDRE (Setup_fdre_C_D)        0.031    14.261    draw_waveform/VGA_Red_waveform_reg[1]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -25.194    
  -------------------------------------------------------------------
                         slack                                -10.933    

Slack (VIOLATED) :        -10.919ns  (required time - arrival time)
  Source:                 nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_waveform/VGA_Red_waveform_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.098ns  (logic 11.502ns (57.229%)  route 8.596ns (42.771%))
  Logic Levels:           22  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.038 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.575     5.096    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         1.557     5.078    nolabel_line218/VGA_CONTROL/clk_out1
    SLICE_X53Y21         FDRE                                         r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=124, routed)         1.816     7.350    draw_waveform/Sample_Memory_reg_r2_896_959_0_2/ADDRB1
    SLICE_X46Y13         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.474 r  draw_waveform/Sample_Memory_reg_r2_896_959_0_2/RAMB/O
                         net (fo=1, routed)           0.855     8.329    draw_waveform/Sample_Memory_reg_r2_896_959_0_2_n_1
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.453 r  draw_waveform/VGA_Red_waveform3_i_60/O
                         net (fo=1, routed)           0.000     8.453    draw_waveform/VGA_Red_waveform3_i_60_n_0
    SLICE_X47Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     8.698 r  draw_waveform/VGA_Red_waveform3_i_33/O
                         net (fo=1, routed)           0.677     9.375    nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[8]_rep__1_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I3_O)        0.298     9.673 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_20/O
                         net (fo=3, routed)           0.628    10.302    nolabel_line218/VGA_CONTROL/draw_waveform/VGA_Red_waveform6[1]
    SLICE_X48Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.426 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_23/O
                         net (fo=1, routed)           0.000    10.426    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_23_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.976 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.976    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_4_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.090    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_3_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.204 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.204    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_2_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.426 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_1/O[0]
                         net (fo=50, routed)          0.853    12.278    draw_waveform/O[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.211    16.489 r  draw_waveform/VGA_Red_waveform3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.491    draw_waveform/VGA_Red_waveform3__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.009 r  draw_waveform/VGA_Red_waveform3__1/P[0]
                         net (fo=2, routed)           0.745    18.755    draw_waveform/VGA_Red_waveform3__1_n_105
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.124    18.879 r  draw_waveform/VGA_Red_waveform[3]_i_290/O
                         net (fo=1, routed)           0.000    18.879    draw_waveform/VGA_Red_waveform[3]_i_290_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.429 r  draw_waveform/VGA_Red_waveform_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    19.429    draw_waveform/VGA_Red_waveform_reg[3]_i_233_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.763 r  draw_waveform/VGA_Red_waveform_reg[3]_i_229/O[1]
                         net (fo=1, routed)           0.579    20.342    draw_waveform/VGA_Red_waveform_reg[3]_i_229_n_6
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.303    20.645 r  draw_waveform/VGA_Red_waveform[3]_i_166/O
                         net (fo=1, routed)           0.000    20.645    draw_waveform/VGA_Red_waveform[3]_i_166_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.195 r  draw_waveform/VGA_Red_waveform_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000    21.195    draw_waveform/VGA_Red_waveform_reg[3]_i_89_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.529 r  draw_waveform/VGA_Red_waveform_reg[3]_i_51/O[1]
                         net (fo=2, routed)           0.733    22.262    draw_waveform/VGA_Red_waveform_reg[3]_i_51_n_6
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.303    22.565 r  draw_waveform/VGA_Red_waveform[3]_i_22/O
                         net (fo=1, routed)           0.000    22.565    draw_waveform/VGA_Red_waveform[3]_i_22_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.097 r  draw_waveform/VGA_Red_waveform_reg[3]_i_9/CO[3]
                         net (fo=12, routed)          1.261    24.358    nolabel_line218/VGA_CONTROL/VGA_Red_waveform2[0]
    SLICE_X36Y19         LUT6 (Prop_lut6_I3_O)        0.124    24.482 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform[2]_i_7/O
                         net (fo=1, routed)           0.293    24.775    nolabel_line218/VGA_CONTROL/VGA_Red_waveform[2]_i_7_n_0
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.124    24.899 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform[2]_i_3/O
                         net (fo=1, routed)           0.154    25.053    nolabel_line218/VGA_CONTROL/VGA_Red_waveform[2]_i_3_n_0
    SLICE_X37Y17         LUT6 (Prop_lut6_I2_O)        0.124    25.177 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform[2]_i_1/O
                         net (fo=1, routed)           0.000    25.177    draw_waveform/VGA_Red_Grid_reg[3][2]
    SLICE_X37Y17         FDRE                                         r  draw_waveform/VGA_Red_waveform_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.457    14.058    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         1.437    14.038    draw_waveform/clk_out1
    SLICE_X37Y17         FDRE                                         r  draw_waveform/VGA_Red_waveform_reg[2]/C
                         clock pessimism              0.260    14.298    
                         clock uncertainty           -0.072    14.225    
    SLICE_X37Y17         FDRE (Setup_fdre_C_D)        0.032    14.257    draw_waveform/VGA_Red_waveform_reg[2]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                         -25.177    
  -------------------------------------------------------------------
                         slack                                -10.919    

Slack (VIOLATED) :        -10.807ns  (required time - arrival time)
  Source:                 nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_waveform/VGA_Red_waveform_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.988ns  (logic 11.378ns (56.924%)  route 8.610ns (43.076%))
  Logic Levels:           21  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.575     5.096    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         1.557     5.078    nolabel_line218/VGA_CONTROL/clk_out1
    SLICE_X53Y21         FDRE                                         r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=124, routed)         1.816     7.350    draw_waveform/Sample_Memory_reg_r2_896_959_0_2/ADDRB1
    SLICE_X46Y13         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.474 r  draw_waveform/Sample_Memory_reg_r2_896_959_0_2/RAMB/O
                         net (fo=1, routed)           0.855     8.329    draw_waveform/Sample_Memory_reg_r2_896_959_0_2_n_1
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.453 r  draw_waveform/VGA_Red_waveform3_i_60/O
                         net (fo=1, routed)           0.000     8.453    draw_waveform/VGA_Red_waveform3_i_60_n_0
    SLICE_X47Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     8.698 r  draw_waveform/VGA_Red_waveform3_i_33/O
                         net (fo=1, routed)           0.677     9.375    nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[8]_rep__1_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I3_O)        0.298     9.673 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_20/O
                         net (fo=3, routed)           0.628    10.302    nolabel_line218/VGA_CONTROL/draw_waveform/VGA_Red_waveform6[1]
    SLICE_X48Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.426 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_23/O
                         net (fo=1, routed)           0.000    10.426    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_23_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.976 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.976    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_4_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.090    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_3_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.204 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.204    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_2_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.426 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_1/O[0]
                         net (fo=50, routed)          0.853    12.278    draw_waveform/O[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.211    16.489 r  draw_waveform/VGA_Red_waveform3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.491    draw_waveform/VGA_Red_waveform3__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.009 r  draw_waveform/VGA_Red_waveform3__1/P[0]
                         net (fo=2, routed)           0.745    18.755    draw_waveform/VGA_Red_waveform3__1_n_105
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.124    18.879 r  draw_waveform/VGA_Red_waveform[3]_i_290/O
                         net (fo=1, routed)           0.000    18.879    draw_waveform/VGA_Red_waveform[3]_i_290_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.429 r  draw_waveform/VGA_Red_waveform_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    19.429    draw_waveform/VGA_Red_waveform_reg[3]_i_233_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.763 r  draw_waveform/VGA_Red_waveform_reg[3]_i_229/O[1]
                         net (fo=1, routed)           0.579    20.342    draw_waveform/VGA_Red_waveform_reg[3]_i_229_n_6
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.303    20.645 r  draw_waveform/VGA_Red_waveform[3]_i_166/O
                         net (fo=1, routed)           0.000    20.645    draw_waveform/VGA_Red_waveform[3]_i_166_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.195 r  draw_waveform/VGA_Red_waveform_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000    21.195    draw_waveform/VGA_Red_waveform_reg[3]_i_89_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.529 r  draw_waveform/VGA_Red_waveform_reg[3]_i_51/O[1]
                         net (fo=2, routed)           0.733    22.262    draw_waveform/VGA_Red_waveform_reg[3]_i_51_n_6
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.303    22.565 r  draw_waveform/VGA_Red_waveform[3]_i_22/O
                         net (fo=1, routed)           0.000    22.565    draw_waveform/VGA_Red_waveform[3]_i_22_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.097 r  draw_waveform/VGA_Red_waveform_reg[3]_i_9/CO[3]
                         net (fo=12, routed)          1.319    24.415    nolabel_line218/VGA_CONTROL/VGA_Red_waveform2[0]
    SLICE_X41Y16         LUT6 (Prop_lut6_I3_O)        0.124    24.539 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform[0]_i_3/O
                         net (fo=1, routed)           0.403    24.942    nolabel_line169/VGA_Red_Grid_reg[0]_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I4_O)        0.124    25.066 r  nolabel_line169/VGA_Red_waveform[0]_i_1/O
                         net (fo=1, routed)           0.000    25.066    draw_waveform/VGA_Red_Grid_reg[3][0]
    SLICE_X41Y17         FDRE                                         r  draw_waveform/VGA_Red_waveform_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.457    14.058    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         1.439    14.040    draw_waveform/clk_out1
    SLICE_X41Y17         FDRE                                         r  draw_waveform/VGA_Red_waveform_reg[0]/C
                         clock pessimism              0.260    14.300    
                         clock uncertainty           -0.072    14.227    
    SLICE_X41Y17         FDRE (Setup_fdre_C_D)        0.032    14.259    draw_waveform/VGA_Red_waveform_reg[0]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -25.066    
  -------------------------------------------------------------------
                         slack                                -10.807    

Slack (VIOLATED) :        -10.725ns  (required time - arrival time)
  Source:                 nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_waveform/VGA_Green_waveform_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.902ns  (logic 11.502ns (57.792%)  route 8.400ns (42.208%))
  Logic Levels:           22  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.575     5.096    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         1.557     5.078    nolabel_line218/VGA_CONTROL/clk_out1
    SLICE_X53Y21         FDRE                                         r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=124, routed)         1.816     7.350    draw_waveform/Sample_Memory_reg_r2_896_959_0_2/ADDRB1
    SLICE_X46Y13         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.474 r  draw_waveform/Sample_Memory_reg_r2_896_959_0_2/RAMB/O
                         net (fo=1, routed)           0.855     8.329    draw_waveform/Sample_Memory_reg_r2_896_959_0_2_n_1
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.453 r  draw_waveform/VGA_Red_waveform3_i_60/O
                         net (fo=1, routed)           0.000     8.453    draw_waveform/VGA_Red_waveform3_i_60_n_0
    SLICE_X47Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     8.698 r  draw_waveform/VGA_Red_waveform3_i_33/O
                         net (fo=1, routed)           0.677     9.375    nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[8]_rep__1_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I3_O)        0.298     9.673 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_20/O
                         net (fo=3, routed)           0.628    10.302    nolabel_line218/VGA_CONTROL/draw_waveform/VGA_Red_waveform6[1]
    SLICE_X48Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.426 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_23/O
                         net (fo=1, routed)           0.000    10.426    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_23_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.976 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.976    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_4_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.090    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_3_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.204 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.204    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_2_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.426 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_1/O[0]
                         net (fo=50, routed)          0.853    12.278    draw_waveform/O[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.211    16.489 r  draw_waveform/VGA_Red_waveform3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.491    draw_waveform/VGA_Red_waveform3__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.009 r  draw_waveform/VGA_Red_waveform3__1/P[0]
                         net (fo=2, routed)           0.745    18.755    draw_waveform/VGA_Red_waveform3__1_n_105
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.124    18.879 r  draw_waveform/VGA_Red_waveform[3]_i_290/O
                         net (fo=1, routed)           0.000    18.879    draw_waveform/VGA_Red_waveform[3]_i_290_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.429 r  draw_waveform/VGA_Red_waveform_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    19.429    draw_waveform/VGA_Red_waveform_reg[3]_i_233_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.763 r  draw_waveform/VGA_Red_waveform_reg[3]_i_229/O[1]
                         net (fo=1, routed)           0.579    20.342    draw_waveform/VGA_Red_waveform_reg[3]_i_229_n_6
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.303    20.645 r  draw_waveform/VGA_Red_waveform[3]_i_166/O
                         net (fo=1, routed)           0.000    20.645    draw_waveform/VGA_Red_waveform[3]_i_166_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.195 r  draw_waveform/VGA_Red_waveform_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000    21.195    draw_waveform/VGA_Red_waveform_reg[3]_i_89_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.529 r  draw_waveform/VGA_Red_waveform_reg[3]_i_51/O[1]
                         net (fo=2, routed)           0.733    22.262    draw_waveform/VGA_Red_waveform_reg[3]_i_51_n_6
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.303    22.565 r  draw_waveform/VGA_Red_waveform[3]_i_22/O
                         net (fo=1, routed)           0.000    22.565    draw_waveform/VGA_Red_waveform[3]_i_22_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.097 r  draw_waveform/VGA_Red_waveform_reg[3]_i_9/CO[3]
                         net (fo=12, routed)          1.098    24.194    nolabel_line218/VGA_CONTROL/VGA_Red_waveform2[0]
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124    24.318 r  nolabel_line218/VGA_CONTROL/VGA_Green_waveform[1]_i_3/O
                         net (fo=1, routed)           0.263    24.581    nolabel_line218/VGA_CONTROL/VGA_Green_waveform[1]_i_3_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.124    24.705 r  nolabel_line218/VGA_CONTROL/VGA_Green_waveform[1]_i_2/O
                         net (fo=1, routed)           0.151    24.857    nolabel_line218/VGA_CONTROL/VGA_Green_waveform[1]_i_2_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I5_O)        0.124    24.981 r  nolabel_line218/VGA_CONTROL/VGA_Green_waveform[1]_i_1/O
                         net (fo=1, routed)           0.000    24.981    draw_waveform/VGA_Green_Grid_reg[3][1]
    SLICE_X41Y19         FDRE                                         r  draw_waveform/VGA_Green_waveform_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.457    14.058    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         1.436    14.037    draw_waveform/clk_out1
    SLICE_X41Y19         FDRE                                         r  draw_waveform/VGA_Green_waveform_reg[1]/C
                         clock pessimism              0.260    14.297    
                         clock uncertainty           -0.072    14.224    
    SLICE_X41Y19         FDRE (Setup_fdre_C_D)        0.031    14.255    draw_waveform/VGA_Green_waveform_reg[1]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                         -24.981    
  -------------------------------------------------------------------
                         slack                                -10.725    

Slack (VIOLATED) :        -10.698ns  (required time - arrival time)
  Source:                 nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_waveform/VGA_Green_waveform_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.874ns  (logic 11.502ns (57.874%)  route 8.372ns (42.126%))
  Logic Levels:           22  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.575     5.096    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         1.557     5.078    nolabel_line218/VGA_CONTROL/clk_out1
    SLICE_X53Y21         FDRE                                         r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=124, routed)         1.816     7.350    draw_waveform/Sample_Memory_reg_r2_896_959_0_2/ADDRB1
    SLICE_X46Y13         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.474 r  draw_waveform/Sample_Memory_reg_r2_896_959_0_2/RAMB/O
                         net (fo=1, routed)           0.855     8.329    draw_waveform/Sample_Memory_reg_r2_896_959_0_2_n_1
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.453 r  draw_waveform/VGA_Red_waveform3_i_60/O
                         net (fo=1, routed)           0.000     8.453    draw_waveform/VGA_Red_waveform3_i_60_n_0
    SLICE_X47Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     8.698 r  draw_waveform/VGA_Red_waveform3_i_33/O
                         net (fo=1, routed)           0.677     9.375    nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[8]_rep__1_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I3_O)        0.298     9.673 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_20/O
                         net (fo=3, routed)           0.628    10.302    nolabel_line218/VGA_CONTROL/draw_waveform/VGA_Red_waveform6[1]
    SLICE_X48Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.426 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_23/O
                         net (fo=1, routed)           0.000    10.426    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_23_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.976 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.976    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_4_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.090    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_3_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.204 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.204    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_2_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.426 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_1/O[0]
                         net (fo=50, routed)          0.853    12.278    draw_waveform/O[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.211    16.489 r  draw_waveform/VGA_Red_waveform3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.491    draw_waveform/VGA_Red_waveform3__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.009 r  draw_waveform/VGA_Red_waveform3__1/P[0]
                         net (fo=2, routed)           0.745    18.755    draw_waveform/VGA_Red_waveform3__1_n_105
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.124    18.879 r  draw_waveform/VGA_Red_waveform[3]_i_290/O
                         net (fo=1, routed)           0.000    18.879    draw_waveform/VGA_Red_waveform[3]_i_290_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.429 r  draw_waveform/VGA_Red_waveform_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    19.429    draw_waveform/VGA_Red_waveform_reg[3]_i_233_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.763 r  draw_waveform/VGA_Red_waveform_reg[3]_i_229/O[1]
                         net (fo=1, routed)           0.579    20.342    draw_waveform/VGA_Red_waveform_reg[3]_i_229_n_6
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.303    20.645 r  draw_waveform/VGA_Red_waveform[3]_i_166/O
                         net (fo=1, routed)           0.000    20.645    draw_waveform/VGA_Red_waveform[3]_i_166_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.195 r  draw_waveform/VGA_Red_waveform_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000    21.195    draw_waveform/VGA_Red_waveform_reg[3]_i_89_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.529 r  draw_waveform/VGA_Red_waveform_reg[3]_i_51/O[1]
                         net (fo=2, routed)           0.733    22.262    draw_waveform/VGA_Red_waveform_reg[3]_i_51_n_6
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.303    22.565 r  draw_waveform/VGA_Red_waveform[3]_i_22/O
                         net (fo=1, routed)           0.000    22.565    draw_waveform/VGA_Red_waveform[3]_i_22_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.097 r  draw_waveform/VGA_Red_waveform_reg[3]_i_9/CO[3]
                         net (fo=12, routed)          1.070    24.166    nolabel_line218/VGA_CONTROL/VGA_Red_waveform2[0]
    SLICE_X43Y21         LUT6 (Prop_lut6_I3_O)        0.124    24.290 r  nolabel_line218/VGA_CONTROL/VGA_Green_waveform[2]_i_4/O
                         net (fo=1, routed)           0.263    24.553    nolabel_line218/VGA_CONTROL/VGA_Green_waveform[2]_i_4_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.124    24.677 r  nolabel_line218/VGA_CONTROL/VGA_Green_waveform[2]_i_3/O
                         net (fo=1, routed)           0.151    24.828    nolabel_line218/VGA_CONTROL/VGA_Green_waveform[2]_i_3_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I5_O)        0.124    24.952 r  nolabel_line218/VGA_CONTROL/VGA_Green_waveform[2]_i_1/O
                         net (fo=1, routed)           0.000    24.952    draw_waveform/VGA_Green_Grid_reg[3][2]
    SLICE_X43Y21         FDRE                                         r  draw_waveform/VGA_Green_waveform_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.457    14.058    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         1.435    14.036    draw_waveform/clk_out1
    SLICE_X43Y21         FDRE                                         r  draw_waveform/VGA_Green_waveform_reg[2]/C
                         clock pessimism              0.260    14.296    
                         clock uncertainty           -0.072    14.223    
    SLICE_X43Y21         FDRE (Setup_fdre_C_D)        0.031    14.254    draw_waveform/VGA_Green_waveform_reg[2]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                         -24.952    
  -------------------------------------------------------------------
                         slack                                -10.698    

Slack (VIOLATED) :        -10.637ns  (required time - arrival time)
  Source:                 nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_waveform/VGA_Blue_waveform_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.812ns  (logic 11.502ns (58.055%)  route 8.310ns (41.945%))
  Logic Levels:           22  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.575     5.096    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         1.557     5.078    nolabel_line218/VGA_CONTROL/clk_out1
    SLICE_X53Y21         FDRE                                         r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=124, routed)         1.816     7.350    draw_waveform/Sample_Memory_reg_r2_896_959_0_2/ADDRB1
    SLICE_X46Y13         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.474 r  draw_waveform/Sample_Memory_reg_r2_896_959_0_2/RAMB/O
                         net (fo=1, routed)           0.855     8.329    draw_waveform/Sample_Memory_reg_r2_896_959_0_2_n_1
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.453 r  draw_waveform/VGA_Red_waveform3_i_60/O
                         net (fo=1, routed)           0.000     8.453    draw_waveform/VGA_Red_waveform3_i_60_n_0
    SLICE_X47Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     8.698 r  draw_waveform/VGA_Red_waveform3_i_33/O
                         net (fo=1, routed)           0.677     9.375    nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[8]_rep__1_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I3_O)        0.298     9.673 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_20/O
                         net (fo=3, routed)           0.628    10.302    nolabel_line218/VGA_CONTROL/draw_waveform/VGA_Red_waveform6[1]
    SLICE_X48Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.426 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_23/O
                         net (fo=1, routed)           0.000    10.426    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_23_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.976 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.976    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_4_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.090    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_3_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.204 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.204    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_2_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.426 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_1/O[0]
                         net (fo=50, routed)          0.853    12.278    draw_waveform/O[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.211    16.489 r  draw_waveform/VGA_Red_waveform3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.491    draw_waveform/VGA_Red_waveform3__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.009 r  draw_waveform/VGA_Red_waveform3__1/P[0]
                         net (fo=2, routed)           0.745    18.755    draw_waveform/VGA_Red_waveform3__1_n_105
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.124    18.879 r  draw_waveform/VGA_Red_waveform[3]_i_290/O
                         net (fo=1, routed)           0.000    18.879    draw_waveform/VGA_Red_waveform[3]_i_290_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.429 r  draw_waveform/VGA_Red_waveform_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    19.429    draw_waveform/VGA_Red_waveform_reg[3]_i_233_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.763 r  draw_waveform/VGA_Red_waveform_reg[3]_i_229/O[1]
                         net (fo=1, routed)           0.579    20.342    draw_waveform/VGA_Red_waveform_reg[3]_i_229_n_6
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.303    20.645 r  draw_waveform/VGA_Red_waveform[3]_i_166/O
                         net (fo=1, routed)           0.000    20.645    draw_waveform/VGA_Red_waveform[3]_i_166_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.195 r  draw_waveform/VGA_Red_waveform_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000    21.195    draw_waveform/VGA_Red_waveform_reg[3]_i_89_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.529 r  draw_waveform/VGA_Red_waveform_reg[3]_i_51/O[1]
                         net (fo=2, routed)           0.733    22.262    draw_waveform/VGA_Red_waveform_reg[3]_i_51_n_6
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.303    22.565 r  draw_waveform/VGA_Red_waveform[3]_i_22/O
                         net (fo=1, routed)           0.000    22.565    draw_waveform/VGA_Red_waveform[3]_i_22_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.097 r  draw_waveform/VGA_Red_waveform_reg[3]_i_9/CO[3]
                         net (fo=12, routed)          1.102    24.199    nolabel_line218/VGA_CONTROL/VGA_Red_waveform2[0]
    SLICE_X40Y19         LUT6 (Prop_lut6_I4_O)        0.124    24.323 f  nolabel_line218/VGA_CONTROL/VGA_Blue_waveform[3]_i_3/O
                         net (fo=1, routed)           0.158    24.481    nolabel_line218/VGA_CONTROL/VGA_Blue_waveform[3]_i_3_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I4_O)        0.124    24.605 f  nolabel_line218/VGA_CONTROL/VGA_Blue_waveform[3]_i_2/O
                         net (fo=1, routed)           0.162    24.767    nolabel_line218/VGA_CONTROL/VGA_Blue_waveform[3]_i_2_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I5_O)        0.124    24.891 r  nolabel_line218/VGA_CONTROL/VGA_Blue_waveform[3]_i_1/O
                         net (fo=1, routed)           0.000    24.891    draw_waveform/VGA_Blue_Grid_reg[3][3]
    SLICE_X40Y19         FDRE                                         r  draw_waveform/VGA_Blue_waveform_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.457    14.058    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         1.436    14.037    draw_waveform/clk_out1
    SLICE_X40Y19         FDRE                                         r  draw_waveform/VGA_Blue_waveform_reg[3]/C
                         clock pessimism              0.260    14.297    
                         clock uncertainty           -0.072    14.224    
    SLICE_X40Y19         FDRE (Setup_fdre_C_D)        0.029    14.253    draw_waveform/VGA_Blue_waveform_reg[3]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                         -24.891    
  -------------------------------------------------------------------
                         slack                                -10.637    

Slack (VIOLATED) :        -10.565ns  (required time - arrival time)
  Source:                 nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_waveform/VGA_Blue_waveform_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.741ns  (logic 11.378ns (57.637%)  route 8.363ns (42.363%))
  Logic Levels:           21  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.038 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.575     5.096    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         1.557     5.078    nolabel_line218/VGA_CONTROL/clk_out1
    SLICE_X53Y21         FDRE                                         r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=124, routed)         1.816     7.350    draw_waveform/Sample_Memory_reg_r2_896_959_0_2/ADDRB1
    SLICE_X46Y13         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.474 r  draw_waveform/Sample_Memory_reg_r2_896_959_0_2/RAMB/O
                         net (fo=1, routed)           0.855     8.329    draw_waveform/Sample_Memory_reg_r2_896_959_0_2_n_1
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.453 r  draw_waveform/VGA_Red_waveform3_i_60/O
                         net (fo=1, routed)           0.000     8.453    draw_waveform/VGA_Red_waveform3_i_60_n_0
    SLICE_X47Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     8.698 r  draw_waveform/VGA_Red_waveform3_i_33/O
                         net (fo=1, routed)           0.677     9.375    nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[8]_rep__1_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I3_O)        0.298     9.673 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_20/O
                         net (fo=3, routed)           0.628    10.302    nolabel_line218/VGA_CONTROL/draw_waveform/VGA_Red_waveform6[1]
    SLICE_X48Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.426 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_23/O
                         net (fo=1, routed)           0.000    10.426    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_23_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.976 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.976    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_4_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.090    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_3_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.204 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.204    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_2_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.426 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_1/O[0]
                         net (fo=50, routed)          0.853    12.278    draw_waveform/O[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.211    16.489 r  draw_waveform/VGA_Red_waveform3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.491    draw_waveform/VGA_Red_waveform3__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.009 r  draw_waveform/VGA_Red_waveform3__1/P[0]
                         net (fo=2, routed)           0.745    18.755    draw_waveform/VGA_Red_waveform3__1_n_105
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.124    18.879 r  draw_waveform/VGA_Red_waveform[3]_i_290/O
                         net (fo=1, routed)           0.000    18.879    draw_waveform/VGA_Red_waveform[3]_i_290_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.429 r  draw_waveform/VGA_Red_waveform_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    19.429    draw_waveform/VGA_Red_waveform_reg[3]_i_233_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.763 r  draw_waveform/VGA_Red_waveform_reg[3]_i_229/O[1]
                         net (fo=1, routed)           0.579    20.342    draw_waveform/VGA_Red_waveform_reg[3]_i_229_n_6
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.303    20.645 r  draw_waveform/VGA_Red_waveform[3]_i_166/O
                         net (fo=1, routed)           0.000    20.645    draw_waveform/VGA_Red_waveform[3]_i_166_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.195 r  draw_waveform/VGA_Red_waveform_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000    21.195    draw_waveform/VGA_Red_waveform_reg[3]_i_89_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.529 r  draw_waveform/VGA_Red_waveform_reg[3]_i_51/O[1]
                         net (fo=2, routed)           0.733    22.262    draw_waveform/VGA_Red_waveform_reg[3]_i_51_n_6
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.303    22.565 r  draw_waveform/VGA_Red_waveform[3]_i_22/O
                         net (fo=1, routed)           0.000    22.565    draw_waveform/VGA_Red_waveform[3]_i_22_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.097 r  draw_waveform/VGA_Red_waveform_reg[3]_i_9/CO[3]
                         net (fo=12, routed)          1.071    24.168    nolabel_line218/VGA_CONTROL/VGA_Red_waveform2[0]
    SLICE_X47Y19         LUT6 (Prop_lut6_I3_O)        0.124    24.292 r  nolabel_line218/VGA_CONTROL/VGA_Blue_waveform[1]_i_3/O
                         net (fo=1, routed)           0.403    24.695    nolabel_line169/VGA_Blue_Grid_reg[1]_2
    SLICE_X47Y19         LUT6 (Prop_lut6_I4_O)        0.124    24.819 r  nolabel_line169/VGA_Blue_waveform[1]_i_1/O
                         net (fo=1, routed)           0.000    24.819    draw_waveform/VGA_Blue_Grid_reg[3][1]
    SLICE_X47Y19         FDRE                                         r  draw_waveform/VGA_Blue_waveform_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.457    14.058    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         1.437    14.038    draw_waveform/clk_out1
    SLICE_X47Y19         FDRE                                         r  draw_waveform/VGA_Blue_waveform_reg[1]/C
                         clock pessimism              0.260    14.298    
                         clock uncertainty           -0.072    14.225    
    SLICE_X47Y19         FDRE (Setup_fdre_C_D)        0.029    14.254    draw_waveform/VGA_Blue_waveform_reg[1]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                         -24.819    
  -------------------------------------------------------------------
                         slack                                -10.565    

Slack (VIOLATED) :        -10.554ns  (required time - arrival time)
  Source:                 nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_waveform/VGA_Blue_waveform_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.735ns  (logic 11.378ns (57.653%)  route 8.357ns (42.347%))
  Logic Levels:           21  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.575     5.096    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         1.557     5.078    nolabel_line218/VGA_CONTROL/clk_out1
    SLICE_X53Y21         FDRE                                         r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=124, routed)         1.816     7.350    draw_waveform/Sample_Memory_reg_r2_896_959_0_2/ADDRB1
    SLICE_X46Y13         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.474 r  draw_waveform/Sample_Memory_reg_r2_896_959_0_2/RAMB/O
                         net (fo=1, routed)           0.855     8.329    draw_waveform/Sample_Memory_reg_r2_896_959_0_2_n_1
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.453 r  draw_waveform/VGA_Red_waveform3_i_60/O
                         net (fo=1, routed)           0.000     8.453    draw_waveform/VGA_Red_waveform3_i_60_n_0
    SLICE_X47Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     8.698 r  draw_waveform/VGA_Red_waveform3_i_33/O
                         net (fo=1, routed)           0.677     9.375    nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[8]_rep__1_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I3_O)        0.298     9.673 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_20/O
                         net (fo=3, routed)           0.628    10.302    nolabel_line218/VGA_CONTROL/draw_waveform/VGA_Red_waveform6[1]
    SLICE_X48Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.426 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_23/O
                         net (fo=1, routed)           0.000    10.426    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_23_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.976 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.976    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_4_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.090    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_3_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.204 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.204    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_2_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.426 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_1/O[0]
                         net (fo=50, routed)          0.853    12.278    draw_waveform/O[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.211    16.489 r  draw_waveform/VGA_Red_waveform3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.491    draw_waveform/VGA_Red_waveform3__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.009 r  draw_waveform/VGA_Red_waveform3__1/P[0]
                         net (fo=2, routed)           0.745    18.755    draw_waveform/VGA_Red_waveform3__1_n_105
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.124    18.879 r  draw_waveform/VGA_Red_waveform[3]_i_290/O
                         net (fo=1, routed)           0.000    18.879    draw_waveform/VGA_Red_waveform[3]_i_290_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.429 r  draw_waveform/VGA_Red_waveform_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    19.429    draw_waveform/VGA_Red_waveform_reg[3]_i_233_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.763 r  draw_waveform/VGA_Red_waveform_reg[3]_i_229/O[1]
                         net (fo=1, routed)           0.579    20.342    draw_waveform/VGA_Red_waveform_reg[3]_i_229_n_6
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.303    20.645 r  draw_waveform/VGA_Red_waveform[3]_i_166/O
                         net (fo=1, routed)           0.000    20.645    draw_waveform/VGA_Red_waveform[3]_i_166_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.195 r  draw_waveform/VGA_Red_waveform_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000    21.195    draw_waveform/VGA_Red_waveform_reg[3]_i_89_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.529 r  draw_waveform/VGA_Red_waveform_reg[3]_i_51/O[1]
                         net (fo=2, routed)           0.733    22.262    draw_waveform/VGA_Red_waveform_reg[3]_i_51_n_6
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.303    22.565 r  draw_waveform/VGA_Red_waveform[3]_i_22/O
                         net (fo=1, routed)           0.000    22.565    draw_waveform/VGA_Red_waveform[3]_i_22_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.097 r  draw_waveform/VGA_Red_waveform_reg[3]_i_9/CO[3]
                         net (fo=12, routed)          1.315    24.411    nolabel_line218/VGA_CONTROL/VGA_Red_waveform2[0]
    SLICE_X41Y14         LUT6 (Prop_lut6_I3_O)        0.124    24.535 f  nolabel_line218/VGA_CONTROL/VGA_Blue_waveform[0]_i_4/O
                         net (fo=1, routed)           0.154    24.689    nolabel_line169/VGA_Blue_Grid_reg[0]_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I5_O)        0.124    24.813 r  nolabel_line169/VGA_Blue_waveform[0]_i_1/O
                         net (fo=1, routed)           0.000    24.813    draw_waveform/VGA_Blue_Grid_reg[3][0]
    SLICE_X41Y14         FDRE                                         r  draw_waveform/VGA_Blue_waveform_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.457    14.058    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         1.442    14.043    draw_waveform/clk_out1
    SLICE_X41Y14         FDRE                                         r  draw_waveform/VGA_Blue_waveform_reg[0]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X41Y14         FDRE (Setup_fdre_C_D)        0.029    14.259    draw_waveform/VGA_Blue_waveform_reg[0]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -24.813    
  -------------------------------------------------------------------
                         slack                                -10.554    

Slack (VIOLATED) :        -10.510ns  (required time - arrival time)
  Source:                 nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_waveform/VGA_Red_waveform_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.691ns  (logic 11.378ns (57.783%)  route 8.313ns (42.217%))
  Logic Levels:           21  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.575     5.096    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         1.557     5.078    nolabel_line218/VGA_CONTROL/clk_out1
    SLICE_X53Y21         FDRE                                         r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=124, routed)         1.816     7.350    draw_waveform/Sample_Memory_reg_r2_896_959_0_2/ADDRB1
    SLICE_X46Y13         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.474 r  draw_waveform/Sample_Memory_reg_r2_896_959_0_2/RAMB/O
                         net (fo=1, routed)           0.855     8.329    draw_waveform/Sample_Memory_reg_r2_896_959_0_2_n_1
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.453 r  draw_waveform/VGA_Red_waveform3_i_60/O
                         net (fo=1, routed)           0.000     8.453    draw_waveform/VGA_Red_waveform3_i_60_n_0
    SLICE_X47Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     8.698 r  draw_waveform/VGA_Red_waveform3_i_33/O
                         net (fo=1, routed)           0.677     9.375    nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[8]_rep__1_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I3_O)        0.298     9.673 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_20/O
                         net (fo=3, routed)           0.628    10.302    nolabel_line218/VGA_CONTROL/draw_waveform/VGA_Red_waveform6[1]
    SLICE_X48Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.426 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_23/O
                         net (fo=1, routed)           0.000    10.426    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_23_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.976 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.976    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_4_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.090    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_3_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.204 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.204    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_2_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.426 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_1/O[0]
                         net (fo=50, routed)          0.853    12.278    draw_waveform/O[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.211    16.489 r  draw_waveform/VGA_Red_waveform3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.491    draw_waveform/VGA_Red_waveform3__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.009 r  draw_waveform/VGA_Red_waveform3__1/P[0]
                         net (fo=2, routed)           0.745    18.755    draw_waveform/VGA_Red_waveform3__1_n_105
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.124    18.879 r  draw_waveform/VGA_Red_waveform[3]_i_290/O
                         net (fo=1, routed)           0.000    18.879    draw_waveform/VGA_Red_waveform[3]_i_290_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.429 r  draw_waveform/VGA_Red_waveform_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    19.429    draw_waveform/VGA_Red_waveform_reg[3]_i_233_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.763 r  draw_waveform/VGA_Red_waveform_reg[3]_i_229/O[1]
                         net (fo=1, routed)           0.579    20.342    draw_waveform/VGA_Red_waveform_reg[3]_i_229_n_6
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.303    20.645 r  draw_waveform/VGA_Red_waveform[3]_i_166/O
                         net (fo=1, routed)           0.000    20.645    draw_waveform/VGA_Red_waveform[3]_i_166_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.195 r  draw_waveform/VGA_Red_waveform_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000    21.195    draw_waveform/VGA_Red_waveform_reg[3]_i_89_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.529 r  draw_waveform/VGA_Red_waveform_reg[3]_i_51/O[1]
                         net (fo=2, routed)           0.733    22.262    draw_waveform/VGA_Red_waveform_reg[3]_i_51_n_6
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.303    22.565 r  draw_waveform/VGA_Red_waveform[3]_i_22/O
                         net (fo=1, routed)           0.000    22.565    draw_waveform/VGA_Red_waveform[3]_i_22_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.097 r  draw_waveform/VGA_Red_waveform_reg[3]_i_9/CO[3]
                         net (fo=12, routed)          1.270    24.367    nolabel_line218/VGA_CONTROL/VGA_Red_waveform2[0]
    SLICE_X45Y15         LUT6 (Prop_lut6_I3_O)        0.124    24.491 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform[3]_i_5/O
                         net (fo=1, routed)           0.154    24.645    nolabel_line169/VGA_Red_Grid_reg[3]_2
    SLICE_X45Y15         LUT6 (Prop_lut6_I4_O)        0.124    24.769 r  nolabel_line169/VGA_Red_waveform[3]_i_3/O
                         net (fo=1, routed)           0.000    24.769    draw_waveform/VGA_Red_Grid_reg[3][3]
    SLICE_X45Y15         FDRE                                         r  draw_waveform/VGA_Red_waveform_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.457    14.058    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         1.442    14.043    draw_waveform/clk_out1
    SLICE_X45Y15         FDRE                                         r  draw_waveform/VGA_Red_waveform_reg[3]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X45Y15         FDRE (Setup_fdre_C_D)        0.029    14.259    draw_waveform/VGA_Red_waveform_reg[3]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -24.769    
  -------------------------------------------------------------------
                         slack                                -10.510    

Slack (VIOLATED) :        -10.415ns  (required time - arrival time)
  Source:                 nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_waveform/VGA_Blue_waveform_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.595ns  (logic 11.378ns (58.065%)  route 8.217ns (41.935%))
  Logic Levels:           21  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.042 - 9.259 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.575     5.096    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         1.557     5.078    nolabel_line218/VGA_CONTROL/clk_out1
    SLICE_X53Y21         FDRE                                         r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=124, routed)         1.816     7.350    draw_waveform/Sample_Memory_reg_r2_896_959_0_2/ADDRB1
    SLICE_X46Y13         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.474 r  draw_waveform/Sample_Memory_reg_r2_896_959_0_2/RAMB/O
                         net (fo=1, routed)           0.855     8.329    draw_waveform/Sample_Memory_reg_r2_896_959_0_2_n_1
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.453 r  draw_waveform/VGA_Red_waveform3_i_60/O
                         net (fo=1, routed)           0.000     8.453    draw_waveform/VGA_Red_waveform3_i_60_n_0
    SLICE_X47Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     8.698 r  draw_waveform/VGA_Red_waveform3_i_33/O
                         net (fo=1, routed)           0.677     9.375    nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[8]_rep__1_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I3_O)        0.298     9.673 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_20/O
                         net (fo=3, routed)           0.628    10.302    nolabel_line218/VGA_CONTROL/draw_waveform/VGA_Red_waveform6[1]
    SLICE_X48Y15         LUT2 (Prop_lut2_I0_O)        0.124    10.426 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_23/O
                         net (fo=1, routed)           0.000    10.426    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_23_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.976 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.976    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_4_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.090    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_3_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.204 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.204    nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_2_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.426 r  nolabel_line218/VGA_CONTROL/VGA_Red_waveform3_i_1/O[0]
                         net (fo=50, routed)          0.853    12.278    draw_waveform/O[0]
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.211    16.489 r  draw_waveform/VGA_Red_waveform3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.491    draw_waveform/VGA_Red_waveform3__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.009 r  draw_waveform/VGA_Red_waveform3__1/P[0]
                         net (fo=2, routed)           0.745    18.755    draw_waveform/VGA_Red_waveform3__1_n_105
    SLICE_X55Y20         LUT2 (Prop_lut2_I0_O)        0.124    18.879 r  draw_waveform/VGA_Red_waveform[3]_i_290/O
                         net (fo=1, routed)           0.000    18.879    draw_waveform/VGA_Red_waveform[3]_i_290_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.429 r  draw_waveform/VGA_Red_waveform_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    19.429    draw_waveform/VGA_Red_waveform_reg[3]_i_233_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.763 r  draw_waveform/VGA_Red_waveform_reg[3]_i_229/O[1]
                         net (fo=1, routed)           0.579    20.342    draw_waveform/VGA_Red_waveform_reg[3]_i_229_n_6
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.303    20.645 r  draw_waveform/VGA_Red_waveform[3]_i_166/O
                         net (fo=1, routed)           0.000    20.645    draw_waveform/VGA_Red_waveform[3]_i_166_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.195 r  draw_waveform/VGA_Red_waveform_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000    21.195    draw_waveform/VGA_Red_waveform_reg[3]_i_89_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.529 r  draw_waveform/VGA_Red_waveform_reg[3]_i_51/O[1]
                         net (fo=2, routed)           0.733    22.262    draw_waveform/VGA_Red_waveform_reg[3]_i_51_n_6
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.303    22.565 r  draw_waveform/VGA_Red_waveform[3]_i_22/O
                         net (fo=1, routed)           0.000    22.565    draw_waveform/VGA_Red_waveform[3]_i_22_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.097 r  draw_waveform/VGA_Red_waveform_reg[3]_i_9/CO[3]
                         net (fo=12, routed)          1.174    24.271    nolabel_line218/VGA_CONTROL/VGA_Red_waveform2[0]
    SLICE_X41Y15         LUT6 (Prop_lut6_I3_O)        0.124    24.395 f  nolabel_line218/VGA_CONTROL/VGA_Blue_waveform[2]_i_4/O
                         net (fo=1, routed)           0.154    24.549    nolabel_line169/VGA_Blue_Grid_reg[2]_1
    SLICE_X41Y15         LUT6 (Prop_lut6_I5_O)        0.124    24.673 r  nolabel_line169/VGA_Blue_waveform[2]_i_1/O
                         net (fo=1, routed)           0.000    24.673    draw_waveform/VGA_Blue_Grid_reg[3][2]
    SLICE_X41Y15         FDRE                                         r  draw_waveform/VGA_Blue_waveform_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.457    14.058    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         1.441    14.042    draw_waveform/clk_out1
    SLICE_X41Y15         FDRE                                         r  draw_waveform/VGA_Blue_waveform_reg[2]/C
                         clock pessimism              0.260    14.302    
                         clock uncertainty           -0.072    14.229    
    SLICE_X41Y15         FDRE (Setup_fdre_C_D)        0.029    14.258    draw_waveform/VGA_Blue_waveform_reg[2]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                         -24.673    
  -------------------------------------------------------------------
                         slack                                -10.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 draw_waveform/VGA_Red_waveform_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line218/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.480%)  route 0.285ns (60.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.549     1.432    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         0.557     1.440    draw_waveform/clk_out1
    SLICE_X37Y17         FDRE                                         r  draw_waveform/VGA_Red_waveform_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  draw_waveform/VGA_Red_waveform_reg[2]/Q
                         net (fo=1, routed)           0.285     1.866    draw_background/VGA_Red_waveform_reg[3][2]
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.911 r  draw_background/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     1.911    nolabel_line218/VGA_RED_CHAN[2]
    SLICE_X35Y23         FDRE                                         r  nolabel_line218/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.817     1.944    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         0.816     1.943    nolabel_line218/clk_out1
    SLICE_X35Y23         FDRE                                         r  nolabel_line218/VGA_RED_reg[2]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X35Y23         FDRE (Hold_fdre_C_D)         0.092     1.786    nolabel_line218/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]_rep__1_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            my_sound_specs/max_first0/FontRom/fontRow_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.982%)  route 0.251ns (64.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.549     1.432    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         0.562     1.445    nolabel_line218/VGA_CONTROL/clk_out1
    SLICE_X49Y15         FDRE                                         r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]_rep__1_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]_rep__1_replica/Q
                         net (fo=72, routed)          0.251     1.837    my_sound_specs/max_first0/FontRom/ADDRARDADDR[0]_repN_alias
    RAMB18_X1Y5          RAMB18E1                                     r  my_sound_specs/max_first0/FontRom/fontRow_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.817     1.944    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         0.873     2.001    my_sound_specs/max_first0/FontRom/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  my_sound_specs/max_first0/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB18_X1Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.686    my_sound_specs/max_first0/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line201/high_score_4/FontRom/fontRow_reg/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.486%)  route 0.262ns (61.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.549     1.432    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         0.560     1.443    nolabel_line218/VGA_CONTROL/clk_out1
    SLICE_X14Y17         FDRE                                         r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[0]_rep__2/Q
                         net (fo=10, routed)          0.262     1.869    nolabel_line201/high_score_4/FontRom/ADDRARDADDR[0]
    RAMB18_X0Y7          RAMB18E1                                     r  nolabel_line201/high_score_4/FontRom/fontRow_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.817     1.944    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         0.871     1.999    nolabel_line201/high_score_4/FontRom/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  nolabel_line201/high_score_4/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.521    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.704    nolabel_line201/high_score_4/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line201/high_score_8/FontRom/fontRow_reg/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.486%)  route 0.262ns (61.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.549     1.432    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         0.560     1.443    nolabel_line218/VGA_CONTROL/clk_out1
    SLICE_X14Y17         FDRE                                         r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[0]_rep__2/Q
                         net (fo=10, routed)          0.262     1.869    nolabel_line201/high_score_8/FontRom/ADDRARDADDR[0]
    RAMB18_X0Y6          RAMB18E1                                     r  nolabel_line201/high_score_8/FontRom/fontRow_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.817     1.944    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         0.871     1.999    nolabel_line201/high_score_8/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  nolabel_line201/high_score_8/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.521    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.704    nolabel_line201/high_score_8/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 draw_waveform/VGA_Green_waveform_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line218/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.018%)  route 0.330ns (63.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.549     1.432    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         0.553     1.436    draw_waveform/clk_out1
    SLICE_X43Y21         FDRE                                         r  draw_waveform/VGA_Green_waveform_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  draw_waveform/VGA_Green_waveform_reg[2]/Q
                         net (fo=1, routed)           0.330     1.908    draw_background/VGA_Green_waveform_reg[3][2]
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.953 r  draw_background/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     1.953    nolabel_line218/VGA_GREEN_CHAN[2]
    SLICE_X35Y23         FDRE                                         r  nolabel_line218/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.817     1.944    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         0.816     1.943    nolabel_line218/clk_out1
    SLICE_X35Y23         FDRE                                         r  nolabel_line218/VGA_GREEN_reg[2]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X35Y23         FDRE (Hold_fdre_C_D)         0.092     1.786    nolabel_line218/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line201/high_score_4/FontRom/fontRow_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.345%)  route 0.264ns (61.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.549     1.432    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         0.560     1.443    nolabel_line218/VGA_CONTROL/clk_out1
    SLICE_X14Y17         FDRE                                         r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[0]_rep__2/Q
                         net (fo=10, routed)          0.264     1.871    nolabel_line201/high_score_4/FontRom/ADDRARDADDR[0]
    RAMB18_X0Y7          RAMB18E1                                     r  nolabel_line201/high_score_4/FontRom/fontRow_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.817     1.944    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         0.869     1.997    nolabel_line201/high_score_4/FontRom/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  nolabel_line201/high_score_4/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.702    nolabel_line201/high_score_4/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line201/high_score_8/FontRom/fontRow_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.345%)  route 0.264ns (61.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.549     1.432    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         0.560     1.443    nolabel_line218/VGA_CONTROL/clk_out1
    SLICE_X14Y17         FDRE                                         r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[0]_rep__2/Q
                         net (fo=10, routed)          0.264     1.871    nolabel_line201/high_score_8/FontRom/ADDRARDADDR[0]
    RAMB18_X0Y6          RAMB18E1                                     r  nolabel_line201/high_score_8/FontRom/fontRow_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.817     1.944    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         0.869     1.997    nolabel_line201/high_score_8/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  nolabel_line201/high_score_8/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.702    nolabel_line201/high_score_8/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            menu_screen/title/FontRom/fontRow_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.936%)  route 0.301ns (68.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.549     1.432    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         0.558     1.441    nolabel_line218/VGA_CONTROL/clk_out1
    SLICE_X49Y30         FDRE                                         r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0_replica_6/Q
                         net (fo=4, routed)           0.301     1.883    menu_screen/title/FontRom/fontRow_reg_37_repN_6_alias
    RAMB18_X1Y13         RAMB18E1                                     r  menu_screen/title/FontRom/fontRow_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.817     1.944    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         0.869     1.997    menu_screen/title/FontRom/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  menu_screen/title/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.682    menu_screen/title/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line201/high_score_4/FontRom/fontRow_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.793%)  route 0.307ns (65.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.549     1.432    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         0.560     1.443    nolabel_line218/VGA_CONTROL/clk_out1
    SLICE_X14Y17         FDRE                                         r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]_rep__1/Q
                         net (fo=10, routed)          0.307     1.914    nolabel_line201/high_score_4/FontRom/ADDRARDADDR[1]
    RAMB18_X0Y7          RAMB18E1                                     r  nolabel_line201/high_score_4/FontRom/fontRow_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.817     1.944    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         0.871     1.999    nolabel_line201/high_score_4/FontRom/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  nolabel_line201/high_score_4/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.521    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.704    nolabel_line201/high_score_4/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line201/high_score_8/FontRom/fontRow_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.793%)  route 0.307ns (65.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.549     1.432    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         0.560     1.443    nolabel_line218/VGA_CONTROL/clk_out1
    SLICE_X14Y17         FDRE                                         r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[1]_rep__1/Q
                         net (fo=10, routed)          0.307     1.914    nolabel_line201/high_score_8/FontRom/ADDRARDADDR[1]
    RAMB18_X0Y6          RAMB18E1                                     r  nolabel_line201/high_score_8/FontRom/fontRow_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.817     1.944    nolabel_line218/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line218/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line218/VGA_CLK_108M/clkout1_buf/O
                         net (fo=255, routed)         0.871     1.999    nolabel_line201/high_score_8/FontRom/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  nolabel_line201/high_score_8/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.521    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.704    nolabel_line201/high_score_8/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      help/instruction1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      help/instruction1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y0      help/instruction11/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y0      help/instruction11/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      help/instruction13/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      help/instruction13/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y4      help/instruction16/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y4      help/instruction16/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y0      help/instruction18/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y0      help/instruction18/FontRom/fontRow_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X59Y18     help/instruction2/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y23     nolabel_line218/VGA_BLUE_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y6      nolabel_line218/VGA_CONTROL/h_cntr_reg_reg[2]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y10     nolabel_line218/VGA_CONTROL/h_cntr_reg_reg[2]_rep__2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y24     nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[3]_rep_replica_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y9      nolabel_line218/VGA_CONTROL/v_cntr_reg_reg[3]_rep_replica_6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y23     nolabel_line218/VGA_GREEN_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y23     nolabel_line218/VGA_RED_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y17     draw_waveform/VGA_Red_waveform_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y26     draw_background/VGA_Blue_Grid_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y17     draw_waveform/VGA_Red_waveform_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y17     draw_waveform/VGA_Red_waveform_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y13     draw_waveform/VGA_Red_waveform_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y17     draw_waveform/VGA_Red_waveform_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y15     draw_waveform/VGA_Red_waveform_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y15     draw_waveform/VGA_Red_waveform_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X54Y29     draw_background/VGA_Blue_Grid_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y28     draw_background/VGA_Green_Grid_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y28     draw_background/VGA_Green_Grid_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y28     draw_background/VGA_Green_Grid_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    nolabel_line218/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  nolabel_line218/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



