{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729457013627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729457013628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 13:43:33 2024 " "Processing started: Sun Oct 20 13:43:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729457013628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457013628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab03 -c lab03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab03 -c lab03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457013628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729457014171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729457014171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file part1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Part1 " "Found entity 1: Part1" {  } { { "Part1.bdf" "" { Schematic "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729457023191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Part2-behavorial " "Found design unit 1: Part2-behavorial" {  } { { "Part2.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729457023703 ""} { "Info" "ISGN_ENTITY_NAME" "1 Part2 " "Found entity 1: Part2" {  } { { "Part2.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729457023703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Part3-behavioral " "Found design unit 1: Part3-behavioral" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729457023706 ""} { "Info" "ISGN_ENTITY_NAME" "1 Part3 " "Found entity 1: Part3" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729457023706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegDecoder-behavorial " "Found design unit 1: SegDecoder-behavorial" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729457023708 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegDecoder " "Found entity 1: SegDecoder" {  } { { "SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729457023708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023708 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part3 " "Elaborating entity \"Part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729457023747 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Part3.vhd(34) " "VHDL Process Statement warning at Part3.vhd(34): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1729457023748 "|Part3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Part3.vhd(35) " "VHDL Process Statement warning at Part3.vhd(35): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1729457023748 "|Part3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Part3.vhd(41) " "VHDL Process Statement warning at Part3.vhd(41): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1729457023748 "|Part3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW Part3.vhd(42) " "VHDL Process Statement warning at Part3.vhd(42): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1729457023748 "|Part3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex0_but Part3.vhd(30) " "VHDL Process Statement warning at Part3.vhd(30): inferring latch(es) for signal or variable \"hex0_but\", which holds its previous value in one or more paths through the process" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1729457023748 "|Part3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex1_but Part3.vhd(30) " "VHDL Process Statement warning at Part3.vhd(30): inferring latch(es) for signal or variable \"hex1_but\", which holds its previous value in one or more paths through the process" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1729457023748 "|Part3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 Part3.vhd(30) " "VHDL Process Statement warning at Part3.vhd(30): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1729457023749 "|Part3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 Part3.vhd(30) " "VHDL Process Statement warning at Part3.vhd(30): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1729457023749 "|Part3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex4_but Part3.vhd(30) " "VHDL Process Statement warning at Part3.vhd(30): inferring latch(es) for signal or variable \"hex4_but\", which holds its previous value in one or more paths through the process" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1729457023749 "|Part3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex5_but Part3.vhd(30) " "VHDL Process Statement warning at Part3.vhd(30): inferring latch(es) for signal or variable \"hex5_but\", which holds its previous value in one or more paths through the process" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1729457023749 "|Part3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 Part3.vhd(30) " "VHDL Process Statement warning at Part3.vhd(30): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1729457023749 "|Part3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 Part3.vhd(30) " "VHDL Process Statement warning at Part3.vhd(30): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1729457023749 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] Part3.vhd(30) " "Inferred latch for \"HEX1\[0\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023750 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] Part3.vhd(30) " "Inferred latch for \"HEX1\[1\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023751 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] Part3.vhd(30) " "Inferred latch for \"HEX1\[2\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023751 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] Part3.vhd(30) " "Inferred latch for \"HEX1\[3\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023751 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] Part3.vhd(30) " "Inferred latch for \"HEX1\[4\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023751 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] Part3.vhd(30) " "Inferred latch for \"HEX1\[5\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023751 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] Part3.vhd(30) " "Inferred latch for \"HEX1\[6\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023751 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] Part3.vhd(30) " "Inferred latch for \"HEX0\[0\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023751 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] Part3.vhd(30) " "Inferred latch for \"HEX0\[1\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023751 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] Part3.vhd(30) " "Inferred latch for \"HEX0\[2\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023751 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] Part3.vhd(30) " "Inferred latch for \"HEX0\[3\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023751 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] Part3.vhd(30) " "Inferred latch for \"HEX0\[4\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023751 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] Part3.vhd(30) " "Inferred latch for \"HEX0\[5\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023751 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] Part3.vhd(30) " "Inferred latch for \"HEX0\[6\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023751 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5_but\[0\] Part3.vhd(30) " "Inferred latch for \"hex5_but\[0\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023751 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5_but\[1\] Part3.vhd(30) " "Inferred latch for \"hex5_but\[1\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023751 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5_but\[2\] Part3.vhd(30) " "Inferred latch for \"hex5_but\[2\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023751 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5_but\[3\] Part3.vhd(30) " "Inferred latch for \"hex5_but\[3\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023751 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4_but\[0\] Part3.vhd(30) " "Inferred latch for \"hex4_but\[0\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023752 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4_but\[1\] Part3.vhd(30) " "Inferred latch for \"hex4_but\[1\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023752 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4_but\[2\] Part3.vhd(30) " "Inferred latch for \"hex4_but\[2\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023752 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4_but\[3\] Part3.vhd(30) " "Inferred latch for \"hex4_but\[3\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023752 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] Part3.vhd(30) " "Inferred latch for \"HEX5\[0\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023752 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] Part3.vhd(30) " "Inferred latch for \"HEX5\[1\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023752 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] Part3.vhd(30) " "Inferred latch for \"HEX5\[2\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023752 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] Part3.vhd(30) " "Inferred latch for \"HEX5\[3\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023752 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] Part3.vhd(30) " "Inferred latch for \"HEX5\[4\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023752 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] Part3.vhd(30) " "Inferred latch for \"HEX5\[5\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023752 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] Part3.vhd(30) " "Inferred latch for \"HEX5\[6\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023752 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] Part3.vhd(30) " "Inferred latch for \"HEX4\[0\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023752 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] Part3.vhd(30) " "Inferred latch for \"HEX4\[1\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023752 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] Part3.vhd(30) " "Inferred latch for \"HEX4\[2\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023752 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] Part3.vhd(30) " "Inferred latch for \"HEX4\[3\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023752 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] Part3.vhd(30) " "Inferred latch for \"HEX4\[4\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023752 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] Part3.vhd(30) " "Inferred latch for \"HEX4\[5\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023752 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] Part3.vhd(30) " "Inferred latch for \"HEX4\[6\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023752 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1_but\[0\] Part3.vhd(30) " "Inferred latch for \"hex1_but\[0\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023752 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1_but\[1\] Part3.vhd(30) " "Inferred latch for \"hex1_but\[1\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023753 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1_but\[2\] Part3.vhd(30) " "Inferred latch for \"hex1_but\[2\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023753 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1_but\[3\] Part3.vhd(30) " "Inferred latch for \"hex1_but\[3\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023753 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0_but\[0\] Part3.vhd(30) " "Inferred latch for \"hex0_but\[0\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023753 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0_but\[1\] Part3.vhd(30) " "Inferred latch for \"hex0_but\[1\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023753 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0_but\[2\] Part3.vhd(30) " "Inferred latch for \"hex0_but\[2\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023753 "|Part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0_but\[3\] Part3.vhd(30) " "Inferred latch for \"hex0_but\[3\]\" at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023753 "|Part3"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[6\] Part3.vhd(50) " "Can't resolve multiple constant drivers for net \"HEX0\[6\]\" at Part3.vhd(50)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023753 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Part3.vhd(30) " "Constant driver at Part3.vhd(30)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 30 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023753 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[5\] Part3.vhd(50) " "Can't resolve multiple constant drivers for net \"HEX0\[5\]\" at Part3.vhd(50)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023753 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[4\] Part3.vhd(50) " "Can't resolve multiple constant drivers for net \"HEX0\[4\]\" at Part3.vhd(50)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023753 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[3\] Part3.vhd(50) " "Can't resolve multiple constant drivers for net \"HEX0\[3\]\" at Part3.vhd(50)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023753 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[2\] Part3.vhd(50) " "Can't resolve multiple constant drivers for net \"HEX0\[2\]\" at Part3.vhd(50)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023753 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[1\] Part3.vhd(50) " "Can't resolve multiple constant drivers for net \"HEX0\[1\]\" at Part3.vhd(50)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023754 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX0\[0\] Part3.vhd(50) " "Can't resolve multiple constant drivers for net \"HEX0\[0\]\" at Part3.vhd(50)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023754 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX1\[6\] Part3.vhd(51) " "Can't resolve multiple constant drivers for net \"HEX1\[6\]\" at Part3.vhd(51)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 51 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023754 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX1\[5\] Part3.vhd(51) " "Can't resolve multiple constant drivers for net \"HEX1\[5\]\" at Part3.vhd(51)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 51 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023754 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX1\[4\] Part3.vhd(51) " "Can't resolve multiple constant drivers for net \"HEX1\[4\]\" at Part3.vhd(51)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 51 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023754 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX1\[3\] Part3.vhd(51) " "Can't resolve multiple constant drivers for net \"HEX1\[3\]\" at Part3.vhd(51)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 51 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023754 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX1\[2\] Part3.vhd(51) " "Can't resolve multiple constant drivers for net \"HEX1\[2\]\" at Part3.vhd(51)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 51 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023754 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX1\[1\] Part3.vhd(51) " "Can't resolve multiple constant drivers for net \"HEX1\[1\]\" at Part3.vhd(51)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 51 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023754 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX1\[0\] Part3.vhd(51) " "Can't resolve multiple constant drivers for net \"HEX1\[0\]\" at Part3.vhd(51)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 51 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023754 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX4\[6\] Part3.vhd(52) " "Can't resolve multiple constant drivers for net \"HEX4\[6\]\" at Part3.vhd(52)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023754 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX4\[5\] Part3.vhd(52) " "Can't resolve multiple constant drivers for net \"HEX4\[5\]\" at Part3.vhd(52)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023754 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX4\[4\] Part3.vhd(52) " "Can't resolve multiple constant drivers for net \"HEX4\[4\]\" at Part3.vhd(52)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023754 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "HEX4\[3\] Part3.vhd(52) " "Can't resolve multiple constant drivers for net \"HEX4\[3\]\" at Part3.vhd(52)" {  } { { "Part3.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/Part3.vhd" 52 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023754 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729457023754 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729457023893 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 20 13:43:43 2024 " "Processing ended: Sun Oct 20 13:43:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729457023893 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729457023893 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729457023893 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457023893 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729457024499 ""}
