// Seed: 254701406
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input wand id_2,
    input tri0 id_3,
    output tri1 id_4,
    output uwire id_5,
    input tri1 id_6,
    input wand id_7,
    input wor id_8,
    input supply0 id_9,
    input uwire id_10,
    input tri0 id_11,
    input wand id_12,
    input supply0 id_13,
    output wire id_14,
    input wand id_15,
    input tri1 id_16,
    input uwire id_17,
    output tri0 id_18,
    output wand id_19,
    output wire id_20,
    output uwire id_21,
    input wand id_22
    , id_30,
    input wand id_23,
    output tri1 id_24,
    input tri id_25,
    output tri0 id_26,
    input tri1 id_27,
    output supply0 id_28
);
  wire [1 : (  1  )] id_31;
  wire [-1 : 1 'b0] id_32;
  logic id_33;
  assign id_1 = 1'b0;
  assign module_1._id_2 = 0;
  wand id_34 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd54,
    parameter id_3 = 32'd86,
    parameter id_4 = 32'd69
) (
    input wire id_0,
    output supply0 id_1,
    output tri0 _id_2,
    input wand _id_3,
    output tri1 _id_4,
    input uwire id_5,
    output wor id_6,
    output tri0 id_7
);
  logic [id_3 : id_4] id_9;
  wire [-1 'b0 : 1] id_10;
  logic [id_3  <  id_2 : id_3] id_11;
  assign id_1 = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_5,
      id_0,
      id_7,
      id_7,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_5,
      id_0,
      id_0,
      id_6,
      id_7,
      id_7,
      id_7,
      id_5,
      id_5,
      id_7,
      id_0,
      id_6,
      id_5,
      id_1
  );
endmodule
