Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c97a37bdf6864dd9951b028e3f1247ee --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_adder_tb_behav xil_defaultlib.fp_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'num_out' [/home/mad/Documents/fpga-isom/fpga_som.srcs/sim_1/new/fp_adder_tb.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpa_comparator
Compiling module xil_defaultlib.fp_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fp_adder_tb_behav
