OpenROAD 7f6c37aa57467242807155c654deb350022d75c1 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/spm/runs/openlane_test/tmp/routing/22-fill.odb'â€¦
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   spm
Die area:                 ( 0 0 ) ( 101850 112570 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1081
Number of terminals:      38
Number of snets:          2
Number of nets:           380

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 66.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 13844.
[INFO DRT-0033] mcon shape region query size = 13228.
[INFO DRT-0033] met1 shape region query size = 3612.
[INFO DRT-0033] via shape region query size = 680.
[INFO DRT-0033] met2 shape region query size = 441.
[INFO DRT-0033] via2 shape region query size = 544.
[INFO DRT-0033] met3 shape region query size = 411.
[INFO DRT-0033] via3 shape region query size = 544.
[INFO DRT-0033] met4 shape region query size = 184.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0078]   Complete 135 pins.
[INFO DRT-0081]   Complete 48 unique inst patterns.
[INFO DRT-0084]   Complete 233 groups.
#scanned instances     = 1081
#unique  instances     = 66
#stdCellGenAp          = 1287
#stdCellValidPlanarAp  = 16
#stdCellValidViaAp     = 928
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1040
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 117.23 (MB), peak = 117.23 (MB)

Number of guides:     2386

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 16 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 828.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 752.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 388.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 10.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1218 vertical wires in 1 frboxes and 762 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 152 vertical wires in 1 frboxes and 205 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 121.63 (MB), peak = 122.80 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 121.77 (MB), peak = 122.80 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 135.64 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 139.21 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 153.90 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:00, memory = 175.20 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:00, memory = 173.88 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:01, memory = 183.08 (MB).
[INFO DRT-0199]   Number of violations = 84.
Viol/Layer         li1   met1   met2
Metal Spacing        5      4      7
Recheck              0     23     15
Short                0     23      7
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 482.60 (MB), peak = 482.60 (MB)
Total wire length = 9316 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3297 um.
Total wire length on LAYER met2 = 5746 um.
Total wire length on LAYER met3 = 142 um.
Total wire length on LAYER met4 = 129 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2020.
Up-via summary (total 2020):.

-----------------------
 FR_MASTERSLICE       0
            li1     976
           met1    1025
           met2      15
           met3       4
           met4       0
-----------------------
                   2020


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 84 violations.
    elapsed time = 00:00:00, memory = 489.53 (MB).
    Completing 20% with 84 violations.
    elapsed time = 00:00:00, memory = 490.56 (MB).
    Completing 30% with 84 violations.
    elapsed time = 00:00:00, memory = 492.31 (MB).
    Completing 40% with 84 violations.
    elapsed time = 00:00:00, memory = 492.82 (MB).
    Completing 50% with 79 violations.
    elapsed time = 00:00:00, memory = 504.96 (MB).
    Completing 60% with 79 violations.
    elapsed time = 00:00:00, memory = 506.25 (MB).
    Completing 70% with 65 violations.
    elapsed time = 00:00:00, memory = 501.41 (MB).
    Completing 80% with 65 violations.
    elapsed time = 00:00:00, memory = 501.59 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 525.62 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:00, memory = 482.43 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1   met2
Metal Spacing        0      2
Recheck              1      3
Short                3      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 482.94 (MB), peak = 525.81 (MB)
Total wire length = 9281 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3342 um.
Total wire length on LAYER met2 = 5641 um.
Total wire length on LAYER met3 = 146 um.
Total wire length on LAYER met4 = 149 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2018.
Up-via summary (total 2018):.

-----------------------
 FR_MASTERSLICE       0
            li1     976
           met1    1019
           met2      17
           met3       6
           met4       0
-----------------------
                   2018


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 482.97 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 482.97 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 495.62 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 506.71 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 482.64 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 516.15 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:00, memory = 482.46 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:00, memory = 482.46 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:01, memory = 523.70 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:01, memory = 482.84 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1   met2
Metal Spacing        1      1
Short                3      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 482.84 (MB), peak = 525.81 (MB)
Total wire length = 9270 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3338 um.
Total wire length on LAYER met2 = 5658 um.
Total wire length on LAYER met3 = 143 um.
Total wire length on LAYER met4 = 130 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2021.
Up-via summary (total 2021):.

-----------------------
 FR_MASTERSLICE       0
            li1     976
           met1    1022
           met2      17
           met3       6
           met4       0
-----------------------
                   2021


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 482.88 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 483.02 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 516.79 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 482.86 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 482.86 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 522.55 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 482.96 (MB), peak = 525.81 (MB)
Total wire length = 9267 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3330 um.
Total wire length on LAYER met2 = 5663 um.
Total wire length on LAYER met3 = 143 um.
Total wire length on LAYER met4 = 130 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2024.
Up-via summary (total 2024):.

-----------------------
 FR_MASTERSLICE       0
            li1     976
           met1    1025
           met2      17
           met3       6
           met4       0
-----------------------
                   2024


[INFO DRT-0198] Complete detail routing.
Total wire length = 9267 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3330 um.
Total wire length on LAYER met2 = 5663 um.
Total wire length on LAYER met3 = 143 um.
Total wire length on LAYER met4 = 130 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2024.
Up-via summary (total 2024):.

-----------------------
 FR_MASTERSLICE       0
            li1     976
           met1    1025
           met2      17
           met3       6
           met4       0
-----------------------
                   2024


[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 482.96 (MB), peak = 525.81 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cellsâ€¦
Writing OpenROAD database to '/openlane/designs/spm/runs/openlane_test/results/routing/spm.odb'â€¦
Writing netlist to '/openlane/designs/spm/runs/openlane_test/results/routing/spm.nl.v'â€¦
Writing powered netlist to '/openlane/designs/spm/runs/openlane_test/results/routing/spm.pnl.v'â€¦
Writing layout to '/openlane/designs/spm/runs/openlane_test/results/routing/spm.def'â€¦
