<root><simulation><result_generated_time />2023-05-16 15:03:08<layer><layer_spec />{'B': 1, 'K': 256, 'C': 256, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 65536, 'I': 200704, 'O': 200704}<total_data_reuse />{'W': 784, 'I': 256.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />54/60</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [512, 1, 1], 'I': [512, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 2)]], [[('C', 16), ('K', 2)], [('C', 16)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('OY', 2), ('C', 16)]], [], []]<O />[[[('C', 16)], [('C', 16)]], [[('K', 2)], [('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('OX', 28), ('K', 4)], [('K', 32), ('OY', 7)], []]<I />[[('OY', 2), ('OX', 28), ('K', 4), ('K', 32)], [('OY', 7)], []]<O />[[('OY', 2)], [('OX', 28), ('K', 4), ('K', 32), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [2.0, 56, 7, 1], 'I': [2.0, 128.0, 1.0, 1.0], 'O': [256.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 524288, 524288], 'I': [448, 1605632, 1605632], 'O': [16, 1605632, 1605632], 'O_partial': [0, 0, 0], 'O_final': [16, 1605632, 1605632]}<actual_mem_utilization_individual />{'W': [0.06, 0.02, 0.0], 'I': [0.88, 0.05, 0.0], 'O': [0.03, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.11, 0.0], 'I': [0.88, 0.11, 0.0], 'O': [0.03, 0.11, 0.0]}<effective_mem_size_bit />{'W': [8, 524288, 524288], 'I': [448, 1605632, 1605632], 'O': [8, 57344, 1605632], 'O_partial': [0, 0, 0], 'O_final': [8, 57344, 1605632]}<total_unit_count />{'W': [1024, 512, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 4, 1, 1]}<unique_unit_count />{'W': [512, 512, 1, 1], 'I': [512, 512, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [2.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [256.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[458752, 458752], [458752, 65536], [65536, 0]]<I />[[25690112, 200704], [200704, 200704], [200704, 0]]<O />[[(0, 200704), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 200704), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[57344, 57344], [7168, 1024], [256, 0]]<I />[[3211264, 25088], [3136, 3136], [784, 0]]<O />[[(0, 25088), (25088, 0)], [(0, 3136), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 25088], [25088, 0]), ([0, 3136], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />0</mac_count></basic_info><energy><total_energy />112322837.7<mem_energy_breakdown><W />[40.2, 849.8, 341.0]<I />[1088.2, 621.5, 1044.2]<O />[17.6, 621.5, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />0.0<total />112317169.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8846<utilization_without_data_loading />0.9552<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8846<mac_utilize_temporal_without_data_loading />0.9552</mac_array_utilization><latency><latency_cycle_with_data_loading />56720<latency_cycle_without_data_loading />52528<ideal_computing_cycle />50176<data_loading><load_cycle_total />4192<load_cycle_individual />{'W': [32, 1024, 0], 'I': [448, 3136, 0]}<load_cycle_combined />{'W': 1024, 'I': 3136}</data_loading><mem_stalling><mem_stall_cycle_total />2352<mem_stall_cycle_individual />{'W': [[-50175], [-49952, -42816], [-50176, -50176]], 'I': [[-50175], [-294, 2352], [-50176, -50176]], 'O': [[-50176], [-50176, -50176], [-47040, -49392]]}<mem_stall_cycle_shared />{'W': [[-50175], [-49952, 2352], [0, 0]], 'I': [[-50175], [-294, 2352], [0, 0]], 'O': [[-50176], [-50176, -50176], [-47040, -49392]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 524288, 524288], 'I': [448, 1605632, 1605632], 'O': [16, 1605632, 1605632], 'O_partial': [0, 0, 0], 'O_final': [16, 1605632, 1605632]}<data_size_each_level_total />{'W': [16384, 524288, 524288], 'I': [229376, 1605632, 1605632], 'O': [64, 1605632, 1605632]}<loop_cycles_each_level />{'W': [224, 50176, 50176], 'I': [7168, 50176, 50176], 'O': [2, 50176, 50176]}<top_ir_loop_size />{'W': [1, 7, 1], 'I': [128, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [73.1, 10.4], [10.4, 10.4]], 'I': [[8.0, 0.1], [32.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.1], [73.1, 73.1], [73.1, 10.4]], 'I': [[8.0, 8.0], [4096.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [73.1, 10.4], [10.4, 0]], 'I': [[8.0, 8.0], [4096.0, 32.0], [32.0, 0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [4201.1, 74.4], [42.4, 32.0]], 'I': [[8.0, 8.0], [4201.1, 74.4], [42.4, 32.0]], 'O': [[8.0, 8.0], [4201.1, 74.4], [42.4, 32.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 50176], [224, 224, 224], [50176, 50176, 1]], 'I': [[1, 1, 50176], [56, 7168, 7], [50176, 50176, 1]], 'O': [[1, 1, 50176], [2, 2, 25088], [50176, 50176, 1]]}<trans_time_real />{'W': [[0, 1, 50176], [[0, 224, 224], [32, 224, 224]], [[1024, 50176, 1], [256, 50176, 1]]], 'I': [[0, 1, 50176], [[7, 7168, 7], [448, 7168, 7]], [[3136, 50176, 1], [784, 50176, 1]]], 'O': [[0, 1, 50176], [[0, 2, 25088], [0, 2, 25088]], [[3136, 50176, 1], [784, 50176, 1]]]}<single_stall_cycle />{'W': [[-1], [-224, -192], [-49152, -49920]], 'I': [[-1], [-49, 392], [-47040, -49392]], 'O': [[-1], [-2, -2], [-47040, -49392]]}<single_stall_count />{'W': [50175, 223, 0], 'I': [50175, 6, 0], 'O': [50176, 25088, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [3136, 0]}, 1: {'W': [7136, 0], 'I': [336, 0], 'O': [0, 3136]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-50176, -50176], [-47040, -50176]], 1: [[-42704, -50176], [-50176, -47040]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.0<mem_area />121.0<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>