module CRippleCarryAdder_5_5_5_InOutT(pA4,pA3,pA2,pA1,pA0, pB4,pB3,pB2,pB1,pB0, r4,r3,r2,r1,r0, cIn, cOut);

input pA4,pA3,pA2,pA1,pA0, pB4,pB3,pB2,pB1,pB0, cIn;
output r4,r3,r2,r1,r0, cOut;
wire w1, w2, w3, w4, w5, w6, w7, w8, w9, w10, w11, w12, w13, w14, w15, w16, w17, w18, w19, w20, w21, w22, w23, w24, w25, w26, w27, w28, w29, w30, w31, w32, w33, w34, w35, w36, w37;

assign w1 = pA4;
assign w2 = pA3;
assign w3 = pA2;
assign w4 = pA1;
assign w5 = pA0;
assign w6 = pB4;
assign w7 = pB3;
assign w8 = pB2;
assign w9 = pB1;
assign w10 = pB0;
assign r4 = w11;
assign r3 = w12;
assign r2 = w13;
assign r1 = w14;
assign r0 = w15;
assign w17 = cIn;
assign cOut = w16;

assign w20 = w1 ^ w6;
assign w11 = w20 ^ w17;
assign w21 = w17 & w20;
assign w22 = w6 & w1;
assign w19 = w21 | w22;
assign w24 = w2 ^ w7;
assign w12 = w24 ^ w19;
assign w25 = w19 & w24;
assign w26 = w7 & w2;
assign w23 = w25 | w26;
assign w28 = w3 ^ w8;
assign w13 = w28 ^ w23;
assign w29 = w23 & w28;
assign w30 = w8 & w3;
assign w27 = w29 | w30;
assign w32 = w4 ^ w9;
assign w14 = w32 ^ w27;
assign w33 = w27 & w32;
assign w34 = w9 & w4;
assign w31 = w33 | w34;
assign w35 = w5 ^ w10;
assign w15 = w35 ^ w31;
assign w36 = w31 & w35;
assign w37 = w10 & w5;
assign w16 = w36 | w37;

endmodule
