Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sat Oct  4 12:44:36 2025
| Host         : charlcoal-Laptop-12th-Gen-Intel-Core running 64-bit Linux Mint 22.1
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 counter_8khz_trigger/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            my_spi_con/dclk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 0.952ns (18.536%)  route 4.184ns (81.464%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.623     5.131    counter_8khz_trigger/clk_100mhz_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  counter_8khz_trigger/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.587 f  counter_8khz_trigger/count_reg[24]/Q
                         net (fo=2, routed)           1.169     6.756    counter_8khz_trigger/count_reg[24]
    SLICE_X1Y61          LUT4 (Prop_lut4_I1_O)        0.124     6.880 f  counter_8khz_trigger/dclk_count[4]_i_10/O
                         net (fo=1, routed)           0.402     7.282    counter_8khz_trigger/dclk_count[4]_i_10_n_0
    SLICE_X1Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.406 r  counter_8khz_trigger/dclk_count[4]_i_6/O
                         net (fo=1, routed)           0.857     8.264    counter_8khz_trigger/dclk_count[4]_i_6_n_0
    SLICE_X1Y58          LUT4 (Prop_lut4_I1_O)        0.124     8.388 r  counter_8khz_trigger/dclk_count[4]_i_4/O
                         net (fo=6, routed)           0.973     9.361    counter_8khz_trigger/spi_trigger
    SLICE_X2Y60          LUT3 (Prop_lut3_I0_O)        0.124     9.485 r  counter_8khz_trigger/dclk_count[4]_i_1/O
                         net (fo=10, routed)          0.782    10.267    my_spi_con/SR[0]
    SLICE_X1Y58          FDRE                                         r  my_spi_con/dclk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.508    14.837    my_spi_con/clk_100mhz_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  my_spi_con/dclk_count_reg[1]/C
                         clock pessimism              0.271    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X1Y58          FDRE (Setup_fdre_C_R)       -0.429    14.643    my_spi_con/dclk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                  4.377    




