$date
	Sat Oct 22 21:23:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#354349
b1101 !
1"
#354350
b1101 &
b1101 %
1$
#354351
0"
#354354
b101000 &
b101000 %
#354358
b10100 &
b10100 %
#354362
b1010 &
b1010 %
#354366
b101 &
b101 %
#354370
b10000 &
b10000 %
#354374
b1000 &
b1000 %
#354378
b100 &
b100 %
#354382
b10 &
b10 %
#354386
b1 &
b1 %
1#
#354390
b0 &
0#
b0 %
0$
#1341296
b1 !
1"
#1341298
b1 &
b1 %
1$
#1341299
0"
#1341302
1#
#1341306
b0 &
b0 %
0#
0$
#2331208
b10 !
1"
#2331210
b10 &
b10 %
1$
#2331211
0"
#2331214
b1 &
1#
b1 %
#2331218
b0 &
b0 %
0#
0$
#4500012
