{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694560720581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694560720582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 12 17:18:40 2023 " "Processing started: Tue Sep 12 17:18:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694560720582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1694560720582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ShiftRight -c ShiftRight --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ShiftRight -c ShiftRight --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1694560720582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1694560720992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1694560720992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftBit " "Found entity 1: ShiftBit" {  } { { "ShiftBit.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/Proyectos/ShiftBit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694560730790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694560730790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight " "Found entity 1: ShiftRight" {  } { { "ShiftRight.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/Proyectos/ShiftRight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694560730792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694560730792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight_tb " "Found entity 1: ShiftRight_tb" {  } { { "ShiftRight_tb.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/Proyectos/ShiftRight_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694560730795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694560730795 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Dividir.sv(12) " "Verilog HDL information at Dividir.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "Dividir.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/Proyectos/Dividir.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1694560730797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividir.sv 1 1 " "Found 1 design units, including 1 entities, in source file dividir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dividir " "Found entity 1: Dividir" {  } { { "Dividir.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/Proyectos/Dividir.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694560730798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694560730798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividir_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file dividir_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dividir_tb " "Found entity 1: Dividir_tb" {  } { { "Dividir_tb.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/Proyectos/Dividir_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694560730799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694560730799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ShiftRight_tb " "Elaborating entity \"ShiftRight_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1694560730832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ShiftRight_tb.sv(17) " "Verilog HDL assignment warning at ShiftRight_tb.sv(17): truncated value with size 32 to match size of target (4)" {  } { { "ShiftRight_tb.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/Proyectos/ShiftRight_tb.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694560730832 "|ShiftRight_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ShiftRight_tb.sv(19) " "Verilog HDL assignment warning at ShiftRight_tb.sv(19): truncated value with size 32 to match size of target (4)" {  } { { "ShiftRight_tb.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/Proyectos/ShiftRight_tb.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694560730832 "|ShiftRight_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRight ShiftRight:test " "Elaborating entity \"ShiftRight\" for hierarchy \"ShiftRight:test\"" {  } { { "ShiftRight_tb.sv" "test" { Text "C:/Users/pepev/OneDrive/Documentos/Proyectos/ShiftRight_tb.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694560730833 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp2 ShiftRight.sv(17) " "Verilog HDL Always Construct warning at ShiftRight.sv(17): inferring latch(es) for variable \"temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "ShiftRight.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/Proyectos/ShiftRight.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694560730834 "|ShiftRight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftBit ShiftRight:test\|ShiftBit:CrearShift\[0\].sll " "Elaborating entity \"ShiftBit\" for hierarchy \"ShiftRight:test\|ShiftBit:CrearShift\[0\].sll\"" {  } { { "ShiftRight.sv" "CrearShift\[0\].sll" { Text "C:/Users/pepev/OneDrive/Documentos/Proyectos/ShiftRight.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694560730835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694560730919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 12 17:18:50 2023 " "Processing ended: Tue Sep 12 17:18:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694560730919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694560730919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694560730919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694560730919 ""}
