{
    "design_name": "bsg_fifo_1r1w_large", 
    "filelist": [
        "basejump_stl/bsg_misc/bsg_defines.v", 
        "basejump_stl/bsg_dataflow/bsg_fifo_1r1w_large_banked.v", 
        "basejump_stl/bsg_misc/bsg_circular_ptr.v", 
        "basejump_stl/bsg_dataflow/bsg_two_fifo.v", 
        "basejump_stl/bsg_mem/bsg_mem_1r1w.v", 
        "basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v", 
        "basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v", 
        "basejump_stl/bsg_mem/bsg_mem_1rw_sync.v", 
        "basejump_stl/bsg_mem/bsg_mem_1rw_sync_synth.v", 
        "basejump_stl/bsg_misc/bsg_clkgate_optional.v", 
        "basejump_stl/bsg_misc/bsg_dff.v", 
        "basejump_stl/bsg_misc/bsg_dff_en_bypass.v", 
        "basejump_stl/bsg_misc/bsg_dff_en.v", 
        "basejump_stl/bsg_dataflow/bsg_round_robin_n_to_1.v", 
        "basejump_stl/bsg_misc/bsg_round_robin_arb.v", 
        "basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v", 
        "basejump_stl/bsg_misc/bsg_mux_one_hot.v", 
        "basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v", 
        "basejump_stl/bsg_dataflow/bsg_round_robin_2_to_2.v", 
        "basejump_stl/bsg_misc/bsg_thermometer_count.v", 
        "basejump_stl/bsg_misc/bsg_encode_one_hot.v"
    ], 
    "run_config": [
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "1", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size small at clock period=1", 
            "design_size": "small", 
            "name": "bsg_fifo_1r1w_large_small_clkperiod_1", 
            "parameters": [
                "els_p=32", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "3", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size small at clock period=3", 
            "design_size": "small", 
            "name": "bsg_fifo_1r1w_large_small_clkperiod_3", 
            "parameters": [
                "els_p=32", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "5", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size small at clock period=5", 
            "design_size": "small", 
            "name": "bsg_fifo_1r1w_large_small_clkperiod_5", 
            "parameters": [
                "els_p=32", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "7", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size small at clock period=7", 
            "design_size": "small", 
            "name": "bsg_fifo_1r1w_large_small_clkperiod_7", 
            "parameters": [
                "els_p=32", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "9", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size small at clock period=9", 
            "design_size": "small", 
            "name": "bsg_fifo_1r1w_large_small_clkperiod_9", 
            "parameters": [
                "els_p=32", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "11", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size small at clock period=11", 
            "design_size": "small", 
            "name": "bsg_fifo_1r1w_large_small_clkperiod_11", 
            "parameters": [
                "els_p=32", 
                "width_p=32"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "1", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size large at clock period=1", 
            "design_size": "large", 
            "name": "bsg_fifo_1r1w_large_large_clkperiod_1", 
            "parameters": [
                "els_p=256", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "3", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size large at clock period=3", 
            "design_size": "large", 
            "name": "bsg_fifo_1r1w_large_large_clkperiod_3", 
            "parameters": [
                "els_p=256", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "5", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size large at clock period=5", 
            "design_size": "large", 
            "name": "bsg_fifo_1r1w_large_large_clkperiod_5", 
            "parameters": [
                "els_p=256", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "7", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size large at clock period=7", 
            "design_size": "large", 
            "name": "bsg_fifo_1r1w_large_large_clkperiod_7", 
            "parameters": [
                "els_p=256", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "9", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size large at clock period=9", 
            "design_size": "large", 
            "name": "bsg_fifo_1r1w_large_large_clkperiod_9", 
            "parameters": [
                "els_p=256", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "11", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size large at clock period=11", 
            "design_size": "large", 
            "name": "bsg_fifo_1r1w_large_large_clkperiod_11", 
            "parameters": [
                "els_p=256", 
                "width_p=128"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "1", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size very_large at clock period=1", 
            "design_size": "very_large", 
            "name": "bsg_fifo_1r1w_large_very_large_clkperiod_1", 
            "parameters": [
                "els_p=512", 
                "width_p=256"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "3", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size very_large at clock period=3", 
            "design_size": "very_large", 
            "name": "bsg_fifo_1r1w_large_very_large_clkperiod_3", 
            "parameters": [
                "els_p=512", 
                "width_p=256"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "5", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size very_large at clock period=5", 
            "design_size": "very_large", 
            "name": "bsg_fifo_1r1w_large_very_large_clkperiod_5", 
            "parameters": [
                "els_p=512", 
                "width_p=256"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "7", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size very_large at clock period=7", 
            "design_size": "very_large", 
            "name": "bsg_fifo_1r1w_large_very_large_clkperiod_7", 
            "parameters": [
                "els_p=512", 
                "width_p=256"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "9", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size very_large at clock period=9", 
            "design_size": "very_large", 
            "name": "bsg_fifo_1r1w_large_very_large_clkperiod_9", 
            "parameters": [
                "els_p=512", 
                "width_p=256"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "11", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size very_large at clock period=11", 
            "design_size": "very_large", 
            "name": "bsg_fifo_1r1w_large_very_large_clkperiod_11", 
            "parameters": [
                "els_p=512", 
                "width_p=256"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "1", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size medium at clock period=1", 
            "design_size": "medium", 
            "name": "bsg_fifo_1r1w_large_medium_clkperiod_1", 
            "parameters": [
                "els_p=64", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "3", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size medium at clock period=3", 
            "design_size": "medium", 
            "name": "bsg_fifo_1r1w_large_medium_clkperiod_3", 
            "parameters": [
                "els_p=64", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "5", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size medium at clock period=5", 
            "design_size": "medium", 
            "name": "bsg_fifo_1r1w_large_medium_clkperiod_5", 
            "parameters": [
                "els_p=64", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "7", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size medium at clock period=7", 
            "design_size": "medium", 
            "name": "bsg_fifo_1r1w_large_medium_clkperiod_7", 
            "parameters": [
                "els_p=64", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "9", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size medium at clock period=9", 
            "design_size": "medium", 
            "name": "bsg_fifo_1r1w_large_medium_clkperiod_9", 
            "parameters": [
                "els_p=64", 
                "width_p=64"
            ]
        }, 
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "11", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "This implementation is specifically intended for processes where 1RW rams are much cheaper than 1R1W rams with size medium at clock period=11", 
            "design_size": "medium", 
            "name": "bsg_fifo_1r1w_large_medium_clkperiod_11", 
            "parameters": [
                "els_p=64", 
                "width_p=64"
            ]
        }
    ]
}