Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Apr 29 12:55:16 2025
| Host         : n284 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
TIMING-18  Warning           Missing input or output delay              15          
ULMTCS-2   Warning           Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4840)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14450)
5. checking no_input_delay (17)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4840)
---------------------------
 There are 4800 register/latch pins with no clock driven by root clock pin: tm_clk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_c/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_c/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14450)
----------------------------------------------------
 There are 14450 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.317        0.000                      0                    6        0.271        0.000                      0                    6        4.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.317        0.000                      0                    6        0.271        0.000                      0                    6        4.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 vga_c/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tile_mem/char_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.638ns  (logic 2.949ns (34.138%)  route 5.689ns (65.862%))
  Logic Levels:           7  (CARRY4=2 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.726     5.247    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X19Y128        FDCE                                         r  vga_c/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y128        FDCE (Prop_fdce_C_Q)         0.456     5.703 r  vga_c/v_count_reg_reg[4]/Q
                         net (fo=13, routed)          0.760     6.463    vga_c/t_y[1]
    SLICE_X23Y130        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.834 r  vga_c/char_reg[5]_i_12/O[0]
                         net (fo=2, routed)           0.634     7.469    vga_c/tile_mem/read_address0[5]
    SLICE_X22Y130        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712     8.181 r  vga_c/char_reg[5]_i_10/O[2]
                         net (fo=37, routed)          1.943    10.123    tile_mem/sel0[2]
    SLICE_X48Y109        MUXF7 (Prop_muxf7_S_O)       0.474    10.597 f  tile_mem/char_reg[5]_i_79/O
                         net (fo=1, routed)           0.000    10.597    tile_mem/char_reg[5]_i_79_n_0
    SLICE_X48Y109        MUXF8 (Prop_muxf8_I0_O)      0.104    10.701 f  tile_mem/char_reg[5]_i_41/O
                         net (fo=1, routed)           1.718    12.419    tile_mem/char_reg[5]_i_41_n_0
    SLICE_X28Y125        LUT6 (Prop_lut6_I0_O)        0.316    12.735 f  tile_mem/char[5]_i_14/O
                         net (fo=1, routed)           0.000    12.735    tile_mem/char[5]_i_14_n_0
    SLICE_X28Y125        MUXF7 (Prop_muxf7_I1_O)      0.217    12.952 f  tile_mem/char_reg[5]_i_4/O
                         net (fo=1, routed)           0.635    13.587    tile_mem/char_reg[5]_i_4_n_0
    SLICE_X25Y130        LUT6 (Prop_lut6_I2_O)        0.299    13.886 r  tile_mem/char[5]_i_1/O
                         net (fo=1, routed)           0.000    13.886    tile_mem/char[5]_i_1_n_0
    SLICE_X25Y130        FDPE                                         r  tile_mem/char_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.601    14.942    tile_mem/clk_100MHz_IBUF_BUFG
    SLICE_X25Y130        FDPE                                         r  tile_mem/char_reg[5]/C
                         clock pessimism              0.267    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X25Y130        FDPE (Setup_fdpe_C_D)        0.029    15.203    tile_mem/char_reg[5]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -13.886    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 vga_c/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.921ns (30.224%)  route 2.126ns (69.776%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.726     5.247    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X19Y128        FDCE                                         r  vga_c/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y128        FDCE (Prop_fdce_C_Q)         0.456     5.703 r  vga_c/v_count_reg_reg[2]/Q
                         net (fo=19, routed)          1.173     6.876    tile_mem/rgb_reg[11]_i_2_0[0]
    SLICE_X20Y130        LUT3 (Prop_lut3_I2_O)        0.124     7.000 r  tile_mem/g0_b7_i_1/O
                         net (fo=1, routed)           0.953     7.953    tile_mem/g0_b7_i_1_n_0
    SLICE_X20Y130        LUT6 (Prop_lut6_I1_O)        0.124     8.077 r  tile_mem/g0_b7/O
                         net (fo=1, routed)           0.000     8.077    tile_mem/g0_b7_n_0
    SLICE_X20Y130        MUXF7 (Prop_muxf7_I1_O)      0.217     8.294 r  tile_mem/rgb_reg_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.294    r
    SLICE_X20Y130        FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.602    14.943    clk_100MHz_IBUF_BUFG
    SLICE_X20Y130        FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.267    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X20Y130        FDCE (Setup_fdce_C_D)        0.064    15.239    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  6.944    

Slack (MET) :             7.709ns  (required time - arrival time)
  Source:                 vga_c/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.842ns (36.819%)  route 1.445ns (63.181%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.726     5.247    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X21Y129        FDCE                                         r  vga_c/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDCE (Prop_fdce_C_Q)         0.419     5.666 f  vga_c/v_count_reg_reg[3]/Q
                         net (fo=15, routed)          0.778     6.444    vga_c/t_y[0]
    SLICE_X21Y129        LUT6 (Prop_lut6_I4_O)        0.299     6.743 r  vga_c/v_sync_reg_i_2/O
                         net (fo=1, routed)           0.667     7.410    vga_c/v_sync_reg_i_2_n_0
    SLICE_X21Y129        LUT5 (Prop_lut5_I2_O)        0.124     7.534 r  vga_c/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     7.534    vga_c/v_sync_next
    SLICE_X21Y129        FDCE                                         r  vga_c/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.602    14.943    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X21Y129        FDCE                                         r  vga_c/v_sync_reg_reg/C
                         clock pessimism              0.304    15.247    
                         clock uncertainty           -0.035    15.212    
    SLICE_X21Y129        FDCE (Setup_fdce_C_D)        0.031    15.243    vga_c/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                  7.709    

Slack (MET) :             8.059ns  (required time - arrival time)
  Source:                 vga_c/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.642ns (33.774%)  route 1.259ns (66.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.723     5.244    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X30Y129        FDCE                                         r  vga_c/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y129        FDCE (Prop_fdce_C_Q)         0.518     5.762 r  vga_c/h_count_reg_reg[5]/Q
                         net (fo=97, routed)          1.259     7.021    vga_c/Q[5]
    SLICE_X21Y129        LUT6 (Prop_lut6_I1_O)        0.124     7.145 r  vga_c/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     7.145    vga_c/h_sync_next
    SLICE_X21Y129        FDCE                                         r  vga_c/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.602    14.943    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X21Y129        FDCE                                         r  vga_c/h_sync_reg_reg/C
                         clock pessimism              0.267    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X21Y129        FDCE (Setup_fdce_C_D)        0.029    15.204    vga_c/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  8.059    

Slack (MET) :             8.505ns  (required time - arrival time)
  Source:                 vga_c/r_25MHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.744ns (48.490%)  route 0.790ns (51.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.726     5.247    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X19Y128        FDCE                                         r  vga_c/r_25MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y128        FDCE (Prop_fdce_C_Q)         0.419     5.666 r  vga_c/r_25MHz_reg[1]/Q
                         net (fo=2, routed)           0.790     6.457    vga_c/r_25MHz[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I1_O)        0.325     6.782 r  vga_c/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     6.782    vga_c/p_0_in[1]
    SLICE_X19Y128        FDCE                                         r  vga_c/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.602    14.943    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X19Y128        FDCE                                         r  vga_c/r_25MHz_reg[1]/C
                         clock pessimism              0.304    15.247    
                         clock uncertainty           -0.035    15.212    
    SLICE_X19Y128        FDCE (Setup_fdce_C_D)        0.075    15.287    vga_c/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  8.505    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 vga_c/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.580ns (47.781%)  route 0.634ns (52.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.726     5.247    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X19Y128        FDCE                                         r  vga_c/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y128        FDCE (Prop_fdce_C_Q)         0.456     5.703 f  vga_c/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.634     6.337    vga_c/r_25MHz[0]
    SLICE_X19Y128        LUT1 (Prop_lut1_I0_O)        0.124     6.461 r  vga_c/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000     6.461    vga_c/p_0_in[0]
    SLICE_X19Y128        FDCE                                         r  vga_c/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.602    14.943    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X19Y128        FDCE                                         r  vga_c/r_25MHz_reg[0]/C
                         clock pessimism              0.304    15.247    
                         clock uncertainty           -0.035    15.212    
    SLICE_X19Y128        FDCE (Setup_fdce_C_D)        0.029    15.241    vga_c/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                  8.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga_c/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.010%)  route 0.210ns (52.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.636     1.520    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X25Y130        FDCE                                         r  vga_c/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y130        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  vga_c/h_count_reg_reg[8]/Q
                         net (fo=9, routed)           0.210     1.870    vga_c/t_x[5]
    SLICE_X21Y129        LUT6 (Prop_lut6_I4_O)        0.045     1.915 r  vga_c/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.915    vga_c/h_sync_next
    SLICE_X21Y129        FDCE                                         r  vga_c/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.908     2.036    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X21Y129        FDCE                                         r  vga_c/h_sync_reg_reg/C
                         clock pessimism             -0.482     1.554    
    SLICE_X21Y129        FDCE (Hold_fdce_C_D)         0.091     1.645    vga_c/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_c/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.479%)  route 0.207ns (52.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.636     1.520    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X19Y128        FDCE                                         r  vga_c/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y128        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  vga_c/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.207     1.867    vga_c/r_25MHz[0]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.046     1.913 r  vga_c/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     1.913    vga_c/p_0_in[1]
    SLICE_X19Y128        FDCE                                         r  vga_c/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.907     2.035    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X19Y128        FDCE                                         r  vga_c/r_25MHz_reg[1]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X19Y128        FDCE (Hold_fdce_C_D)         0.107     1.627    vga_c/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga_c/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.752%)  route 0.196ns (51.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.636     1.520    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X21Y129        FDCE                                         r  vga_c/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDCE (Prop_fdce_C_Q)         0.141     1.661 f  vga_c/v_count_reg_reg[8]/Q
                         net (fo=12, routed)          0.196     1.856    vga_c/t_y[5]
    SLICE_X21Y129        LUT5 (Prop_lut5_I0_O)        0.045     1.901 r  vga_c/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.901    vga_c/v_sync_next
    SLICE_X21Y129        FDCE                                         r  vga_c/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.908     2.036    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X21Y129        FDCE                                         r  vga_c/v_sync_reg_reg/C
                         clock pessimism             -0.516     1.520    
    SLICE_X21Y129        FDCE (Hold_fdce_C_D)         0.092     1.612    vga_c/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 vga_c/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.345%)  route 0.207ns (52.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.636     1.520    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X19Y128        FDCE                                         r  vga_c/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y128        FDCE (Prop_fdce_C_Q)         0.141     1.661 f  vga_c/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.207     1.867    vga_c/r_25MHz[0]
    SLICE_X19Y128        LUT1 (Prop_lut1_I0_O)        0.045     1.912 r  vga_c/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000     1.912    vga_c/p_0_in[0]
    SLICE_X19Y128        FDCE                                         r  vga_c/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.907     2.035    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X19Y128        FDCE                                         r  vga_c/r_25MHz_reg[0]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X19Y128        FDCE (Hold_fdce_C_D)         0.091     1.611    vga_c/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 vga_c/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.248ns (49.392%)  route 0.254ns (50.608%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.634     1.518    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X27Y128        FDCE                                         r  vga_c/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y128        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  vga_c/h_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.254     1.913    tile_mem/Q[1]
    SLICE_X20Y130        LUT6 (Prop_lut6_I2_O)        0.045     1.958 r  tile_mem/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     1.958    tile_mem/rgb_reg[11]_i_2_n_0
    SLICE_X20Y130        MUXF7 (Prop_muxf7_I0_O)      0.062     2.020 r  tile_mem/rgb_reg_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.020    r
    SLICE_X20Y130        FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.909     2.037    clk_100MHz_IBUF_BUFG
    SLICE_X20Y130        FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.482     1.555    
    SLICE_X20Y130        FDCE (Hold_fdce_C_D)         0.105     1.660    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 vga_c/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tile_mem/char_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.231ns (34.778%)  route 0.433ns (65.222%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.636     1.520    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X25Y130        FDCE                                         r  vga_c/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y130        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  vga_c/h_count_reg_reg[8]/Q
                         net (fo=9, routed)           0.278     1.939    vga_c/t_x[5]
    SLICE_X24Y130        LUT4 (Prop_lut4_I1_O)        0.045     1.984 f  vga_c/char[5]_i_7/O
                         net (fo=1, routed)           0.155     2.139    tile_mem/char_reg[5]_0
    SLICE_X25Y130        LUT6 (Prop_lut6_I5_O)        0.045     2.184 r  tile_mem/char[5]_i_1/O
                         net (fo=1, routed)           0.000     2.184    tile_mem/char[5]_i_1_n_0
    SLICE_X25Y130        FDPE                                         r  tile_mem/char_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.908     2.036    tile_mem/clk_100MHz_IBUF_BUFG
    SLICE_X25Y130        FDPE                                         r  tile_mem/char_reg[5]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X25Y130        FDPE (Hold_fdpe_C_D)         0.091     1.611    tile_mem/char_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.573    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X20Y130  rgb_reg_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X25Y130  tile_mem/char_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X27Y128  vga_c/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X27Y128  vga_c/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X25Y130  vga_c/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X27Y128  vga_c/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y129  vga_c/h_count_reg_reg[3]_rep/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y129  vga_c/h_count_reg_reg[3]_rep__0/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y129  vga_c/h_count_reg_reg[3]_rep__1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y130  rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y130  rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X25Y130  tile_mem/char_reg[5]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X25Y130  tile_mem/char_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X27Y128  vga_c/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X27Y128  vga_c/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X27Y128  vga_c/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X27Y128  vga_c/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y130  vga_c/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y130  vga_c/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y130  rgb_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y130  rgb_reg_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X25Y130  tile_mem/char_reg[5]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X25Y130  tile_mem/char_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X27Y128  vga_c/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X27Y128  vga_c/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X27Y128  vga_c/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X27Y128  vga_c/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y130  vga_c/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y130  vga_c/h_count_reg_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         14420 Endpoints
Min Delay         14420 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tm_wt_x_in[4]
                            (input port)
  Destination:            tile_mem/tile_data_reg[3255][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.485ns  (logic 2.244ns (6.323%)  route 33.241ns (93.677%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  tm_wt_x_in[4] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[4]
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  tm_wt_x_in_IBUF[4]_inst/O
                         net (fo=2, routed)           3.605     5.055    tile_mem/tm_wt_x_in_IBUF[4]
    SLICE_X15Y123        LUT2 (Prop_lut2_I1_O)        0.124     5.179 r  tile_mem/tile_data[3102][0]_i_10/O
                         net (fo=1, routed)           0.000     5.179    tile_mem/tile_data[3102][0]_i_10_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.426 r  tile_mem/tile_data_reg[3102][0]_i_4/O[0]
                         net (fo=3622, routed)       20.205    25.630    tile_mem/write_address[4]
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.299    25.929 f  tile_mem/tile_data[1911][0]_i_2/O
                         net (fo=25, routed)          8.502    34.431    tile_mem/tile_data[1911][0]_i_2_n_0
    SLICE_X50Y116        LUT5 (Prop_lut5_I4_O)        0.124    34.555 r  tile_mem/tile_data[3255][0]_i_1/O
                         net (fo=1, routed)           0.930    35.485    tile_mem/tile_data6510_out
    SLICE_X53Y128        FDCE                                         r  tile_mem/tile_data_reg[3255][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[5]
                            (input port)
  Destination:            tile_mem/tile_data_reg[3459][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.357ns  (logic 2.771ns (7.837%)  route 32.586ns (92.163%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  tm_wt_x_in[5] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[5]
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  tm_wt_x_in_IBUF[5]_inst/O
                         net (fo=2, routed)           3.820     5.272    tile_mem/tm_wt_x_in_IBUF[5]
    SLICE_X15Y123        LUT2 (Prop_lut2_I1_O)        0.124     5.396 r  tile_mem/tile_data[3102][0]_i_9/O
                         net (fo=1, routed)           0.000     5.396    tile_mem/tile_data[3102][0]_i_9_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.946 r  tile_mem/tile_data_reg[3102][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.946    tile_mem/tile_data_reg[3102][0]_i_4_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.168 r  tile_mem/tile_data_reg[3812][0]_i_3/O[0]
                         net (fo=875, routed)        15.943    22.111    tile_mem/write_address[8]
    SLICE_X33Y55         LUT3 (Prop_lut3_I1_O)        0.299    22.410 f  tile_mem/tile_data[1922][0]_i_3/O
                         net (fo=179, routed)        12.303    34.713    tile_mem/tile_data[1922][0]_i_3_n_0
    SLICE_X57Y148        LUT6 (Prop_lut6_I5_O)        0.124    34.837 r  tile_mem/tile_data[3459][0]_i_1/O
                         net (fo=1, routed)           0.519    35.357    tile_mem/tile_data6918_out
    SLICE_X57Y148        FDCE                                         r  tile_mem/tile_data_reg[3459][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[4]
                            (input port)
  Destination:            tile_mem/tile_data_reg[273][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.308ns  (logic 2.272ns (6.434%)  route 33.037ns (93.566%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  tm_wt_x_in[4] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[4]
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  tm_wt_x_in_IBUF[4]_inst/O
                         net (fo=2, routed)           3.605     5.055    tile_mem/tm_wt_x_in_IBUF[4]
    SLICE_X15Y123        LUT2 (Prop_lut2_I1_O)        0.124     5.179 r  tile_mem/tile_data[3102][0]_i_10/O
                         net (fo=1, routed)           0.000     5.179    tile_mem/tile_data[3102][0]_i_10_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.426 r  tile_mem/tile_data_reg[3102][0]_i_4/O[0]
                         net (fo=3622, routed)       18.726    24.152    tile_mem/write_address[4]
    SLICE_X47Y69         LUT3 (Prop_lut3_I1_O)        0.299    24.451 f  tile_mem/tile_data[2833][0]_i_2/O
                         net (fo=57, routed)         10.059    34.509    tile_mem/tile_data[2833][0]_i_2_n_0
    SLICE_X33Y139        LUT5 (Prop_lut5_I3_O)        0.152    34.661 r  tile_mem/tile_data[273][0]_i_1/O
                         net (fo=1, routed)           0.647    35.308    tile_mem/tile_data[273][0]_i_1_n_0
    SLICE_X33Y139        FDCE                                         r  tile_mem/tile_data_reg[273][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[5]
                            (input port)
  Destination:            tile_mem/tile_data_reg[3458][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.251ns  (logic 2.771ns (7.860%)  route 32.480ns (92.139%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  tm_wt_x_in[5] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[5]
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  tm_wt_x_in_IBUF[5]_inst/O
                         net (fo=2, routed)           3.820     5.272    tile_mem/tm_wt_x_in_IBUF[5]
    SLICE_X15Y123        LUT2 (Prop_lut2_I1_O)        0.124     5.396 r  tile_mem/tile_data[3102][0]_i_9/O
                         net (fo=1, routed)           0.000     5.396    tile_mem/tile_data[3102][0]_i_9_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.946 r  tile_mem/tile_data_reg[3102][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.946    tile_mem/tile_data_reg[3102][0]_i_4_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.168 r  tile_mem/tile_data_reg[3812][0]_i_3/O[0]
                         net (fo=875, routed)        15.943    22.111    tile_mem/write_address[8]
    SLICE_X33Y55         LUT3 (Prop_lut3_I1_O)        0.299    22.410 f  tile_mem/tile_data[1922][0]_i_3/O
                         net (fo=179, routed)        12.318    34.728    tile_mem/tile_data[1922][0]_i_3_n_0
    SLICE_X56Y148        LUT6 (Prop_lut6_I5_O)        0.124    34.852 r  tile_mem/tile_data[3458][0]_i_1/O
                         net (fo=1, routed)           0.399    35.251    tile_mem/tile_data6916_out
    SLICE_X56Y148        FDCE                                         r  tile_mem/tile_data_reg[3458][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[4]
                            (input port)
  Destination:            tile_mem/tile_data_reg[1553][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.205ns  (logic 2.270ns (6.447%)  route 32.935ns (93.553%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  tm_wt_x_in[4] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[4]
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  tm_wt_x_in_IBUF[4]_inst/O
                         net (fo=2, routed)           3.605     5.055    tile_mem/tm_wt_x_in_IBUF[4]
    SLICE_X15Y123        LUT2 (Prop_lut2_I1_O)        0.124     5.179 r  tile_mem/tile_data[3102][0]_i_10/O
                         net (fo=1, routed)           0.000     5.179    tile_mem/tile_data[3102][0]_i_10_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.426 r  tile_mem/tile_data_reg[3102][0]_i_4/O[0]
                         net (fo=3622, routed)       18.726    24.152    tile_mem/write_address[4]
    SLICE_X47Y69         LUT3 (Prop_lut3_I1_O)        0.299    24.451 f  tile_mem/tile_data[2833][0]_i_2/O
                         net (fo=57, routed)         10.100    34.551    tile_mem/tile_data[2833][0]_i_2_n_0
    SLICE_X9Y144         LUT5 (Prop_lut5_I3_O)        0.150    34.701 r  tile_mem/tile_data[1553][0]_i_1/O
                         net (fo=1, routed)           0.504    35.205    tile_mem/tile_data[1553][0]_i_1_n_0
    SLICE_X9Y143         FDCE                                         r  tile_mem/tile_data_reg[1553][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[5]
                            (input port)
  Destination:            tile_mem/tile_data_reg[3456][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.159ns  (logic 2.771ns (7.881%)  route 32.388ns (92.119%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  tm_wt_x_in[5] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[5]
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  tm_wt_x_in_IBUF[5]_inst/O
                         net (fo=2, routed)           3.820     5.272    tile_mem/tm_wt_x_in_IBUF[5]
    SLICE_X15Y123        LUT2 (Prop_lut2_I1_O)        0.124     5.396 r  tile_mem/tile_data[3102][0]_i_9/O
                         net (fo=1, routed)           0.000     5.396    tile_mem/tile_data[3102][0]_i_9_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.946 r  tile_mem/tile_data_reg[3102][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.946    tile_mem/tile_data_reg[3102][0]_i_4_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.168 r  tile_mem/tile_data_reg[3812][0]_i_3/O[0]
                         net (fo=875, routed)        15.943    22.111    tile_mem/write_address[8]
    SLICE_X33Y55         LUT3 (Prop_lut3_I1_O)        0.299    22.410 f  tile_mem/tile_data[1922][0]_i_3/O
                         net (fo=179, routed)        12.154    34.564    tile_mem/tile_data[1922][0]_i_3_n_0
    SLICE_X57Y149        LUT6 (Prop_lut6_I1_O)        0.124    34.688 r  tile_mem/tile_data[3456][0]_i_1/O
                         net (fo=1, routed)           0.471    35.159    tile_mem/tile_data6912_out
    SLICE_X57Y149        FDCE                                         r  tile_mem/tile_data_reg[3456][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[4]
                            (input port)
  Destination:            tile_mem/tile_data_reg[3191][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.057ns  (logic 2.266ns (6.463%)  route 32.791ns (93.537%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  tm_wt_x_in[4] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[4]
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  tm_wt_x_in_IBUF[4]_inst/O
                         net (fo=2, routed)           3.605     5.055    tile_mem/tm_wt_x_in_IBUF[4]
    SLICE_X15Y123        LUT2 (Prop_lut2_I1_O)        0.124     5.179 r  tile_mem/tile_data[3102][0]_i_10/O
                         net (fo=1, routed)           0.000     5.179    tile_mem/tile_data[3102][0]_i_10_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.426 r  tile_mem/tile_data_reg[3102][0]_i_4/O[0]
                         net (fo=3622, routed)       20.205    25.630    tile_mem/write_address[4]
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.299    25.929 f  tile_mem/tile_data[1911][0]_i_2/O
                         net (fo=25, routed)          8.502    34.431    tile_mem/tile_data[1911][0]_i_2_n_0
    SLICE_X50Y116        LUT5 (Prop_lut5_I0_O)        0.146    34.577 r  tile_mem/tile_data[3191][0]_i_1/O
                         net (fo=1, routed)           0.480    35.057    tile_mem/tile_data[3191][0]_i_1_n_0
    SLICE_X50Y120        FDCE                                         r  tile_mem/tile_data_reg[3191][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[5]
                            (input port)
  Destination:            tile_mem/tile_data_reg[3463][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.955ns  (logic 2.771ns (7.927%)  route 32.184ns (92.073%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  tm_wt_x_in[5] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[5]
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  tm_wt_x_in_IBUF[5]_inst/O
                         net (fo=2, routed)           3.820     5.272    tile_mem/tm_wt_x_in_IBUF[5]
    SLICE_X15Y123        LUT2 (Prop_lut2_I1_O)        0.124     5.396 r  tile_mem/tile_data[3102][0]_i_9/O
                         net (fo=1, routed)           0.000     5.396    tile_mem/tile_data[3102][0]_i_9_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.946 r  tile_mem/tile_data_reg[3102][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.946    tile_mem/tile_data_reg[3102][0]_i_4_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.168 r  tile_mem/tile_data_reg[3812][0]_i_3/O[0]
                         net (fo=875, routed)        15.943    22.111    tile_mem/write_address[8]
    SLICE_X33Y55         LUT3 (Prop_lut3_I1_O)        0.299    22.410 f  tile_mem/tile_data[1922][0]_i_3/O
                         net (fo=179, routed)        12.022    34.432    tile_mem/tile_data[1922][0]_i_3_n_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I5_O)        0.124    34.556 r  tile_mem/tile_data[3463][0]_i_1/O
                         net (fo=1, routed)           0.399    34.955    tile_mem/tile_data6926_out
    SLICE_X52Y148        FDCE                                         r  tile_mem/tile_data_reg[3463][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[5]
                            (input port)
  Destination:            tile_mem/tile_data_reg[3464][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.848ns  (logic 2.771ns (7.952%)  route 32.077ns (92.048%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  tm_wt_x_in[5] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[5]
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  tm_wt_x_in_IBUF[5]_inst/O
                         net (fo=2, routed)           3.820     5.272    tile_mem/tm_wt_x_in_IBUF[5]
    SLICE_X15Y123        LUT2 (Prop_lut2_I1_O)        0.124     5.396 r  tile_mem/tile_data[3102][0]_i_9/O
                         net (fo=1, routed)           0.000     5.396    tile_mem/tile_data[3102][0]_i_9_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.946 r  tile_mem/tile_data_reg[3102][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.946    tile_mem/tile_data_reg[3102][0]_i_4_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.168 r  tile_mem/tile_data_reg[3812][0]_i_3/O[0]
                         net (fo=875, routed)        15.943    22.111    tile_mem/write_address[8]
    SLICE_X33Y55         LUT3 (Prop_lut3_I1_O)        0.299    22.410 f  tile_mem/tile_data[1922][0]_i_3/O
                         net (fo=179, routed)        11.794    34.204    tile_mem/tile_data[1922][0]_i_3_n_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I5_O)        0.124    34.328 r  tile_mem/tile_data[3464][0]_i_1/O
                         net (fo=1, routed)           0.519    34.848    tile_mem/tile_data6928_out
    SLICE_X53Y148        FDCE                                         r  tile_mem/tile_data_reg[3464][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[4]
                            (input port)
  Destination:            tile_mem/tile_data_reg[1233][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.574ns  (logic 2.244ns (6.490%)  route 32.330ns (93.510%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  tm_wt_x_in[4] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[4]
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  tm_wt_x_in_IBUF[4]_inst/O
                         net (fo=2, routed)           3.605     5.055    tile_mem/tm_wt_x_in_IBUF[4]
    SLICE_X15Y123        LUT2 (Prop_lut2_I1_O)        0.124     5.179 r  tile_mem/tile_data[3102][0]_i_10/O
                         net (fo=1, routed)           0.000     5.179    tile_mem/tile_data[3102][0]_i_10_n_0
    SLICE_X15Y123        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.426 r  tile_mem/tile_data_reg[3102][0]_i_4/O[0]
                         net (fo=3622, routed)       18.726    24.152    tile_mem/write_address[4]
    SLICE_X47Y69         LUT3 (Prop_lut3_I1_O)        0.299    24.451 f  tile_mem/tile_data[2833][0]_i_2/O
                         net (fo=57, routed)          9.600    34.051    tile_mem/tile_data[2833][0]_i_2_n_0
    SLICE_X12Y148        LUT6 (Prop_lut6_I3_O)        0.124    34.175 r  tile_mem/tile_data[1233][0]_i_1/O
                         net (fo=1, routed)           0.399    34.574    tile_mem/tile_data2466_out
    SLICE_X12Y148        FDCE                                         r  tile_mem/tile_data_reg[1233][0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tm_wt_x_in[1]
                            (input port)
  Destination:            tile_mem/tile_data_reg[4021][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.745ns  (logic 0.277ns (37.189%)  route 0.468ns (62.811%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  tm_wt_x_in[1] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  tm_wt_x_in_IBUF[1]_inst/O
                         net (fo=429, routed)         0.409     0.638    tile_mem/tm_wt_x_in_IBUF[1]
    SLICE_X62Y92         LUT5 (Prop_lut5_I1_O)        0.048     0.686 r  tile_mem/tile_data[4021][0]_i_1/O
                         net (fo=1, routed)           0.059     0.745    tile_mem/tile_data[4021][0]_i_1_n_0
    SLICE_X62Y92         FDCE                                         r  tile_mem/tile_data_reg[4021][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[3]
                            (input port)
  Destination:            tile_mem/tile_data_reg[3112][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.248ns (29.976%)  route 0.580ns (70.024%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  tm_wt_x_in[3] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  tm_wt_x_in_IBUF[3]_inst/O
                         net (fo=3622, routed)        0.450     0.653    tile_mem/tm_wt_x_in_IBUF[3]
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.045     0.698 r  tile_mem/tile_data[3112][0]_i_1/O
                         net (fo=1, routed)           0.130     0.829    tile_mem/tile_data[3112][0]_i_1_n_0
    SLICE_X58Y97         FDCE                                         r  tile_mem/tile_data_reg[3112][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[2]
                            (input port)
  Destination:            tile_mem/tile_data_reg[3901][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.830ns  (logic 0.266ns (32.098%)  route 0.564ns (67.902%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  tm_wt_x_in[2] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[2]
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  tm_wt_x_in_IBUF[2]_inst/O
                         net (fo=429, routed)         0.396     0.617    tile_mem/tm_wt_x_in_IBUF[2]
    SLICE_X61Y95         LUT5 (Prop_lut5_I1_O)        0.045     0.662 r  tile_mem/tile_data[3901][0]_i_1/O
                         net (fo=1, routed)           0.168     0.830    tile_mem/tile_data7802_out
    SLICE_X63Y95         FDCE                                         r  tile_mem/tile_data_reg[3901][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[3]
                            (input port)
  Destination:            tile_mem/tile_data_reg[3630][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.836ns  (logic 0.248ns (29.700%)  route 0.588ns (70.300%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  tm_wt_x_in[3] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  tm_wt_x_in_IBUF[3]_inst/O
                         net (fo=3622, routed)        0.472     0.675    tile_mem/tm_wt_x_in_IBUF[3]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.045     0.720 r  tile_mem/tile_data[3630][0]_i_1/O
                         net (fo=1, routed)           0.116     0.836    tile_mem/tile_data[3630][0]_i_1_n_0
    SLICE_X63Y96         FDCE                                         r  tile_mem/tile_data_reg[3630][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[1]
                            (input port)
  Destination:            tile_mem/tile_data_reg[4017][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.840ns  (logic 0.274ns (32.634%)  route 0.566ns (67.366%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  tm_wt_x_in[1] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  tm_wt_x_in_IBUF[1]_inst/O
                         net (fo=429, routed)         0.409     0.638    tile_mem/tm_wt_x_in_IBUF[1]
    SLICE_X62Y92         LUT5 (Prop_lut5_I3_O)        0.045     0.683 r  tile_mem/tile_data[4017][0]_i_1/O
                         net (fo=1, routed)           0.157     0.840    tile_mem/tile_data8034_out
    SLICE_X65Y93         FDCE                                         r  tile_mem/tile_data_reg[4017][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[3]
                            (input port)
  Destination:            tile_mem/tile_data_reg[3640][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.880ns  (logic 0.248ns (28.233%)  route 0.631ns (71.767%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  tm_wt_x_in[3] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  tm_wt_x_in_IBUF[3]_inst/O
                         net (fo=3622, routed)        0.449     0.652    tile_mem/tm_wt_x_in_IBUF[3]
    SLICE_X58Y97         LUT5 (Prop_lut5_I3_O)        0.045     0.697 r  tile_mem/tile_data[3640][0]_i_1/O
                         net (fo=1, routed)           0.182     0.880    tile_mem/tile_data[3640][0]_i_1_n_0
    SLICE_X60Y97         FDCE                                         r  tile_mem/tile_data_reg[3640][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[3]
                            (input port)
  Destination:            tile_mem/tile_data_reg[3114][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.883ns  (logic 0.248ns (28.115%)  route 0.635ns (71.885%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  tm_wt_x_in[3] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  tm_wt_x_in_IBUF[3]_inst/O
                         net (fo=3622, routed)        0.466     0.669    tile_mem/tm_wt_x_in_IBUF[3]
    SLICE_X59Y97         LUT6 (Prop_lut6_I2_O)        0.045     0.714 r  tile_mem/tile_data[3114][0]_i_1/O
                         net (fo=1, routed)           0.169     0.883    tile_mem/tile_data6228_out
    SLICE_X59Y97         FDCE                                         r  tile_mem/tile_data_reg[3114][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[3]
                            (input port)
  Destination:            tile_mem/tile_data_reg[3792][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.892ns  (logic 0.245ns (27.501%)  route 0.647ns (72.499%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 f  tm_wt_x_in[3] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 f  tm_wt_x_in_IBUF[3]_inst/O
                         net (fo=3622, routed)        0.473     0.677    tile_mem/tm_wt_x_in_IBUF[3]
    SLICE_X61Y98         LUT5 (Prop_lut5_I2_O)        0.042     0.719 r  tile_mem/tile_data[3792][0]_i_1/O
                         net (fo=1, routed)           0.174     0.892    tile_mem/tile_data[3792][0]_i_1_n_0
    SLICE_X61Y98         FDCE                                         r  tile_mem/tile_data_reg[3792][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[3]
                            (input port)
  Destination:            tile_mem/tile_data_reg[3784][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.893ns  (logic 0.248ns (27.803%)  route 0.645ns (72.197%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  tm_wt_x_in[3] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  tm_wt_x_in_IBUF[3]_inst/O
                         net (fo=3622, routed)        0.473     0.677    tile_mem/tm_wt_x_in_IBUF[3]
    SLICE_X61Y98         LUT5 (Prop_lut5_I2_O)        0.045     0.722 r  tile_mem/tile_data[3784][0]_i_1/O
                         net (fo=1, routed)           0.172     0.893    tile_mem/tile_data[3784][0]_i_1_n_0
    SLICE_X63Y99         FDCE                                         r  tile_mem/tile_data_reg[3784][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[3]
                            (input port)
  Destination:            tile_mem/tile_data_reg[3782][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.900ns  (logic 0.248ns (27.594%)  route 0.652ns (72.406%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 f  tm_wt_x_in[3] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 f  tm_wt_x_in_IBUF[3]_inst/O
                         net (fo=3622, routed)        0.551     0.754    tile_mem/tm_wt_x_in_IBUF[3]
    SLICE_X59Y96         LUT5 (Prop_lut5_I3_O)        0.045     0.799 r  tile_mem/tile_data[3782][0]_i_1/O
                         net (fo=1, routed)           0.101     0.900    tile_mem/tile_data[3782][0]_i_1_n_0
    SLICE_X60Y96         FDCE                                         r  tile_mem/tile_data_reg[3782][0]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.971ns  (logic 4.571ns (35.245%)  route 8.399ns (64.755%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.726     5.247    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X25Y130        FDCE                                         r  vga_c/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y130        FDCE (Prop_fdce_C_Q)         0.419     5.666 f  vga_c/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.847     6.513    vga_c/t_x[6]
    SLICE_X24Y130        LUT3 (Prop_lut3_I2_O)        0.324     6.837 r  vga_c/rgb_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.436     7.273    vga_c/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X24Y130        LUT5 (Prop_lut5_I3_O)        0.326     7.599 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=12, routed)          7.116    14.715    rgb_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    18.218 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.218    rgb[3]
    N19                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.823ns  (logic 4.564ns (35.596%)  route 8.258ns (64.404%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.726     5.247    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X25Y130        FDCE                                         r  vga_c/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y130        FDCE (Prop_fdce_C_Q)         0.419     5.666 f  vga_c/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.847     6.513    vga_c/t_x[6]
    SLICE_X24Y130        LUT3 (Prop_lut3_I2_O)        0.324     6.837 r  vga_c/rgb_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.436     7.273    vga_c/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X24Y130        LUT5 (Prop_lut5_I3_O)        0.326     7.599 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=12, routed)          6.975    14.575    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    18.070 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    18.070    rgb[8]
    N18                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.695ns  (logic 4.588ns (36.138%)  route 8.108ns (63.862%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.726     5.247    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X25Y130        FDCE                                         r  vga_c/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y130        FDCE (Prop_fdce_C_Q)         0.419     5.666 f  vga_c/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.847     6.513    vga_c/t_x[6]
    SLICE_X24Y130        LUT3 (Prop_lut3_I2_O)        0.324     6.837 r  vga_c/rgb_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.436     7.273    vga_c/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X24Y130        LUT5 (Prop_lut5_I3_O)        0.326     7.599 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=12, routed)          6.824    14.424    rgb_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    17.943 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.943    rgb[10]
    K18                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.529ns  (logic 4.572ns (36.494%)  route 7.957ns (63.506%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.726     5.247    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X25Y130        FDCE                                         r  vga_c/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y130        FDCE (Prop_fdce_C_Q)         0.419     5.666 f  vga_c/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.847     6.513    vga_c/t_x[6]
    SLICE_X24Y130        LUT3 (Prop_lut3_I2_O)        0.324     6.837 r  vga_c/rgb_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.436     7.273    vga_c/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X24Y130        LUT5 (Prop_lut5_I3_O)        0.326     7.599 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=12, routed)          6.674    14.273    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    17.776 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.776    rgb[9]
    L18                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.400ns  (logic 4.594ns (37.047%)  route 7.806ns (62.953%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.726     5.247    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X25Y130        FDCE                                         r  vga_c/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y130        FDCE (Prop_fdce_C_Q)         0.419     5.666 f  vga_c/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.847     6.513    vga_c/t_x[6]
    SLICE_X24Y130        LUT3 (Prop_lut3_I2_O)        0.324     6.837 r  vga_c/rgb_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.436     7.273    vga_c/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X24Y130        LUT5 (Prop_lut5_I3_O)        0.326     7.599 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=12, routed)          6.523    14.122    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    17.647 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    17.647    rgb[11]
    J18                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.245ns  (logic 4.590ns (37.483%)  route 7.655ns (62.517%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.726     5.247    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X25Y130        FDCE                                         r  vga_c/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y130        FDCE (Prop_fdce_C_Q)         0.419     5.666 f  vga_c/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.847     6.513    vga_c/t_x[6]
    SLICE_X24Y130        LUT3 (Prop_lut3_I2_O)        0.324     6.837 r  vga_c/rgb_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.436     7.273    vga_c/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X24Y130        LUT5 (Prop_lut5_I3_O)        0.326     7.599 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=12, routed)          6.372    13.972    rgb_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    17.492 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.492    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.097ns  (logic 4.593ns (37.966%)  route 7.504ns (62.034%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.726     5.247    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X25Y130        FDCE                                         r  vga_c/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y130        FDCE (Prop_fdce_C_Q)         0.419     5.666 f  vga_c/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.847     6.513    vga_c/t_x[6]
    SLICE_X24Y130        LUT3 (Prop_lut3_I2_O)        0.324     6.837 r  vga_c/rgb_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.436     7.273    vga_c/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X24Y130        LUT5 (Prop_lut5_I3_O)        0.326     7.599 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=12, routed)          6.221    13.821    rgb_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    17.345 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.345    rgb[2]
    J19                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.951ns  (logic 4.598ns (38.473%)  route 7.353ns (61.527%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.726     5.247    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X25Y130        FDCE                                         r  vga_c/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y130        FDCE (Prop_fdce_C_Q)         0.419     5.666 f  vga_c/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.847     6.513    vga_c/t_x[6]
    SLICE_X24Y130        LUT3 (Prop_lut3_I2_O)        0.324     6.837 r  vga_c/rgb_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.436     7.273    vga_c/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X24Y130        LUT5 (Prop_lut5_I3_O)        0.326     7.599 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=12, routed)          6.070    13.670    rgb_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    17.199 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.199    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.777ns  (logic 4.574ns (38.842%)  route 7.203ns (61.158%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.726     5.247    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X25Y130        FDCE                                         r  vga_c/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y130        FDCE (Prop_fdce_C_Q)         0.419     5.666 f  vga_c/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.847     6.513    vga_c/t_x[6]
    SLICE_X24Y130        LUT3 (Prop_lut3_I2_O)        0.324     6.837 r  vga_c/rgb_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.436     7.273    vga_c/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X24Y130        LUT5 (Prop_lut5_I3_O)        0.326     7.599 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=12, routed)          5.919    13.519    rgb_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    17.024 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.024    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.645ns  (logic 4.593ns (39.441%)  route 7.052ns (60.559%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.726     5.247    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X25Y130        FDCE                                         r  vga_c/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y130        FDCE (Prop_fdce_C_Q)         0.419     5.666 f  vga_c/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.847     6.513    vga_c/t_x[6]
    SLICE_X24Y130        LUT3 (Prop_lut3_I2_O)        0.324     6.837 r  vga_c/rgb_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.436     7.273    vga_c/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X24Y130        LUT5 (Prop_lut5_I3_O)        0.326     7.599 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=12, routed)          5.769    13.368    rgb_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    16.892 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.892    rgb[0]
    G19                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.987%)  route 0.146ns (44.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.636     1.520    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X21Y129        FDCE                                         r  vga_c/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  vga_c/v_count_reg_reg[8]/Q
                         net (fo=12, routed)          0.146     1.807    vga_c/t_y[5]
    SLICE_X20Y129        LUT6 (Prop_lut6_I5_O)        0.045     1.852 r  vga_c/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.852    vga_c/v_count_next[9]_i_2_n_0
    SLICE_X20Y129        FDCE                                         r  vga_c/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[3]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.227ns (63.377%)  route 0.131ns (36.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.634     1.518    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X27Y128        FDCE                                         r  vga_c/h_count_reg_reg[3]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y128        FDCE (Prop_fdce_C_Q)         0.128     1.646 r  vga_c/h_count_reg_reg[3]_rep__8/Q
                         net (fo=7, routed)           0.131     1.777    vga_c/h_count_reg_reg[3]_rep__8_0
    SLICE_X25Y128        LUT6 (Prop_lut6_I4_O)        0.099     1.876 r  vga_c/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.876    vga_c/h_count_next_0[6]
    SLICE_X25Y128        FDCE                                         r  vga_c/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.036%)  route 0.171ns (47.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.636     1.520    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X25Y130        FDCE                                         r  vga_c/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y130        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  vga_c/h_count_reg_reg[7]/Q
                         net (fo=11, routed)          0.171     1.832    vga_c/t_x[4]
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.045     1.877 r  vga_c/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.877    vga_c/h_count_next_0[5]
    SLICE_X24Y129        FDCE                                         r  vga_c/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.458%)  route 0.175ns (48.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.636     1.520    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X19Y128        FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y128        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  vga_c/v_count_reg_reg[5]/Q
                         net (fo=14, routed)          0.175     1.836    vga_c/t_y[2]
    SLICE_X20Y128        LUT6 (Prop_lut6_I0_O)        0.045     1.881 r  vga_c/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.881    vga_c/v_count_next[5]_i_1_n_0
    SLICE_X20Y128        FDCE                                         r  vga_c/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.700%)  route 0.181ns (49.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.634     1.518    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X27Y128        FDCE                                         r  vga_c/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y128        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  vga_c/h_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.181     1.839    vga_c/Q[0]
    SLICE_X24Y129        LUT3 (Prop_lut3_I2_O)        0.045     1.884 r  vga_c/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.884    vga_c/h_count_next_0[2]
    SLICE_X24Y129        FDCE                                         r  vga_c/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.187ns (48.270%)  route 0.200ns (51.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.634     1.518    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X27Y128        FDCE                                         r  vga_c/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y128        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  vga_c/h_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.200     1.859    vga_c/Q[1]
    SLICE_X25Y128        LUT2 (Prop_lut2_I0_O)        0.046     1.905 r  vga_c/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.905    vga_c/h_count_next_0[1]
    SLICE_X25Y128        FDCE                                         r  vga_c/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.226ns (58.068%)  route 0.163ns (41.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.636     1.520    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X21Y129        FDCE                                         r  vga_c/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDCE (Prop_fdce_C_Q)         0.128     1.648 r  vga_c/v_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.163     1.811    vga_c/t_y[6]
    SLICE_X20Y128        LUT6 (Prop_lut6_I4_O)        0.098     1.909 r  vga_c/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.909    vga_c/v_count_next[2]_i_1_n_0
    SLICE_X20Y128        FDCE                                         r  vga_c/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.231ns (59.150%)  route 0.160ns (40.850%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.637     1.521    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X20Y130        FDCE                                         r  vga_c/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y130        FDCE (Prop_fdce_C_Q)         0.141     1.662 r  vga_c/v_count_reg_reg[1]/Q
                         net (fo=13, routed)          0.108     1.770    vga_c/y[1]
    SLICE_X21Y130        LUT6 (Prop_lut6_I2_O)        0.045     1.815 r  vga_c/v_count_next[0]_i_2/O
                         net (fo=1, routed)           0.051     1.866    vga_c/v_count_next[0]_i_2_n_0
    SLICE_X21Y130        LUT6 (Prop_lut6_I3_O)        0.045     1.911 r  vga_c/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.911    vga_c/v_count_next[0]_i_1_n_0
    SLICE_X21Y130        FDCE                                         r  vga_c/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.186ns (47.430%)  route 0.206ns (52.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.636     1.520    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X21Y129        FDCE                                         r  vga_c/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y129        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  vga_c/v_count_reg_reg[7]/Q
                         net (fo=13, routed)          0.206     1.867    vga_c/t_y[4]
    SLICE_X20Y129        LUT6 (Prop_lut6_I1_O)        0.045     1.912 r  vga_c/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.912    vga_c/v_count_next[3]_i_1_n_0
    SLICE_X20Y129        FDCE                                         r  vga_c/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.186ns (46.149%)  route 0.217ns (53.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.636     1.520    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X19Y128        FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y128        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  vga_c/v_count_reg_reg[5]/Q
                         net (fo=14, routed)          0.217     1.878    vga_c/t_y[2]
    SLICE_X20Y129        LUT6 (Prop_lut6_I5_O)        0.045     1.923 r  vga_c/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.923    vga_c/v_count_next[6]_i_1_n_0
    SLICE_X20Y129        FDCE                                         r  vga_c/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_reg_reg[3]_rep__5/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.082ns  (logic 1.441ns (5.985%)  route 22.641ns (94.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4878, routed)       22.641    24.082    vga_c/reset_IBUF
    SLICE_X35Y129        FDCE                                         f  vga_c/h_count_reg_reg[3]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.597     4.938    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X35Y129        FDCE                                         r  vga_c/h_count_reg_reg[3]_rep__5/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_reg_reg[4]_rep__11/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.082ns  (logic 1.441ns (5.985%)  route 22.641ns (94.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4878, routed)       22.641    24.082    vga_c/reset_IBUF
    SLICE_X35Y129        FDCE                                         f  vga_c/h_count_reg_reg[4]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.597     4.938    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X35Y129        FDCE                                         r  vga_c/h_count_reg_reg[4]_rep__11/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_reg_reg[4]_rep__13/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.082ns  (logic 1.441ns (5.985%)  route 22.641ns (94.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4878, routed)       22.641    24.082    vga_c/reset_IBUF
    SLICE_X35Y129        FDCE                                         f  vga_c/h_count_reg_reg[4]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.597     4.938    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X35Y129        FDCE                                         r  vga_c/h_count_reg_reg[4]_rep__13/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_reg_reg[4]_rep__9/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.082ns  (logic 1.441ns (5.985%)  route 22.641ns (94.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4878, routed)       22.641    24.082    vga_c/reset_IBUF
    SLICE_X35Y129        FDCE                                         f  vga_c/h_count_reg_reg[4]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.597     4.938    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X35Y129        FDCE                                         r  vga_c/h_count_reg_reg[4]_rep__9/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_reg_reg[5]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.082ns  (logic 1.441ns (5.985%)  route 22.641ns (94.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4878, routed)       22.641    24.082    vga_c/reset_IBUF
    SLICE_X35Y129        FDCE                                         f  vga_c/h_count_reg_reg[5]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.597     4.938    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X35Y129        FDCE                                         r  vga_c/h_count_reg_reg[5]_rep/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_reg_reg[5]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.082ns  (logic 1.441ns (5.985%)  route 22.641ns (94.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4878, routed)       22.641    24.082    vga_c/reset_IBUF
    SLICE_X35Y129        FDCE                                         f  vga_c/h_count_reg_reg[5]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.597     4.938    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X35Y129        FDCE                                         r  vga_c/h_count_reg_reg[5]_rep__0/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_reg_reg[5]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        24.082ns  (logic 1.441ns (5.985%)  route 22.641ns (94.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4878, routed)       22.641    24.082    vga_c/reset_IBUF
    SLICE_X35Y129        FDCE                                         f  vga_c/h_count_reg_reg[5]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.597     4.938    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X35Y129        FDCE                                         r  vga_c/h_count_reg_reg[5]_rep__1/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_reg_reg[3]_rep__6/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.841ns  (logic 1.441ns (6.599%)  route 20.400ns (93.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4878, routed)       20.400    21.841    vga_c/reset_IBUF
    SLICE_X41Y118        FDCE                                         f  vga_c/h_count_reg_reg[3]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.599     4.940    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X41Y118        FDCE                                         r  vga_c/h_count_reg_reg[3]_rep__6/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_reg_reg[4]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.841ns  (logic 1.441ns (6.599%)  route 20.400ns (93.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4878, routed)       20.400    21.841    vga_c/reset_IBUF
    SLICE_X41Y118        FDCE                                         f  vga_c/h_count_reg_reg[4]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.599     4.940    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X41Y118        FDCE                                         r  vga_c/h_count_reg_reg[4]_rep__1/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_reg_reg[4]_rep__2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.841ns  (logic 1.441ns (6.599%)  route 20.400ns (93.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4878, routed)       20.400    21.841    vga_c/reset_IBUF
    SLICE_X41Y118        FDCE                                         f  vga_c/h_count_reg_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.599     4.940    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X41Y118        FDCE                                         r  vga_c/h_count_reg_reg[4]_rep__2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_c/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/h_count_reg_reg[3]_rep__8/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y128        FDCE                         0.000     0.000 r  vga_c/h_count_next_reg[3]/C
    SLICE_X25Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_c/h_count_next_reg[3]/Q
                         net (fo=11, routed)          0.113     0.254    vga_c/h_count_next[3]
    SLICE_X27Y128        FDCE                                         r  vga_c/h_count_reg_reg[3]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.906     2.034    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X27Y128        FDCE                                         r  vga_c/h_count_reg_reg[3]_rep__8/C

Slack:                    inf
  Source:                 vga_c/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y129        FDCE                         0.000     0.000 r  vga_c/v_count_next_reg[6]/C
    SLICE_X20Y129        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_c/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.118     0.259    vga_c/v_count_next[6]
    SLICE_X21Y129        FDCE                                         r  vga_c/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.908     2.036    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X21Y129        FDCE                                         r  vga_c/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_c/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.210%)  route 0.119ns (45.790%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y128        FDCE                         0.000     0.000 r  vga_c/v_count_next_reg[5]/C
    SLICE_X20Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_c/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.119     0.260    vga_c/v_count_next[5]
    SLICE_X19Y128        FDCE                                         r  vga_c/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.907     2.035    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X19Y128        FDCE                                         r  vga_c/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_c/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.194%)  route 0.124ns (46.806%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y128        FDCE                         0.000     0.000 r  vga_c/h_count_next_reg[3]/C
    SLICE_X25Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_c/h_count_next_reg[3]/Q
                         net (fo=11, routed)          0.124     0.265    vga_c/h_count_next[3]
    SLICE_X27Y128        FDCE                                         r  vga_c/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.906     2.034    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X27Y128        FDCE                                         r  vga_c/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_c/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.664%)  route 0.137ns (49.336%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y128        FDCE                         0.000     0.000 r  vga_c/v_count_next_reg[7]/C
    SLICE_X21Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_c/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.137     0.278    vga_c/v_count_next[7]
    SLICE_X21Y129        FDCE                                         r  vga_c/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.908     2.036    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X21Y129        FDCE                                         r  vga_c/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_c/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.400%)  route 0.154ns (54.600%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y128        FDCE                         0.000     0.000 r  vga_c/h_count_next_reg[1]/C
    SLICE_X25Y128        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_c/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.154     0.282    vga_c/h_count_next[1]
    SLICE_X27Y128        FDCE                                         r  vga_c/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.906     2.034    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X27Y128        FDCE                                         r  vga_c/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_c/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.445%)  route 0.150ns (51.555%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y128        FDCE                         0.000     0.000 r  vga_c/h_count_next_reg[0]/C
    SLICE_X25Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_c/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.150     0.291    vga_c/h_count_next[0]
    SLICE_X27Y128        FDCE                                         r  vga_c/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.906     2.034    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X27Y128        FDCE                                         r  vga_c/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_c/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.587%)  route 0.173ns (57.413%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y128        FDCE                         0.000     0.000 r  vga_c/v_count_next_reg[4]/C
    SLICE_X20Y128        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_c/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.173     0.301    vga_c/v_count_next[4]
    SLICE_X19Y128        FDCE                                         r  vga_c/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.907     2.035    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X19Y128        FDCE                                         r  vga_c/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga_c/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y128        FDCE                         0.000     0.000 r  vga_c/h_count_next_reg[6]/C
    SLICE_X25Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_c/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.161     0.302    vga_c/h_count_next[6]
    SLICE_X27Y128        FDCE                                         r  vga_c/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.906     2.034    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X27Y128        FDCE                                         r  vga_c/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_c/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y129        FDCE                         0.000     0.000 r  vga_c/h_count_next_reg[7]/C
    SLICE_X25Y129        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_c/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.164     0.305    vga_c/h_count_next[7]
    SLICE_X25Y130        FDCE                                         r  vga_c/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.908     2.036    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X25Y130        FDCE                                         r  vga_c/h_count_reg_reg[7]/C





