\hypertarget{sdramc_8h}{}\section{bsps/arm/atsam/include/libchip/include/sdramc.h File Reference}
\label{sdramc_8h}\index{bsps/arm/atsam/include/libchip/include/sdramc.h@{bsps/arm/atsam/include/libchip/include/sdramc.h}}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct__SSdramc__config}{\+\_\+\+S\+Sdramc\+\_\+config}}
\item 
struct \mbox{\hyperlink{struct__SSdramc__Memory}{\+\_\+\+S\+Sdramc\+\_\+\+Memory}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{sdramc_8h_a53e1027da4b9883e95f8c5332c776349}{E\+B\+I\+\_\+\+S\+D\+R\+A\+M\+C\+\_\+\+A\+D\+DR}}~(0x70000000u)
\item 
\#define \mbox{\hyperlink{sdramc_8h_a3f2fa506fc0946921d435d72c2c61ef2}{B\+O\+A\+R\+D\+\_\+\+S\+D\+R\+A\+M\+\_\+\+B\+U\+S\+W\+I\+D\+TH}}~16
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{sdramc_8h_a3b70ac8a628fd2110a45bea715fb040f}\label{sdramc_8h_a3b70ac8a628fd2110a45bea715fb040f}} 
typedef struct \mbox{\hyperlink{struct__SSdramc__config}{\+\_\+\+S\+Sdramc\+\_\+config}} {\bfseries S\+Sdramc\+\_\+config}
\item 
\mbox{\Hypertarget{sdramc_8h_a5dfd1d79f9109756fcd9cacfd2087775}\label{sdramc_8h_a5dfd1d79f9109756fcd9cacfd2087775}} 
typedef struct \mbox{\hyperlink{struct__SSdramc__Memory}{\+\_\+\+S\+Sdramc\+\_\+\+Memory}} {\bfseries S\+Sdramc\+\_\+\+Memory}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{sdramc_8h_acba42d34b53227828bbecdd7c642e00a}{S\+D\+R\+A\+M\+C\+\_\+\+Configure}} (\mbox{\hyperlink{struct__SSdramc__Memory}{S\+Sdramc\+\_\+\+Memory}} $\ast$p\+Memory, uint32\+\_\+t dw\+Clock\+Frequency)
\begin{DoxyCompactList}\small\item\em Configure and initialize the S\+D\+R\+AM controller. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Definitions and function prototype for S\+D\+R\+A\+MC. 

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{sdramc_8h_a3f2fa506fc0946921d435d72c2c61ef2}\label{sdramc_8h_a3f2fa506fc0946921d435d72c2c61ef2}} 
\index{sdramc.h@{sdramc.h}!BOARD\_SDRAM\_BUSWIDTH@{BOARD\_SDRAM\_BUSWIDTH}}
\index{BOARD\_SDRAM\_BUSWIDTH@{BOARD\_SDRAM\_BUSWIDTH}!sdramc.h@{sdramc.h}}
\subsubsection{\texorpdfstring{BOARD\_SDRAM\_BUSWIDTH}{BOARD\_SDRAM\_BUSWIDTH}}
{\footnotesize\ttfamily \#define B\+O\+A\+R\+D\+\_\+\+S\+D\+R\+A\+M\+\_\+\+B\+U\+S\+W\+I\+D\+TH~16}

S\+D\+R\+AM bus width \mbox{\Hypertarget{sdramc_8h_a53e1027da4b9883e95f8c5332c776349}\label{sdramc_8h_a53e1027da4b9883e95f8c5332c776349}} 
\index{sdramc.h@{sdramc.h}!EBI\_SDRAMC\_ADDR@{EBI\_SDRAMC\_ADDR}}
\index{EBI\_SDRAMC\_ADDR@{EBI\_SDRAMC\_ADDR}!sdramc.h@{sdramc.h}}
\subsubsection{\texorpdfstring{EBI\_SDRAMC\_ADDR}{EBI\_SDRAMC\_ADDR}}
{\footnotesize\ttfamily \#define E\+B\+I\+\_\+\+S\+D\+R\+A\+M\+C\+\_\+\+A\+D\+DR~(0x70000000u)}

S\+D\+R\+A\+MC Configuration 

\subsection{Function Documentation}
\mbox{\Hypertarget{sdramc_8h_acba42d34b53227828bbecdd7c642e00a}\label{sdramc_8h_acba42d34b53227828bbecdd7c642e00a}} 
\index{sdramc.h@{sdramc.h}!SDRAMC\_Configure@{SDRAMC\_Configure}}
\index{SDRAMC\_Configure@{SDRAMC\_Configure}!sdramc.h@{sdramc.h}}
\subsubsection{\texorpdfstring{SDRAMC\_Configure()}{SDRAMC\_Configure()}}
{\footnotesize\ttfamily void S\+D\+R\+A\+M\+C\+\_\+\+Configure (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct__SSdramc__Memory}{S\+Sdramc\+\_\+\+Memory}} $\ast$}]{p\+Memory,  }\item[{uint32\+\_\+t}]{dw\+Clock\+Frequency }\end{DoxyParamCaption})}



Configure and initialize the S\+D\+R\+AM controller. 


\begin{DoxyParams}{Parameters}
{\em p\+Memory} & Pointer to the sdram structure. \\
\hline
{\em dw\+Clock\+Frequency} & S\+D\+R\+AM clock frequency. \\
\hline
\end{DoxyParams}
