
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.61

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter_reg[6]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
     3    6.95    0.01    0.09    0.09 v counter_reg[6]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net15 (net)
                  0.01    0.00    0.09 v _091_/A (XNOR2_X1)
     1    1.94    0.01    0.03    0.12 ^ _091_/ZN (XNOR2_X1)
                                         _039_ (net)
                  0.01    0.00    0.12 ^ _092_/B1 (AOI21_X1)
     1    1.33    0.01    0.01    0.13 v _092_/ZN (AOI21_X1)
                                         _007_ (net)
                  0.01    0.00    0.13 v counter_reg[6]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.13   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.13   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: load (input port clocked by core_clock)
Endpoint: counter_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    2.43    0.00    0.00    0.20 v load (in)
                                         load (net)
                  0.00    0.00    0.20 v _057_/A (BUF_X2)
     6   10.85    0.01    0.03    0.23 v _057_/Z (BUF_X2)
                                         _011_ (net)
                  0.01    0.00    0.23 v _058_/A (INV_X1)
     3    4.94    0.01    0.02    0.25 ^ _058_/ZN (INV_X1)
                                         _012_ (net)
                  0.01    0.00    0.25 ^ _059_/A (CLKBUF_X3)
    10   19.49    0.02    0.05    0.29 ^ _059_/Z (CLKBUF_X3)
                                         _013_ (net)
                  0.02    0.00    0.29 ^ _095_/A1 (NAND3_X1)
     1    1.51    0.01    0.02    0.31 v _095_/ZN (NAND3_X1)
                                         _042_ (net)
                  0.01    0.00    0.31 v _099_/B1 (OAI22_X1)
     1    1.20    0.03    0.04    0.35 ^ _099_/ZN (OAI22_X1)
                                         _008_ (net)
                  0.03    0.00    0.35 ^ counter_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.35   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: load (input port clocked by core_clock)
Endpoint: counter_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    2.43    0.00    0.00    0.20 v load (in)
                                         load (net)
                  0.00    0.00    0.20 v _057_/A (BUF_X2)
     6   10.85    0.01    0.03    0.23 v _057_/Z (BUF_X2)
                                         _011_ (net)
                  0.01    0.00    0.23 v _058_/A (INV_X1)
     3    4.94    0.01    0.02    0.25 ^ _058_/ZN (INV_X1)
                                         _012_ (net)
                  0.01    0.00    0.25 ^ _059_/A (CLKBUF_X3)
    10   19.49    0.02    0.05    0.29 ^ _059_/Z (CLKBUF_X3)
                                         _013_ (net)
                  0.02    0.00    0.29 ^ _095_/A1 (NAND3_X1)
     1    1.51    0.01    0.02    0.31 v _095_/ZN (NAND3_X1)
                                         _042_ (net)
                  0.01    0.00    0.31 v _099_/B1 (OAI22_X1)
     1    1.20    0.03    0.04    0.35 ^ _099_/ZN (OAI22_X1)
                                         _008_ (net)
                  0.03    0.00    0.35 ^ counter_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.35   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.1715717762708664

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8642

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
14.607672691345215

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9117

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[5]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[3]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.12 ^ counter_reg[3]$_SDFFE_PN0P_/Q (DFF_X2)
   0.05    0.17 ^ _084_/ZN (AND3_X1)
   0.04    0.20 v _085_/ZN (NAND4_X1)
   0.06    0.26 v _086_/Z (XOR2_X1)
   0.03    0.29 ^ _087_/ZN (AOI21_X1)
   0.00    0.29 ^ counter_reg[5]$_SDFFE_PN0P_/D (DFF_X1)
           0.29   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ counter_reg[5]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.03    0.97   library setup time
           0.97   data required time
---------------------------------------------------------
           0.97   data required time
          -0.29   data arrival time
---------------------------------------------------------
           0.68   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[6]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 v counter_reg[6]$_SDFFE_PN0P_/Q (DFF_X1)
   0.03    0.12 ^ _091_/ZN (XNOR2_X1)
   0.01    0.13 v _092_/ZN (AOI21_X1)
   0.00    0.13 v counter_reg[6]$_SDFFE_PN0P_/D (DFF_X1)
           0.13   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.13   data arrival time
---------------------------------------------------------
           0.13   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.3499

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.6136

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
175.364390

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.07e-05   6.13e-06   7.69e-07   5.76e-05  64.5%
Combinational          1.83e-05   1.17e-05   1.70e-06   3.17e-05  35.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.90e-05   1.79e-05   2.46e-06   8.93e-05 100.0%
                          77.2%      20.0%       2.8%
