# AXI Dual-Port RAM (SystemVerilog)

This repository demonstrates a simple AXI-style master/slave design using
SystemVerilog interfaces and modports.

## Features
- AXI interface using SystemVerilog `interface` and `modport`
- AXI slave implemented as a dual-port RAM
- AXI master testbench
- INCR burst support
- 4-beat burst length
- 32-bit data width

## Directory Structure
