
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 307.438 ; gain = 97.352
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/Andrea Diecidue/Desktop/polito/Computer Architecture/Projects/moving_characters/moving_characters.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [c:/Users/Andrea Diecidue/Desktop/polito/Computer Architecture/Projects/moving_characters/moving_characters.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:05:02 ; elapsed = 00:05:35 . Memory (MB): peak = 506.621 ; gain = 296.535
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:03 ; elapsed = 00:05:36 . Memory (MB): peak = 506.621 ; gain = 296.535
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.680 . Memory (MB): peak = 674.723 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:05:34 ; elapsed = 00:06:12 . Memory (MB): peak = 674.723 ; gain = 464.637
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:34 ; elapsed = 00:06:12 . Memory (MB): peak = 674.723 ; gain = 464.637
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:34 ; elapsed = 00:06:13 . Memory (MB): peak = 674.723 ; gain = 464.637
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:38 ; elapsed = 00:06:17 . Memory (MB): peak = 674.723 ; gain = 464.637
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:41 ; elapsed = 00:06:20 . Memory (MB): peak = 674.723 ; gain = 464.637
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:10 ; elapsed = 00:06:50 . Memory (MB): peak = 674.723 ; gain = 464.637
Finished Timing Optimization : Time (s): cpu = 00:06:10 ; elapsed = 00:06:50 . Memory (MB): peak = 674.723 ; gain = 464.637
Finished Technology Mapping : Time (s): cpu = 00:06:11 ; elapsed = 00:06:50 . Memory (MB): peak = 674.723 ; gain = 464.637
Finished IO Insertion : Time (s): cpu = 00:06:13 ; elapsed = 00:06:53 . Memory (MB): peak = 674.723 ; gain = 464.637
Finished Renaming Generated Instances : Time (s): cpu = 00:06:13 ; elapsed = 00:06:53 . Memory (MB): peak = 674.723 ; gain = 464.637
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:13 ; elapsed = 00:06:53 . Memory (MB): peak = 674.723 ; gain = 464.637
Finished Renaming Generated Ports : Time (s): cpu = 00:06:13 ; elapsed = 00:06:53 . Memory (MB): peak = 674.723 ; gain = 464.637
Finished Handling Custom Attributes : Time (s): cpu = 00:06:13 ; elapsed = 00:06:53 . Memory (MB): peak = 674.723 ; gain = 464.637
Finished Renaming Generated Nets : Time (s): cpu = 00:06:13 ; elapsed = 00:06:53 . Memory (MB): peak = 674.723 ; gain = 464.637

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |LUT1        |     1|
|2     |LUT2        |     1|
|3     |LUT3        |     3|
|4     |LUT4        |    11|
|5     |LUT5        |    33|
|6     |LUT6        |    45|
|7     |MUXF7       |    27|
|8     |RAMB18E1    |     1|
|9     |RAMB18E1_1  |     1|
|10    |RAMB18E1_2  |     1|
|11    |RAMB36E1    |     1|
|12    |RAMB36E1_1  |     1|
|13    |RAMB36E1_10 |     1|
|14    |RAMB36E1_11 |     1|
|15    |RAMB36E1_12 |     1|
|16    |RAMB36E1_13 |     1|
|17    |RAMB36E1_14 |     1|
|18    |RAMB36E1_15 |     1|
|19    |RAMB36E1_16 |     1|
|20    |RAMB36E1_17 |     1|
|21    |RAMB36E1_18 |     1|
|22    |RAMB36E1_19 |     1|
|23    |RAMB36E1_2  |     1|
|24    |RAMB36E1_20 |     1|
|25    |RAMB36E1_21 |     1|
|26    |RAMB36E1_22 |     1|
|27    |RAMB36E1_23 |     1|
|28    |RAMB36E1_24 |     1|
|29    |RAMB36E1_25 |     1|
|30    |RAMB36E1_26 |     1|
|31    |RAMB36E1_27 |     1|
|32    |RAMB36E1_28 |     1|
|33    |RAMB36E1_3  |     1|
|34    |RAMB36E1_4  |     1|
|35    |RAMB36E1_5  |     1|
|36    |RAMB36E1_6  |     1|
|37    |RAMB36E1_7  |     1|
|38    |RAMB36E1_8  |     1|
|39    |RAMB36E1_9  |     1|
|40    |FDRE        |     5|
+------+------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:06:13 ; elapsed = 00:06:53 . Memory (MB): peak = 674.723 ; gain = 464.637
synth_design: Time (s): cpu = 00:06:11 ; elapsed = 00:06:31 . Memory (MB): peak = 693.582 ; gain = 478.324
