# IC è®¾è®¡å­¦ä¹ ä»£ç åº“

![SystemRDL](https://img.shields.io/badge/SystemRDL-2.0-blue?style=flat-square)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-IEEE_1800-green?style=flat-square)
![UVM](https://img.shields.io/badge/UVM-1.2-orange?style=flat-square)
![Verilog](https://img.shields.io/badge/Verilog-IEEE_1364-lightgrey?style=flat-square)

> æ¸è¿›å¼èŠ¯ç‰‡è®¾è®¡å­¦ä¹ è·¯å¾„ï¼Œæ¶µç›–å¯„å­˜å™¨å»ºæ¨¡ã€RTL è®¾è®¡ä¸éªŒè¯æ–¹æ³•å­¦

æœ¬ä»“åº“æä¾›ä»å…¥é—¨åˆ°è¿›é˜¶çš„ IC è®¾è®¡å­¦ä¹ èµ„æºï¼ŒåŒ…æ‹¬ **SystemRDL å¯„å­˜å™¨å»ºæ¨¡**ã€**SystemVerilog/Verilog è®¾è®¡ä¸éªŒè¯**ã€**UVM éªŒè¯æ–¹æ³•å­¦**ä¸‰å¤§æ¨¡å—ã€‚é€šè¿‡å®æˆ˜æ¡ˆä¾‹å’Œæ¸è¿›å¼ç»ƒä¹ ï¼Œå¸®åŠ©æŒæ¡ç°ä»£èŠ¯ç‰‡è®¾è®¡ä¸éªŒè¯æŠ€æœ¯ã€‚

## ğŸ“‚ ç›®å½•ç»“æ„

```
systemRDL/
â”œâ”€â”€ labs/
â”‚   â”œâ”€â”€ lab0/          # åŸºç¡€å¯„å­˜å™¨å®šä¹‰ä¸å­—æ®µå±æ€§
â”‚   â””â”€â”€ lab1/          # é«˜çº§ç‰¹æ€§ï¼šæšä¸¾ã€æ•°ç»„ã€æ–‡æ¡£ç”Ÿæˆ
â””â”€â”€ projects/
    â”œâ”€â”€ atcspi/        # ATCSPI200 SPI æ§åˆ¶å™¨å¯„å­˜å™¨å®Œæ•´å®šä¹‰
    â””â”€â”€ uart/          # UART å¯„å­˜å™¨åœ°å€æ˜ å°„ä¸ UVM æ¨¡å‹

systemverilog/
â”œâ”€â”€ lab0/              # Verilog åŸºç¡€ï¼šMCDT è®¾è®¡ä¸ç®€å•æµ‹è¯•
â”œâ”€â”€ lab1/              # SystemVerilog è¯­æ³•ï¼šlogic ç±»å‹ä¸å¯é…ç½® task
â”œâ”€â”€ lab2/              # Interface ä¸ Clocking Block
â”œâ”€â”€ lab3/              # OOP éªŒè¯æ¶æ„ï¼šç±»å°è£…ã€çº¦æŸéšæœºã€mailbox
â”œâ”€â”€ lab4/              # å®Œæ•´éªŒè¯ç¯å¢ƒï¼šå‚è€ƒæ¨¡å‹ã€å¯„å­˜å™¨éªŒè¯ã€å¤š package
â””â”€â”€ uvm1/              # UVM å…¥é—¨ï¼šç»„ä»¶å®ä¾‹åŒ–ã€é…ç½®æ•°æ®åº“ã€æµ‹è¯•è¿è¡Œ
```

## ğŸš€ å¿«é€Ÿå¼€å§‹

### SystemRDL å·¥å…·é“¾

ä½¿ç”¨ [PeakRDL](https://peakrdl.readthedocs.io/) ç”Ÿæˆæ–‡æ¡£ã€C å¤´æ–‡ä»¶ã€ UVM å¯„å­˜å™¨æ¨¡å‹å’Œ regblock ï¼š

```bash
# ç”Ÿæˆ HTML æ–‡æ¡£
peakrdl html systemRDL/labs/lab0/test.rdl -o output/html/

# ç”Ÿæˆ C å¤´æ–‡ä»¶
peakrdl c-header systemRDL/projects/uart/uart.rdl -o e902_uart.h

# ç”Ÿæˆ UVM å¯„å­˜å™¨æ¨¡å‹
peakrdl uvm systemRDL/projects/atcspi/atcspi.rdl -o uvm_atcspi_pkg.sv

# ç”Ÿæˆ regblock
peakrdl regblock systemRDL/projects/atcspi/atcspi.rdl -o regblock/ --cpuif apb3-flat
```

### SystemVerilog ä»¿çœŸ

ä½¿ç”¨å¸¸è§ EDA å·¥å…·è¿è¡Œæµ‹è¯•å¹³å°ï¼š

```bash
# lab3 - OOP éªŒè¯ç¯å¢ƒï¼ˆæŒ‡å®šæµ‹è¯•ç”¨ä¾‹ï¼‰
vcs -sverilog systemverilog/lab3/tb3.sv +TESTNAME=chnl_burst_test

# lab4 - å®Œæ•´éªŒè¯ç¯å¢ƒ
vcs -sverilog systemverilog/lab4/tb.sv -full64 +v2k
```

## ğŸ“– å­¦ä¹ è·¯çº¿

| æ¨¡å— | å®éªŒ | æŠ€æœ¯è¦ç‚¹ | é€‚åˆäººç¾¤ |
|------|------|----------|----------|
| **SystemRDL** | lab0 | åŸºç¡€è¯­æ³•ã€å­—æ®µå±æ€§ã€åœ°å€æ˜ å°„ | åˆå­¦è€… |
| | lab1 | æšä¸¾ã€regfile æ•°ç»„ã€Markdown æ–‡æ¡£ | è¿›é˜¶ |
| | projects | çœŸå® IP å¯„å­˜å™¨å®šä¹‰ã€è‡ªåŠ¨åŒ–ç”Ÿæˆ | å®æˆ˜ |
| **SystemVerilog** | lab0 | Verilog åŸºç¡€ã€MCDT è®¾è®¡ | åˆå­¦è€… |
| | lab1 | SV è¯­æ³•ã€logic ç±»å‹ã€å‚æ•°åŒ– task | å…¥é—¨ SV |
| | lab2 | Interfaceã€Clocking Blockã€æ¨¡å—åŒ– | è¿›é˜¶ |
| | lab3 | OOP æ¶æ„ã€çº¦æŸéšæœºã€mailbox é€šä¿¡ | éªŒè¯å·¥ç¨‹å¸ˆ |
| | lab4 | å‚è€ƒæ¨¡å‹ã€å¯„å­˜å™¨éªŒè¯ã€å¤š package | é«˜çº§éªŒè¯ |
| **UVM** | uvm1 | ç»„ä»¶å®ä¾‹åŒ–ã€config_dbã€æµ‹è¯•è¿è¡Œ | UVM å…¥é—¨ |

## ğŸ”— å‚è€ƒèµ„æ–™

- [SystemRDL 2.0 è§„èŒƒ](https://www.accellera.org/downloads/standards/systemrdl) - Accellera å®˜æ–¹æ ‡å‡†æ–‡æ¡£
- [PeakRDL å·¥å…·å¥—ä»¶](https://peakrdl.readthedocs.io/) - å¼€æº SystemRDL ç¼–è¯‘å™¨ä¸ç”Ÿæˆå™¨
- [UVM 1.2 ç”¨æˆ·æŒ‡å—](https://www.accellera.org/downloads/standards/uvm) - é€šç”¨éªŒè¯æ–¹æ³•å­¦æ ‡å‡†
- [SystemVerilog IEEE 1800](https://ieeexplore.ieee.org/document/8299595) - IEEE å®˜æ–¹è¯­è¨€æ ‡å‡†