{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679946078037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679946078039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 15:41:17 2023 " "Processing started: Mon Mar 27 15:41:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679946078039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679946078039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679946078039 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679946078675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectionalbus.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirectionalbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirectionalBus " "Found entity 1: bidirectionalBus" {  } { { "bidirectionalBus.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/bidirectionalBus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registertb.v 1 1 " "Found 1 design units, including 1 entities, in source file registertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registertb " "Found entity 1: Registertb" {  } { { "Registertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Registertb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078782 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "busMUX busMUX.v " "Entity \"busMUX\" obtained from \"busMUX.v\" instead of from Quartus II megafunction library" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1679946078790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 busMUX " "Found entity 1: busMUX" {  } { { "busMUX.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file busencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 busEncoder " "Found entity 1: busEncoder" {  } { { "busEncoder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busencodertb.v 1 1 " "Found 1 design units, including 1 entities, in source file busencodertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 busEncodertb " "Found entity 1: busEncodertb" {  } { { "busEncodertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busEncodertb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmuxtb.v 1 1 " "Found 1 design units, including 1 entities, in source file busmuxtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 busMUXtb " "Found entity 1: busMUXtb" {  } { { "busMUXtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/busMUXtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 3 3 " "Found 3 design units, including 3 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078813 ""} { "Info" "ISGN_ENTITY_NAME" "2 cla_16 " "Found entity 2: cla_16" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078813 ""} { "Info" "ISGN_ENTITY_NAME" "3 cla_4 " "Found entity 3: cla_4" {  } { { "adder.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/adder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log_and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file log_and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 log_and_32bit " "Found entity 1: log_and_32bit" {  } { { "log_and_32bit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/log_and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log_or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file log_or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 log_or_32bit " "Found entity 1: log_or_32bit" {  } { { "log_or_32bit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/log_or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate " "Found entity 1: negate" {  } { { "negate.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/negate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32 " "Found entity 1: not_32" {  } { { "not_32.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/not_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectionalbustb.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirectionalbustb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirectionalBustb " "Found entity 1: bidirectionalBustb" {  } { { "bidirectionalBustb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/bidirectionalBustb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipliertb.v 1 1 " "Found 1 design units, including 1 entities, in source file multipliertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multipliertb " "Found entity 1: multipliertb" {  } { { "multipliertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/multipliertb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.v 1 1 " "Found 1 design units, including 1 entities, in source file division.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/division.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisiontb.v 1 1 " "Found 1 design units, including 1 entities, in source file divisiontb.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisiontb " "Found entity 1: divisiontb" {  } { { "divisiontb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/divisiontb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078893 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(45) " "Verilog HDL information at datapath_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679946078897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078898 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" datapath.v(5) " "Verilog HDL syntax error at datapath.v(5) near text \";\";  expecting \")\"" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1679946078905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IncPC incpc datapath.v(2) " "Verilog HDL Declaration information at datapath.v(2): object \"IncPC\" differs only in case from object \"incpc\" in the same scope" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1679946078907 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapath datapath.v(1) " "Ignored design unit \"datapath\" at datapath.v(1) due to previous errors" {  } { { "datapath.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1679946078907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 0 0 " "Found 0 design units, including 0 entities, in source file datapath.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 2 2 " "Found 2 design units, including 2 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078933 ""} { "Info" "ISGN_ENTITY_NAME" "2 mdrmux2to1 " "Found entity 2: mdrmux2to1" {  } { { "MDR.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDR.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addertb.v 1 1 " "Found 1 design units, including 1 entities, in source file addertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addertb " "Found entity 1: addertb" {  } { { "addertb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/addertb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrtb.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRtb " "Found entity 1: MDRtb" {  } { { "MDRtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/MDRtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUtb " "Found entity 1: ALUtb" {  } { { "ALUtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ALUtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078953 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb2.v(45) " "Verilog HDL information at datapath_tb2.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb2.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb2.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679946078958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb2.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb2 " "Found entity 1: datapath_tb2" {  } { { "datapath_tb2.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078958 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb3.v(45) " "Verilog HDL information at datapath_tb3.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb3.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb3.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679946078964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb3.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb3.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb3 " "Found entity 1: datapath_tb3" {  } { { "datapath_tb3.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078964 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb4.v(45) " "Verilog HDL information at datapath_tb4.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb4.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb4.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679946078970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb4.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb4.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb4 " "Found entity 1: datapath_tb4" {  } { { "datapath_tb4.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078970 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb5.v(45) " "Verilog HDL information at datapath_tb5.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb5.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb5.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679946078976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb5.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb5.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb5 " "Found entity 1: datapath_tb5" {  } { { "datapath_tb5.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078977 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb6.v(45) " "Verilog HDL information at datapath_tb6.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb6.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb6.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679946078984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb6.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb6.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb6 " "Found entity 1: datapath_tb6" {  } { { "datapath_tb6.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb6.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078985 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb7.v(45) " "Verilog HDL information at datapath_tb7.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb7.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb7.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679946078989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb7.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb7.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb7 " "Found entity 1: datapath_tb7" {  } { { "datapath_tb7.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078989 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb8.v(45) " "Verilog HDL information at datapath_tb8.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb8.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb8.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679946078993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb8.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb8.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb8 " "Found entity 1: datapath_tb8" {  } { { "datapath_tb8.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946078994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946078994 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb9.v(45) " "Verilog HDL information at datapath_tb9.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb9.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb9.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679946078999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb9.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb9.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb9 " "Found entity 1: datapath_tb9" {  } { { "datapath_tb9.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb9.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079000 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb10.v(45) " "Verilog HDL information at datapath_tb10.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb10.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb10.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679946079005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb10.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb10.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb10 " "Found entity 1: datapath_tb10" {  } { { "datapath_tb10.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb10.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079006 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb11.v(45) " "Verilog HDL information at datapath_tb11.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb11.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb11.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679946079011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb11.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb11.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb11 " "Found entity 1: datapath_tb11" {  } { { "datapath_tb11.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb11.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079012 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb12.v(45) " "Verilog HDL information at datapath_tb12.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb12.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb12.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679946079019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb12.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb12.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb12 " "Found entity 1: datapath_tb12" {  } { { "datapath_tb12.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb12.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_arithmetic.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_arithmetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_arithmetic " "Found entity 1: shift_right_arithmetic" {  } { { "shift_right_arithmetic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/shift_right_arithmetic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079025 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb13.v(45) " "Verilog HDL information at datapath_tb13.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb13.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb13.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1679946079030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb13.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb13.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb13 " "Found entity 1: datapath_tb13" {  } { { "datapath_tb13.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/datapath_tb13.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencode.v 2 2 " "Found 2 design units, including 2 entities, in source file selectandencode.v" { { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncode " "Found entity 1: selectAndEncode" {  } { { "selectAndEncode.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/selectAndEncode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079038 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder4to16 " "Found entity 2: decoder4to16" {  } { { "selectAndEncode.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/selectAndEncode.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff_logic.v 3 3 " "Found 3 design units, including 3 entities, in source file conff_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 conff_logic " "Found entity 1: conff_logic" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079042 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder2to4 " "Found entity 2: decoder2to4" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079042 ""} { "Info" "ISGN_ENTITY_NAME" "3 ff_register " "Found entity 3: ff_register" {  } { { "conff_logic.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/conff_logic.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mar " "Found entity 1: mar" {  } { { "mar.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/mar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadinstructionstb.v 1 1 " "Found 1 design units, including 1 entities, in source file loadinstructionstb.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadInstructionstb " "Found entity 1: loadInstructionstb" {  } { { "loadInstructionstb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/loadInstructionstb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramtb.v 1 1 " "Found 1 design units, including 1 entities, in source file ramtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramtb " "Found entity 1: ramtb" {  } { { "ramtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/ramtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encodetb.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encodetb.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encodetb " "Found entity 1: select_encodetb" {  } { { "select_encodetb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/select_encodetb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadinstruction2tb.v 1 1 " "Found 1 design units, including 1 entities, in source file loadinstruction2tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadInstruction2tb " "Found entity 1: loadInstruction2tb" {  } { { "loadInstruction2tb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/loadInstruction2tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementpc.v 1 1 " "Found 1 design units, including 1 entities, in source file incrementpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 incrementPC " "Found entity 1: incrementPC" {  } { { "incrementPC.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/incrementPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storeinstructionstb.v 1 1 " "Found 1 design units, including 1 entities, in source file storeinstructionstb.v" { { "Info" "ISGN_ENTITY_NAME" "1 storeInstructionstb " "Found entity 1: storeInstructionstb" {  } { { "storeInstructionstb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/storeInstructionstb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediateaddtb.v 1 1 " "Found 1 design units, including 1 entities, in source file immediateaddtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediateAddtb " "Found entity 1: immediateAddtb" {  } { { "immediateAddtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/immediateAddtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediateandtb.v 1 1 " "Found 1 design units, including 1 entities, in source file immediateandtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediateAndtb " "Found entity 1: immediateAndtb" {  } { { "immediateAndtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/immediateAndtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediateortb.v 1 1 " "Found 1 design units, including 1 entities, in source file immediateortb.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediateOrtb " "Found entity 1: immediateOrtb" {  } { { "immediateOrtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/immediateOrtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchzrtb.v 1 1 " "Found 1 design units, including 1 entities, in source file branchzrtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchzrtb " "Found entity 1: branchzrtb" {  } { { "branchzrtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/branchzrtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchnztb.v 1 1 " "Found 1 design units, including 1 entities, in source file branchnztb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchnztb " "Found entity 1: branchnztb" {  } { { "branchnztb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/branchnztb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchpltb.v 1 1 " "Found 1 design units, including 1 entities, in source file branchpltb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchpltb " "Found entity 1: branchpltb" {  } { { "branchpltb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/branchpltb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchmitb.v 1 1 " "Found 1 design units, including 1 entities, in source file branchmitb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchmitb " "Found entity 1: branchmitb" {  } { { "branchmitb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/branchmitb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jrtb.v 1 1 " "Found 1 design units, including 1 entities, in source file jrtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jrtb " "Found entity 1: jrtb" {  } { { "jrtb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/jrtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jaltb.v 1 1 " "Found 1 design units, including 1 entities, in source file jaltb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jaltb " "Found entity 1: jaltb" {  } { { "jaltb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/jaltb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfhitb.v 1 1 " "Found 1 design units, including 1 entities, in source file mfhitb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mfhitb " "Found entity 1: mfhitb" {  } { { "mfhitb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/mfhitb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mflotb.v 1 1 " "Found 1 design units, including 1 entities, in source file mflotb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mflotb " "Found entity 1: mflotb" {  } { { "mflotb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/mflotb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outporttb.v 1 1 " "Found 1 design units, including 1 entities, in source file outporttb.v" { { "Info" "ISGN_ENTITY_NAME" "1 outporttb " "Found entity 1: outporttb" {  } { { "outporttb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/outporttb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inporttb.v 1 1 " "Found 1 design units, including 1 entities, in source file inporttb.v" { { "Info" "ISGN_ENTITY_NAME" "1 inporttb " "Found entity 1: inporttb" {  } { { "inporttb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/inporttb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unittb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unittb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unittb " "Found entity 1: control_unittb" {  } { { "control_unittb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/control_unittb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_disp " "Found entity 1: seven_seg_disp" {  } { { "seven_seg_disp.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/seven_seg_disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase4tb.v 1 1 " "Found 1 design units, including 1 entities, in source file phase4tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase4tb " "Found entity 1: phase4tb" {  } { { "phase4tb.v" "" { Text "C:/altera/13.0sp1/elec374/system-design/System-Design/phase4tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679946079153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679946079153 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/elec374/system-design/System-Design/output_files/system.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/elec374/system-design/System-Design/output_files/system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1679946079220 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679946079366 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 27 15:41:19 2023 " "Processing ended: Mon Mar 27 15:41:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679946079366 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679946079366 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679946079366 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679946079366 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679946080035 ""}
