#NCHW = affine_map<(d0, d1, d2, d3) -> (d0, d1, d2, d3)>
#NHWC = affine_map<(d0, d1, d2, d3) -> (d0, d2, d3, d1)>
#NWCH = affine_map<(d0, d1, d2, d3) -> (d0, d3, d1, d2)>
#loc0 = loc(unknown)
#loc2 = loc("profiling_result")
module @age_gender attributes {VPU.arch = #VPU.arch_kind<VPUX37XX>, VPU.compilationMode = #VPU.compilation_mode<DefaultHW>} {
  module @UsedMemory {
    IE.MemoryResource 172800 bytes of @DDR loc(#loc0)
  } loc(#loc0)
  module @ReservedMemory {
    module @DmaProfilingReservedMemory {
      IE.MemoryResource 512 bytes of @CMX_NN offset 0 loc(#loc0)
    } loc(#loc0)
  } loc(#loc0)
  VPURT.SW.Runtime entryPoint : @VPU.SW::@runtime stack_configuration : [4096, 4096, 4096, 4096] loc(#loc0)
  module @VPU.SW {
    func.func private @builtin_Convert(memref<*xf32, [@CMX_NN, 0]>, memref<*xf16, [@CMX_NN, 0]>) attributes {VPU.kernel_code = "single_shave_convert.cpp", VPU.kernel_entry = "single_shave_convert"} loc(#loc0)
    func.func private @runtime() attributes {VPU.kernel_code = "nnActEntry"} loc(#loc0)
  } loc(#loc0)
  IE.ExecutorResource 2 of @NCE at 1.300000e+03 MHz {
    builtin.module @UsedMemory {
      IE.MemoryResource 259968 bytes of @CMX_NN loc(#loc0)
    } loc(#loc0)
    IE.MemoryResource 1784217 bytes of @CMX_NN_FragmentationAware loc(#loc0)
    IE.MemoryResource 1982464 bytes of @CMX_NN {VPU.bandwidth = 32 : i64, VPU.derateFactor = 1.000000e+00 : f64} loc(#loc0)
    IE.ExecutorResource 2 of @SHAVE_ACT  loc(#loc0)
    IE.ExecutorResource 1 of @SHAVE_NN  loc(#loc0)
    IE.ExecutorResource 1 of @DPU  loc(#loc0)
  } loc(#loc0)
  IE.ExecutorResource 2 of @DMA_NN  loc(#loc0)
  IE.MemoryResource 2306867200 bytes of @DDR {VPU.bandwidth = 8 : i64, VPU.derateFactor = 6.000000e-01 : f64} loc(#loc0)
  IE.CNNNetwork entryPoint : @main inputsInfo : {
    DataInfo "data" : tensor<1x3x62x62xf32> loc(#loc0)
  } outputsInfo : {
    DataInfo "prob" : tensor<1x48x30x30xf32> loc(#loc0)
  } profilingOutputsInfo : {
    DataInfo "profilingOutput" {
      VPUIP.ProfilingSection type 1 : 128 bytes from 0 loc(#loc0)
      VPUIP.ProfilingSection type 3 : 128 bytes from 128 loc(#loc0)
      VPUIP.ProfilingSection type 4 : 368 bytes from 256 loc(#loc0)
      VPUIP.ProfilingSection type 5 : 64 bytes from 640 loc(#loc0)
    } : tensor<176xui32> loc(#loc1)
  } loc(#loc0)
  func.func @main(%arg0: memref<1x3x62x62xf32, @DDR> loc(unknown), %arg1: memref<1x48x30x30xf32, @DDR> loc(unknown), %arg2: memref<176xui32> loc("profiling_result")) -> (memref<1x48x30x30xf32, @DDR>, memref<176xui32>) {
    %0 = VPURT.DeclareBuffer <Register> <537403424> -> memref<1xui32, @Register> loc(#loc3)
    %1 = VPURT.DeclareBuffer <ProfilingOutput> [0] <640> -> memref<1xui32> loc(#loc3)
    %2 = VPURT.ConfigureBarrier<0> -> !VPURT.Barrier loc(#loc4)
    %3 = VPURT.ConfigureBarrier<1> -> !VPURT.Barrier loc(#loc5)
    %4 = VPURT.ConfigureBarrier<2> -> !VPURT.Barrier loc(#loc5)
    %5 = VPURT.ConfigureBarrier<3> -> !VPURT.Barrier loc(#loc5)
    %6 = VPURT.ConfigureBarrier<4> -> !VPURT.Barrier loc(#loc5)
    %7 = VPURT.ConfigureBarrier<5> -> !VPURT.Barrier loc(#loc5)
    %8 = VPURT.ConfigureBarrier<6> -> !VPURT.Barrier loc(#loc6)
    %9 = VPURT.ConfigureBarrier<7> -> !VPURT.Barrier loc(#loc7)
    %10 = VPURT.ConfigureBarrier<8> -> !VPURT.Barrier loc(#loc8)
    %11 = VPURT.ConfigureBarrier<9> -> !VPURT.Barrier loc(#loc9)
    %12 = VPURT.ConfigureBarrier<10> -> !VPURT.Barrier loc(#loc8)
    %13 = VPURT.ConfigureBarrier<11> -> !VPURT.Barrier loc(#loc10)
    %cst = const.Declare memref<1x1x1x784xui8> = dense<"0x00000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F0000000000000000C04800000000803F00000000070E1C00000000000000000000000000"> : tensor<1x1x1x784xui8> loc(#loc11)
    %cst_0 = const.Declare memref<1x1x1x5376xui8> = dense<"0xC0330000C03F00000000803F00809A3D00340000E03F00000000803F00C0863F40340000004000000000803F00C0403D80340000204000000000803F00600DBEC0340000404000000000803F00C0843D00350000604000000000803F00E04C3F40350000804000000000803F00C0973E80350000A04000000000803F00402F3FC0350000C04000000000803F00E0C53E00360000E04000000000803F00A08EBD40360000004100000000803F0080FEBC80360000204100000000803F006048BFC0360000404100000000803F00A06F3F00370000604100000000803F006074BE40370000804100000000803F0020C6BF80370000A04100000000803F00C0383DC0370000C04100000000803F00E02B3E00380000E04100000000803F0040BCBF40380000004200000000803F0000113E80380000204200000000803F0040A73EC0380000404200000000803F0020CF3F00390000604200000000803F0000BFBF40390000804200000000803F0020C0BC80390000A04200000000803F00E07A3DC0390000C04200000000803F004063BF003A0000E04200000000803F00E0B03F403A0000004300000000803F0060753F803A0000204300000000803F0020C13FC03A0000404300000000803F0080933F003B0000604300000000803F00E0373E403B0000804300000000803F0020953D803B0000A04300000000803F0040AA3FC03B0000C04300000000803F0020A6BE003C0000E04300000000803F00806F3F403C0000004400000000803F00E06FBE803C0000204400000000803F00E0923DC03C0000404400000000803F0060E9BD003D0000604400000000803F00C06E3F403D0000804400000000803F00C0DD3D803D0000A04400000000803F00C0003EC03D0000C04400000000803F00407ABE003E0000E04400000000803F00C01ABF403E0000004500000000803F00E0A33F803E0000204500000000803F00603D3EC03E0000404500000000803F00E091BD003F0000604500000000803F0040E5BB403F0000804500000000803F00C0B73F803F0000A04500000000803F00C0873E35180C19F91AC21C811E921FC91CE21EFC1F529AA69CC99DC49132926896AC18E81A311A1799319B389DAC9D949EE09E9A99D599519900000000000000000000E6A012183E22399EB41C51202E9D46150B95FAA1DE12651E2C076020301B4A9DED9874A40198411B2A1E761646147F9EAB1D0413DDA200000000000000000000621D531EE11EE4104F144310829C869C919D8E1CB11D5D1ECA899780568EF29B2A9C829DF61A171C491D50981C98E498B39B1D9CB09D000000000000000000000D20A49EC5942B1EA79D1C1DE51ECB9D561B741F3CA2571C411BB1A3CD20861DC0A210201B1B30A0DD1E9C97F4A27D21FE1441A1E520000000000000000000004399F39CADA08797249BB99FA3081E8A089C5E9CCC99BD9E839831117E993294D919581235122E1D3C1D1017B41F3120FC152C203B2100000000000000000000EF18AA16EF99D711B180649D7219EF17AD99D9157D8F799D2A1D7819369ACA16FF87869D9F1A0310F29B401CC3151C9C3F1B8B14C49B00000000000000000000DDA0AF9FE2903CA2BEA1599FDEA1AFA165A05922FB211B232F267D25D9243F247223F8216F9E9EA0EB9F059E68A164A2D095B89D51A100000000000000000000381DA01DC50B96192819319A0C9313947B9D101C101C909972195719399C2593DF8EA19DE419B41A209C4C154317919DF18FFF0E899D00000000000000000000C912119CF5157B131D99771D3116489A11189F08B89E8B1D8E93409F65204D8D019FC81CF096719E321B4199049F021F4A94D89D781B00000000000000000000E896079DF01C9C98A69DA21E0697979D951AEA99C19C1E1DD09B2C9D711F72995D9C5B1C5C0C178F1919A692DF8F2D1DC413840D1F1A000000000000000000005798F695BA964618CF1CB21D9516331D1120F89C5C9DE0A00106EE188E0C0A16C51D0B1F2398E99B12A1B8989899569E28145D1A571B00000000000000000000612106A1041CE42100A21A9D902351A0529BD320D9A1C920DE2049A3DC9A1D23DCA07999BF91639FA423760C1DA1B61B5B1FEF9C6C1B000000000000000000007398302047A0F79611213B9F8499A72003A07E9D4C21CB9EFB9D2A22AD9F6D9E1522339F1FA03C21489820A06821189B529FBD21489B00000000000000000000FBA417A4BFA343203C22BF20A315B71BE20F199721191897632568269C24519E9A9C5BA02B147C1E021A9495161910960CA244A158A20000000000000000000064937F1CF8970698331D4A8EE190021D56890894B91C308F5599F71C00813797D61CE68E8D94D417FA98AF97F51A3294FF94DD1AB0960000000000000000000011A4C5144B1EC30D8424862433A4CC99779C8C0CB4254A2313A6BA9E7FA6E7191B238690E21ED022139526A140A134A8F3225922608E000000000000000000005E8DF719951E8F90821A311FD48D0C19EB1C081CAD1D391DCE1C391D911CE9186E18260FE797529DBE9F129CF29FC8A14B9BBA9FE1A100000000000000000000709D461132988B9D9E12F5945E9DBF1124978A990F1ECE156A96C51F8A1DBA98011E9818A00F8619C496C3131A1C20186C0F99196D9400000000000000000000C014428EED14709C429FD09E7E983B9D3D9E3B1D0F1EA71F3385CD8FA48C059A8F9C339DCA1C591E73208317231A2D1C7597E895AB9400000000000000000000801B569807934D2143181A98DF20611625993C91D79D9599D61F4196A09D1121E3073F9E3D9D069CF8122412A097E698FF1C1885159C00000000000000000000F3108A0F3C8C5C8AED8EF19234800781398F56077482E794EA91BF953098F49654996E9A80149E14EA90251146826895AA0EFA900A9800000000000000000000E81C289BB68DEB1C3F9DB19AC41DA6999D10711D779AF410FA1F4D994693AF1EC2971214A8932D99801B2B02F8995A17D8140A95041C000000000000000000009F9F1BA0FB9A1F15181B0A21371E442250259106FC90E29AFEA472A59EA5251E2D209B1F9825E1241C24F292F19FB4A2A495CF9F2CA200000000000000000000B49D3C051B1BC49D9212D41DB29DE284CE1B629DA8150F1A219E19160E1E719EC612001DF4999B0A0E983398671867192B9CB20DFD1500000000000000000000E10D721A9D9B1E1ACE1C529D1618561CD09CEB09581C059A53183F1D609DD4141A1D8F9C3B97221CC88F008E371D0A999B95CD1CAE99000000000000000000004B140616B696C2091A10FC99331238163D974F16A111A09A9111A992EE9C6F16BF10C09AE519CC121B9921189A91A09CB71AA7152A99000000000000000000003820EA9B7818AB1E239E70114F1AA3A08709FB21A39DA2990320D49FE998281C9AA04E921520AE9B589B611CD59DC39B351CB49A029400000000000000000000121C999D68137F188E9E5017611A899C661CB018629D358C9788EF9FEC90C418CD9CD71AEF1A5E908696740DF19BBD974018EE977416000000000000000000001F960E10629D7014151BCE9B7418E91D959697931616E19C07034519469D50170E1D359ACA0C9C194E9B35914317679D3A174C1DB89900000000000000000000F09BC89F4DA0B39B5A9F1DA08E99869D269E4C137690680C68198117EE18DC1A261ACA1B13153D18E51C88183F1B411EDE19B41CB91F000000000000000000002F060819521EDC96AA951396919AF29C30A05818811C781E181F8E1E281D189EA0A0C5A27E97860BA119FD1E9F1FCC1F4D995C9C8F9E000000000000000000007015B4927298FE15A194BC99FD163A8AF995C51A6B9161997818F198EC9C621B8990DD98521C9889B3938418589A049DAC1C698BF89600000000000000000000DF1D6CA3799793212E9E681F0D9B38A39D202B27489BDEA02626F19BA6999C0D72A4651D272301A0EE9F331E92A00110CFA0B6A29022000000000000000000007D1C149EA49F0421D2988D9E6A1CFB9D439FB521CD99A810931EDBA07BA091217299620C1385F69D531DFD1A549C0C1D1413F09DCC1C0000000000000000000095279920CBA6CA25251F6FA3491AD99DCA98B123521DEAA1671885959010ABA22DA1EF22049F8692FA2158A5A5A0802449A77DA1CC25000000000000000000002A959799949A249A539D3C9EF599D49DEE9E78108F1605170094329431968699B09BD29C8C1CFD1EB2204B1CCB1D2F1F331AAE1BF01C00000000000000000000421A511AA4A0B421F91F73A390232F203BA4AEA2D2197B1D5E9F2A20131F309725218E1E3AA50410588F3BA4281E9D20F4A3331E5C2200000000000000000000D9199B983D99191CE3960D9CB91AEC96D69A6D1C6D9BE69AED1FAD97029B6D1D109BC79C331EC7949C16E118BB9DB09C3A1F9F92370A00000000000000000000589CBC9CBB9E2F9514958794E11B471D5F1FCF9A649C719E541335142611BC1B501DA51ECA9B239D409F94122A1205103E196B1B771D000000000000000000004B9A1C9D309D2D9B789D1A9C880FD38A0319EE9CFF9E259F351627115014851CD91C3B1EF698A099249CB01C251D7C1C421DD81D821E000000000000000000006C259B259324A1A8FDA87BA9F624C325C725D4109C15649A681A3E93CD9FD694EF1A4314509C7B988D94EA1DF41DCA1EA6A0409C5F01000000000000000000004189F4A3A921D21CC0A1D421381E8EA2C08F9B1C8CA6D9227C22BBA438205625C3A2FA9239198EA3BC20642218A1E40F2F25459D6C9E000000000000000000000A142E9AD11C04106B9B8E1CA710159CFF19130CB49D671A0994CB9EB618C603139E8A1602139E9C0A175E10479D46108218719BC81100000000000000000000641C171FF620471C751E3820311312165E192D17261AE81A90967596A799AF9CC59D05A04C93BD963B98539BA19D749F5692CF983C9E00000000000000000000FD15770C159C4E1BA7152A9D2C188F10E39CC6193718C09AC61CC319BD9C0C1BBA18199C9118F218A099891BEC194E9C6F196119129B00000000000000000000AD235424C7245717C715DE1D579D0F9E259AC19D339E229EA8A55FA6F0A50098979A099CF797C89B509EDE1F211D311815245524312300000000000000000000D095F30CD397FF9921976E95BF8EA6167891FE9CD919F495479EEA0CA994689D6F153594F59BB31ECF14AF9C6A1D4416CE9CA31DDD1600000000000000000000451DA41E591F6F1A031D641D32A448A421A4349CE39CA99D232535253C24AD97ED9BFC9EFFA4EBA442A4F91B2C1DE91BEC1E1820A51D00000000000000000000070007000700070007000700070007000700000000000000000000000000000007000700070007000700070007000700070000000000000000000000000000000700070007000700070007000700070007000000000000000000000000000000070007000700070007000700070007000700000000000000000000000000000007000700070007000700070007000700070000000000000000000000000000000700070007000700070007000700070007000000000000000000000000000000070007000700070007000700070007000700000000000000000000000000000007000700070007000700070007000700070000000000000000000000000000000700070007000700070007000700070007000000000000000000000000000000070007000700070007000700070007000700000000000000000000000000000007000700070007000700070007000700070000000000000000000000000000000700070007000700070007000700070007000000000000000000000000000000070007000700070007000700070007000700000000000000000000000000000007000700070007000700070007000700070000000000000000000000000000000700070007000700070007000700070007000000000000000000000000000000070007000700070007000700070007000700000000000000000000000000000007000700070007000700070007000700070000000000000000000000000000000700070007000700070007000700070007000000000000000000000000000000070007000700070007000700070007000700000000000000000000000000000007000700070007000700070007000700070000000000000000000000000000000700070007000700070007000700070007000000000000000000000000000000070007000700070007000700070007000700000000000000000000000000000007000700070007000700070007000700070000000000000000000000000000000700070007000700070007000700070007000000000000000000000000000000070007000700070007000700070007000700000000000000000000000000000007000700070007000700070007000700070000000000000000000000000000000700070007000700070007000700070007000000000000000000000000000000070007000700070007000700070007000700000000000000000000000000000007000700070007000700070007000700070000000000000000000000000000000700070007000700070007000700070007000000000000000000000000000000070007000700070007000700070007000700000000000000000000000000000007000700070007000700070007000700070000000000000000000000000000000700070007000700070007000700070007000000000000000000000000000000070007000700070007000700070007000700000000000000000000000000000007000700070007000700070007000700070000000000000000000000000000000700070007000700070007000700070007000000000000000000000000000000070007000700070007000700070007000700000000000000000000000000000007000700070007000700070007000700070000000000000000000000000000000700070007000700070007000700070007000000000000000000000000000000070007000700070007000700070007000700000000000000000000000000000007000700070007000700070007000700070000000000000000000000000000000700070007000700070007000700070007000000000000000000000000000000070007000700070007000700070007000700000000000000000000000000000007000700070007000700070007000700070000000000000000000000000000000700070007000700070007000700070007000000000000000000000000000000070007000700070007000700070007000700000000000000000000000000000007000700070007000700070007000700070000000000000000000000000000000700070007000700070007000700070007000000000000000000000000000000"> : tensor<1x1x1x5376xui8> loc(#loc12)
    %cst_1 = const.Declare memref<1x3x62x2xf16> = dense<0.000000e+00> : tensor<1x3x62x2xf16> loc(#loc13)
    %14 = VPURT.DeclareBuffer <NetworkInput> [0] <0> -> memref<1x3x62x62xf32, @DDR> loc(#loc13)
    %15 = VPURT.DeclareBuffer <ProfilingOutput> [0] <0> -> memref<8xui64, @DDR> loc(#loc9)
    %16 = VPURT.DeclareBuffer <ProfilingOutput> [0] <64> -> memref<8xui64, @DDR> loc(#loc9)
    %17 = VPURT.DeclareBuffer <ProfilingOutput> [0] <128> -> memref<16xui32, @DDR> loc(#loc14)
    %18 = VPURT.DeclareBuffer <ProfilingOutput> [0] <192> -> memref<16xui32, @DDR> loc(#loc14)
    %19 = VPURT.DeclareBuffer <CMX_NN> [0] <23616> -> memref<16xui32, [@CMX_NN, 0]> loc(#loc14)
    %20 = VPURT.DeclareBuffer <CMX_NN> [1] <23616> -> memref<16xui32, [@CMX_NN, 1]> loc(#loc14)
    %21 = VPURT.DeclareBuffer <CMX_NN> [0] <512> -> memref<8xui64, [@CMX_NN, 0]> loc(#loc9)
    %22 = VPURT.DeclareBuffer <CMX_NN> [1] <512> -> memref<8xui64, [@CMX_NN, 1]> loc(#loc9)
    %23 = VPURT.DeclareBuffer <CMX_NN> [0] <23680> -> memref<1x3x62x62xf32, [@CMX_NN, 0]> loc(#loc5)
    %24 = VPURT.DeclareBuffer <CMX_NN> [0] <512> -> memref<1x3x62x62xf16, [@CMX_NN, 0]> loc(#loc5)
    %25 = VPURT.DeclareBuffer <DDR> <0> -> memref<1x3x31x64xf16, {order = #NCHW, strides = [11904, 3968, 64, 1]}, @DDR> loc(#loc5)
    %26 = VPURT.DeclareBuffer <DDR> <3968> -> memref<1x3x31x64xf16, {order = #NCHW, strides = [11904, 3968, 64, 1]}, @DDR> loc(#loc5)
    %27 = VPURT.DeclareBuffer <CMX_NN> [0] <576> -> memref<1x3x31x64xf16, [@CMX_NN, 0]> loc(#loc5)
    %28 = VPURT.DeclareBuffer <CMX_NN> [1] <576> -> memref<1x3x31x64xf16, [@CMX_NN, 1]> loc(#loc5)
    %29 = VPURT.DeclareBuffer <CMX_NN> <23680> -> !VPUIP.DistributedBuffer<1x64x16x62xf16, #NWCH, @CMX_NN, {mode = "SEGMENTED", num_tiles = [1, 1, 1, 2], kernel = [1, 1], pads = #VPU.Padding<left = 0 : i64, right = 0 : i64, top = 0 : i64, bottom = 0 : i64>, strides = [1, 1], num_clusters = 2 : i64, equal_memory_and_compute_view}> loc(#loc5)
    %30 = VPURT.DeclareBuffer <CMX_NN> [0] <23680> -> memref<1x64x16x31xf16, #NWCH, [@CMX_NN, 0]> loc(#loc15)
    %31 = VPURT.DeclareBuffer <CMX_NN> [1] <23680> -> memref<1x64x16x31xf16, #NWCH, [@CMX_NN, 1]> loc(#loc16)
    %32 = VPURT.DeclareBuffer <DDR> <0> -> memref<1x16x32x62xf16, #NHWC, @DDR> loc(#loc17)
    %33 = VPURT.DeclareBuffer <DDR> <63488> -> memref<1x16x30x62xf16, #NHWC, @DDR> loc(#loc17)
    %34 = VPURT.DeclareBuffer <DDR> <0> -> memref<1x16x31x62xf16, #NHWC, @DDR> loc(#loc5)
    %35 = VPURT.DeclareBuffer <DDR> <61504> -> memref<1x16x31x62xf16, #NHWC, @DDR> loc(#loc5)
    %36 = VPURT.DeclareBuffer <CMX_NN> <196480> -> !VPUIP.DistributedBuffer<1x16x62x62xf16, #NHWC, @CMX_NN, {mode = "SEGMENTED", num_tiles = [1, 1, 2, 1], num_clusters = 2 : i64, alignment = [1, 1, 2, 1]}> loc(#loc17)
    %37 = VPURT.DeclareBuffer <CMX_NN> [0] <196480> -> memref<1x16x32x62xf16, #NHWC, [@CMX_NN, 0]> loc(#loc18)
    %38 = VPURT.DeclareBuffer <CMX_NN> [1] <196480> -> memref<1x16x30x62xf16, #NHWC, [@CMX_NN, 1]> loc(#loc19)
    %39 = VPURT.DeclareBuffer <CMX_NN> [0] <196480> -> memref<1x16x32x62xf16, #NHWC, [@CMX_NN, 0]> loc(#loc17)
    %40 = VPURT.DeclareBuffer <CMX_NN> [1] <196480> -> memref<1x16x30x62xf16, #NHWC, [@CMX_NN, 1]> loc(#loc17)
    %41 = VPURT.DeclareBuffer <CMX_NN> <23680> -> !VPUIP.DistributedBuffer<1x48x60x60xf16, #NHWC, @CMX_NN, {mode = "SEGMENTED", num_tiles = [1, 1, 2, 1], num_clusters = 2 : i64}> loc(#loc17)
    %42 = VPURT.DeclareBuffer <CMX_NN> [0] <23680> -> memref<1x48x30x60xf16, #NHWC, [@CMX_NN, 0]> loc(#loc20)
    %43 = VPURT.DeclareBuffer <CMX_NN> [1] <23680> -> memref<1x48x30x60xf16, #NHWC, [@CMX_NN, 1]> loc(#loc21)
    %44 = VPURT.DeclareBuffer <CMX_NN> [0] <23680> -> memref<1x48x30x60xf16, #NHWC, [@CMX_NN, 0]> loc(#loc22)
    %45 = VPURT.DeclareBuffer <CMX_NN> [1] <23680> -> memref<1x48x30x60xf16, #NHWC, [@CMX_NN, 1]> loc(#loc23)
    %46 = VPURT.DeclareBuffer <CMX_NN> [0, 1] <12480> -> !VPUIP.DistributedBuffer<1x1x1x5376xui8, {order = #NCHW, strides = [5376, 5376, 5376, 1]}, @CMX_NN, {mode = "DUPLICATED", num_clusters = 2 : i64}> loc(#loc6)
    %47 = VPURT.DeclareBuffer <CMX_NN> <196480> -> !VPUIP.DistributedBuffer<1x48x30x30xf16, #NCHW, @CMX_NN, {mode = "SEGMENTED", num_tiles = [1, 1, 2, 1], num_clusters = 2 : i64}> loc(#loc8)
    %48 = VPURT.DeclareBuffer <CMX_NN> [0] <196480> -> memref<1x48x15x30xf16, [@CMX_NN, 0]> loc(#loc8)
    %49 = VPURT.DeclareBuffer <CMX_NN> [1] <196480> -> memref<1x48x15x30xf16, [@CMX_NN, 1]> loc(#loc8)
    %50 = VPURT.DeclareBuffer <CMX_NN> [0] <196480> -> memref<1x48x15x30xf16, [@CMX_NN, 0]> loc(#loc8)
    %51 = VPURT.DeclareBuffer <CMX_NN> [1] <196480> -> memref<1x48x15x30xf16, [@CMX_NN, 1]> loc(#loc8)
    %52 = VPURT.DeclareBuffer <CMX_NN> [0] <196480> -> memref<1x48x15x30xf16, [@CMX_NN, 0]> loc(#loc24)
    %53 = VPURT.DeclareBuffer <CMX_NN> [1] <196480> -> memref<1x48x15x30xf16, [@CMX_NN, 1]> loc(#loc25)
    %54 = VPURT.DeclareBuffer <CMX_NN> [0, 1] <17856> -> !VPUIP.DistributedBuffer<1x1x1x784xui8, {order = #NCHW, strides = [784, 784, 784, 1]}, @CMX_NN, {mode = "DUPLICATED", num_clusters = 2 : i64}> loc(#loc7)
    %55 = VPURT.DeclareBuffer <DDR> <0> -> memref<1x48x15x30xf16, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR> loc(#loc8)
    %56 = VPURT.DeclareBuffer <DDR> <900> -> memref<1x48x15x30xf16, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR> loc(#loc8)
    %57 = VPURT.DeclareBuffer <CMX_NN> [0] <110080> -> memref<1x48x7x30xf16, [@CMX_NN, 0]> loc(#loc26)
    %58 = VPURT.DeclareBuffer <CMX_NN> [1] <110080> -> memref<1x48x7x30xf16, [@CMX_NN, 1]> loc(#loc27)
    %59 = VPURT.DeclareBuffer <CMX_NN> [0] <110080> -> memref<1x48x7x30xf16, [@CMX_NN, 0]> loc(#loc8)
    %60 = VPURT.DeclareBuffer <CMX_NN> [1] <110080> -> memref<1x48x7x30xf16, [@CMX_NN, 1]> loc(#loc8)
    %61 = VPURT.DeclareBuffer <DDR> <86400> -> memref<1x48x15x30xf16, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR> loc(#loc8)
    %62 = VPURT.DeclareBuffer <DDR> <87300> -> memref<1x48x15x30xf16, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR> loc(#loc8)
    %63 = VPURT.DeclareBuffer <CMX_NN> [0] <512> -> memref<1x48x8x30xf16, [@CMX_NN, 0]> loc(#loc28)
    %64 = VPURT.DeclareBuffer <CMX_NN> [1] <512> -> memref<1x48x8x30xf16, [@CMX_NN, 1]> loc(#loc29)
    %65 = VPURT.DeclareBuffer <CMX_NN> [0] <512> -> memref<1x48x8x30xf16, [@CMX_NN, 0]> loc(#loc8)
    %66 = VPURT.DeclareBuffer <CMX_NN> [1] <512> -> memref<1x48x8x30xf16, [@CMX_NN, 1]> loc(#loc8)
    %67 = VPURT.DeclareBuffer <CMX_NN> [0] <69760> -> memref<1x48x7x30xf32, [@CMX_NN, 0]> loc(#loc10)
    %68 = VPURT.DeclareBuffer <CMX_NN> [1] <69760> -> memref<1x48x7x30xf32, [@CMX_NN, 1]> loc(#loc10)
    %69 = VPURT.DeclareBuffer <CMX_NN> [0] <69760> -> memref<1x48x7x30xf32, [@CMX_NN, 0]> loc(#loc30)
    %70 = VPURT.DeclareBuffer <CMX_NN> [1] <69760> -> memref<1x48x7x30xf32, [@CMX_NN, 1]> loc(#loc31)
    %71 = VPURT.DeclareBuffer <CMX_NN> [0] <23680> -> memref<1x48x8x30xf32, [@CMX_NN, 0]> loc(#loc10)
    %72 = VPURT.DeclareBuffer <CMX_NN> [1] <23680> -> memref<1x48x8x30xf32, [@CMX_NN, 1]> loc(#loc10)
    %73 = VPURT.DeclareBuffer <CMX_NN> [0] <23680> -> memref<1x48x8x30xf32, [@CMX_NN, 0]> loc(#loc32)
    %74 = VPURT.DeclareBuffer <CMX_NN> [1] <23680> -> memref<1x48x8x30xf32, [@CMX_NN, 1]> loc(#loc33)
    %75 = VPURT.DeclareBuffer <DDR> <124> -> memref<1x3x62x2xf16, {order = #NCHW, strides = [11904, 3968, 64, 1]}, @DDR> loc(#loc34)
    %76 = VPURT.DeclareBuffer <CMX_NN> [0] <23680> -> memref<1x2x62x62xf32, {order = #NCHW, strides = [11532, 3844, 62, 1]}, [@CMX_NN, 0]> loc(#loc5)
    %77 = VPURT.DeclareBuffer <CMX_NN> [0] <512> -> memref<1x2x62x62xf16, {order = #NCHW, strides = [11532, 3844, 62, 1]}, [@CMX_NN, 0]> loc(#loc5)
    %78 = VPURT.DeclareBuffer <CMX_NN> [0] <54432> -> memref<1x1x62x62xf32, {order = #NCHW, strides = [11532, 3844, 62, 1]}, [@CMX_NN, 0]> loc(#loc5)
    %79 = VPURT.DeclareBuffer <CMX_NN> [0] <15888> -> memref<1x1x62x62xf16, {order = #NCHW, strides = [11532, 3844, 62, 1]}, [@CMX_NN, 0]> loc(#loc5)
    %80 = VPURT.DeclareBuffer <DDR> <0> -> memref<1x3x62x62xf16, {order = #NCHW, strides = [11904, 3968, 64, 1]}, @DDR> loc(#loc5)
    %81 = VPURT.DeclareBuffer <CMX_NN> <576> -> !VPUIP.DistributedBuffer<1x64x3x62xf16, #NHWC, @CMX_NN, {mode = "SEGMENTED", num_tiles = [1, 1, 1, 2], kernel = [1, 1], pads = #VPU.Padding<left = 0 : i64, right = 0 : i64, top = 0 : i64, bottom = 0 : i64>, strides = [1, 1], num_clusters = 2 : i64}> loc(#loc35)
    %82 = VPURT.DeclareBuffer <CMX_NN> [0] <576> -> memref<1x64x3x31xf16, #NHWC, [@CMX_NN, 0]> loc(#loc36)
    %83 = VPURT.DeclareBuffer <CMX_NN> [1] <576> -> memref<1x64x3x31xf16, #NHWC, [@CMX_NN, 1]> loc(#loc37)
    %84 = VPURT.DeclareBuffer <CMX_NN> [0] <576> -> memref<1x64x3x31xf16, #NHWC, [@CMX_NN, 0]> loc(#loc38)
    %85 = VPURT.DeclareBuffer <CMX_NN> [1] <576> -> memref<1x64x3x31xf16, #NHWC, [@CMX_NN, 1]> loc(#loc39)
    %86 = VPURT.DeclareBuffer <CMX_NN> [0] <512> -> memref<2xui64, [@CMX_NN, 0]> loc(#loc40)
    %87 = VPURT.DeclareBuffer <CMX_NN> [1] <512> -> memref<2xui64, [@CMX_NN, 1]> loc(#loc41)
    %88 = VPURT.DeclareBuffer <CMX_NN> [0] <23680> -> memref<1x16x31x62xf16, {order = #NHWC, strides = [63488, 1, 1024, 16]}, [@CMX_NN, 0]> loc(#loc5)
    %89 = VPURT.DeclareBuffer <CMX_NN> [1] <23680> -> memref<1x16x31x62xf16, {order = #NHWC, strides = [63488, 1, 1024, 16]}, [@CMX_NN, 1]> loc(#loc5)
    %90 = VPURT.DeclareBuffer <CMX_NN> [0] <12480> -> memref<48x1x1x4xsi32, [@CMX_NN, 0]> loc(#loc42)
    %91 = VPURT.DeclareBuffer <CMX_NN> [1] <12480> -> memref<48x1x1x4xsi32, [@CMX_NN, 1]> loc(#loc43)
    %92 = VPURT.DeclareBuffer <CMX_NN> [0] <13248> -> memref<48x16x3x3xf16, {compressionScheme = #VPUIP.CompressionSchemeAttr<axis = 0 : i64, numElems = dense<27> : tensor<48xi64>, alignment = 16 : i64>, order = #NHWC}, [@CMX_NN, 0]> loc(#loc44)
    %93 = VPURT.DeclareBuffer <CMX_NN> [1] <13248> -> memref<48x16x3x3xf16, {compressionScheme = #VPUIP.CompressionSchemeAttr<axis = 0 : i64, numElems = dense<27> : tensor<48xi64>, alignment = 16 : i64>, order = #NHWC}, [@CMX_NN, 1]> loc(#loc45)
    %94 = VPURT.DeclareBuffer <CMX_NN> [0] <16320> -> memref<48x1x1x256xi1, [@CMX_NN, 0]> loc(#loc46)
    %95 = VPURT.DeclareBuffer <CMX_NN> [1] <16320> -> memref<48x1x1x256xi1, [@CMX_NN, 1]> loc(#loc47)
    %96 = VPURT.DeclareBuffer <CMX_NN> [0] <528> -> memref<2xui64, [@CMX_NN, 0]> loc(#loc48)
    %97 = VPURT.DeclareBuffer <CMX_NN> [1] <528> -> memref<2xui64, [@CMX_NN, 1]> loc(#loc49)
    %98 = VPURT.DeclareBuffer <CMX_NN> [0] <17856> -> memref<48x1x1x4xsi32, [@CMX_NN, 0]> loc(#loc50)
    %99 = VPURT.DeclareBuffer <CMX_NN> [1] <17856> -> memref<48x1x1x4xsi32, [@CMX_NN, 1]> loc(#loc51)
    %100 = VPURT.DeclareBuffer <CMX_NN> [0] <18624> -> memref<1x1x1x16xui8, [@CMX_NN, 0]> loc(#loc52)
    %101 = VPURT.DeclareBuffer <CMX_NN> [1] <18624> -> memref<1x1x1x16xui8, [@CMX_NN, 1]> loc(#loc53)
    %102 = VPURT.DeclareBuffer <CMX_NN> [0] <544> -> memref<4xui64, [@CMX_NN, 0]> loc(#loc54)
    %103 = VPURT.DeclareBuffer <CMX_NN> [1] <544> -> memref<4xui64, [@CMX_NN, 1]> loc(#loc55)
    %104 = VPURT.DeclareBuffer <DDR> <960> -> memref<1x48x7x30xf16, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR> loc(#loc8)
    %105 = VPURT.DeclareBuffer <DDR> <1380> -> memref<1x48x7x30xf16, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR> loc(#loc8)
    %106 = VPURT.DeclareBuffer <DDR> <86400> -> memref<1x48x8x30xf16, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR> loc(#loc8)
    %107 = VPURT.DeclareBuffer <DDR> <86880> -> memref<1x48x8x30xf16, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR> loc(#loc8)
    %108 = VPURT.DeclareBuffer <NetworkOutput> [0] <0> -> memref<1x48x8x30xf32, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR> loc(#loc10)
    %109 = VPURT.DeclareBuffer <NetworkOutput> [0] <960> -> memref<1x48x8x30xf32, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR> loc(#loc10)
    %110 = VPURT.DeclareBuffer <NetworkOutput> [0] <1920> -> memref<1x48x7x30xf32, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR> loc(#loc10)
    %111 = VPURT.DeclareBuffer <NetworkOutput> [0] <2760> -> memref<1x48x7x30xf32, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR> loc(#loc10)
    %112 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc56)
    %113 = VPURT.DeclareBuffer <CMX_NN> [0] <256> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc56)
    %114 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc57)
    %115 = VPURT.DeclareBuffer <CMX_NN> [0] <264> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc57)
    %116 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc58)
    %117 = VPURT.DeclareBuffer <CMX_NN> [0] <0> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc58)
    %118 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc59)
    %119 = VPURT.DeclareBuffer <CMX_NN> [0] <8> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc59)
    %120 = VPURT.DeclareBuffer <CMX_NN> [0] <23616> -> memref<4xui32, [@CMX_NN, 0]> loc(#loc60)
    %121 = VPURT.DeclareBuffer <CMX_NN> [0] <23632> -> memref<4xui32, [@CMX_NN, 0]> loc(#loc60)
    %122 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc58)
    %123 = VPURT.DeclareBuffer <CMX_NN> [0] <16> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc58)
    %124 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc61)
    %125 = VPURT.DeclareBuffer <CMX_NN> [0] <24> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc61)
    %126 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc62)
    %127 = VPURT.DeclareBuffer <CMX_NN> [0] <32> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc62)
    %128 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc63)
    %129 = VPURT.DeclareBuffer <CMX_NN> [0] <40> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc63)
    %130 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc64)
    %131 = VPURT.DeclareBuffer <CMX_NN> [0] <272> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc64)
    %132 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc65)
    %133 = VPURT.DeclareBuffer <CMX_NN> [0] <280> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc65)
    %134 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc66)
    %135 = VPURT.DeclareBuffer <CMX_NN> [0] <48> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc66)
    %136 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc67)
    %137 = VPURT.DeclareBuffer <CMX_NN> [0] <56> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc67)
    %138 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc62)
    %139 = VPURT.DeclareBuffer <CMX_NN> [0] <64> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc62)
    %140 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc68)
    %141 = VPURT.DeclareBuffer <CMX_NN> [0] <72> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc68)
    %142 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc64)
    %143 = VPURT.DeclareBuffer <CMX_NN> [0] <288> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc64)
    %144 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc69)
    %145 = VPURT.DeclareBuffer <CMX_NN> [0] <296> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc69)
    %146 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc70)
    %147 = VPURT.DeclareBuffer <CMX_NN> [0] <80> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc70)
    %148 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc71)
    %149 = VPURT.DeclareBuffer <CMX_NN> [0] <88> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc71)
    %150 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc72)
    %151 = VPURT.DeclareBuffer <CMX_NN> [0] <304> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc72)
    %152 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc73)
    %153 = VPURT.DeclareBuffer <CMX_NN> [0] <312> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc73)
    %154 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc74)
    %155 = VPURT.DeclareBuffer <CMX_NN> [0] <96> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc74)
    %156 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc75)
    %157 = VPURT.DeclareBuffer <CMX_NN> [0] <104> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc75)
    %158 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc76)
    %159 = VPURT.DeclareBuffer <CMX_NN> [0] <112> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc76)
    %160 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc77)
    %161 = VPURT.DeclareBuffer <CMX_NN> [0] <120> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc77)
    %162 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc78)
    %163 = VPURT.DeclareBuffer <CMX_NN> [0] <320> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc78)
    %164 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc79)
    %165 = VPURT.DeclareBuffer <CMX_NN> [0] <328> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc79)
    %166 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc76)
    %167 = VPURT.DeclareBuffer <CMX_NN> [0] <128> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc76)
    %168 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc80)
    %169 = VPURT.DeclareBuffer <CMX_NN> [0] <136> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc80)
    %170 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc78)
    %171 = VPURT.DeclareBuffer <CMX_NN> [0] <336> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc78)
    %172 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc81)
    %173 = VPURT.DeclareBuffer <CMX_NN> [0] <344> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc81)
    %174 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc76)
    %175 = VPURT.DeclareBuffer <CMX_NN> [0] <144> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc76)
    %176 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc82)
    %177 = VPURT.DeclareBuffer <CMX_NN> [0] <152> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc82)
    %178 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc78)
    %179 = VPURT.DeclareBuffer <CMX_NN> [0] <352> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc78)
    %180 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc83)
    %181 = VPURT.DeclareBuffer <CMX_NN> [0] <360> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc83)
    %182 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc76)
    %183 = VPURT.DeclareBuffer <CMX_NN> [0] <160> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc76)
    %184 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc84)
    %185 = VPURT.DeclareBuffer <CMX_NN> [0] <168> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc84)
    %186 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc78)
    %187 = VPURT.DeclareBuffer <CMX_NN> [0] <368> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc78)
    %188 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc85)
    %189 = VPURT.DeclareBuffer <CMX_NN> [0] <376> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc85)
    %190 = VPURT.DeclareBuffer <CMX_NN> [0] <23648> -> memref<4xui32, [@CMX_NN, 0]> loc(#loc86)
    %191 = VPURT.DeclareBuffer <CMX_NN> [1] <23648> -> memref<4xui32, [@CMX_NN, 1]> loc(#loc87)
    %192 = VPURT.DeclareBuffer <CMX_NN> [0] <23664> -> memref<4xui32, [@CMX_NN, 0]> loc(#loc88)
    %193 = VPURT.DeclareBuffer <CMX_NN> [1] <23664> -> memref<4xui32, [@CMX_NN, 1]> loc(#loc89)
    %194 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc90)
    %195 = VPURT.DeclareBuffer <CMX_NN> [0] <176> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc90)
    %196 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc91)
    %197 = VPURT.DeclareBuffer <CMX_NN> [0] <184> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc91)
    %198 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc92)
    %199 = VPURT.DeclareBuffer <CMX_NN> [0] <384> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc92)
    %200 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc93)
    %201 = VPURT.DeclareBuffer <CMX_NN> [0] <392> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc93)
    %202 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc90)
    %203 = VPURT.DeclareBuffer <CMX_NN> [0] <192> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc90)
    %204 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc94)
    %205 = VPURT.DeclareBuffer <CMX_NN> [0] <200> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc94)
    %206 = VPURT.DeclareBuffer <CMX_NN> [0] <0> -> memref<26xui64, [@CMX_NN, 0]> loc(#loc95)
    %207 = VPURT.DeclareBuffer <ProfilingOutput> [0] <256> -> memref<26xui64> loc(#loc95)
    %208 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc92)
    %209 = VPURT.DeclareBuffer <CMX_NN> [0] <400> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc92)
    %210 = VPURT.DeclareBuffer <Register> <637702144> -> memref<1xui64, @Register> loc(#loc96)
    %211 = VPURT.DeclareBuffer <CMX_NN> [0] <408> -> memref<1xui64, [@CMX_NN, 0]> loc(#loc96)
    %212 = VPURT.DeclareBuffer <CMX_NN> [0] <256> -> memref<20xui64, [@CMX_NN, 0]> loc(#loc97)
    %213 = VPURT.DeclareBuffer <ProfilingOutput> [0] <464> -> memref<20xui64> loc(#loc97)
    %214 = VPURT.DeclareBuffer <Register> <537403424> -> memref<1xui32, @Register> loc(#loc3)
    %215 = VPURT.DeclareBuffer <ProfilingOutput> [0] <644> -> memref<1xui32> loc(#loc3)
    %216 = VPURT.DeclareBuffer <ProfilingOutput> [0] <0> -> memref<16xui64> loc(#loc98)
    %217 = VPURT.DeclareBuffer <ProfilingOutput> [0] <128> -> memref<32xui32> loc(#loc98)
    %218 = VPURT.DeclareBuffer <ProfilingOutput> [0] <256> -> memref<46xui64> loc(#loc98)
    %219 = VPURT.DeclareBuffer <ProfilingOutput> [0] <640> -> memref<16xui32> loc(#loc98)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%0 : memref<1xui32, @Register>) outputs(%1 : memref<1xui32>) -> memref<1xui32> loc(#loc3)
    } loc(#loc3)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 1 : i64} inputs(%112 : memref<1xui64, @Register>) outputs(%113 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc56)
    } loc(#loc56)
    VPURT.Task attributes {cycleBegin = 0 : i64, cycleEnd = 986 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 1 : i64} inputs(%cst_1 : memref<1x3x62x2xf16>) outputs(%75 : memref<1x3x62x2xf16, {order = #NCHW, strides = [11904, 3968, 64, 1]}, @DDR>) -> memref<1x3x62x2xf16, {order = #NCHW, strides = [11904, 3968, 64, 1]}, @DDR> loc(#loc4)
    } loc(#loc4)
    VPURT.Task updates(%2 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 1 : i64} inputs(%114 : memref<1xui64, @Register>) outputs(%115 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc57)
    } loc(#loc57)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%116 : memref<1xui64, @Register>) outputs(%117 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc58)
    } loc(#loc58)
    VPURT.Task attributes {cycleBegin = 0 : i64, cycleEnd = 2061 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%14 : memref<1x3x62x62xf32, @DDR>) outputs(%23 : memref<1x3x62x62xf32, [@CMX_NN, 0]>) -> memref<1x3x62x62xf32, [@CMX_NN, 0]> loc(#loc5)
    } loc(#loc5)
    VPURT.Task updates(%3 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 0 : i64} inputs(%118 : memref<1xui64, @Register>) outputs(%119 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc59)
    } loc(#loc59)
    VPURT.Task waits(%3 : !VPURT.Barrier) updates(%2 : !VPURT.Barrier) attributes {cycleBegin = 2061 : i64, cycleEnd = 2062 : i64, isTrailingSWLayer = false} {
      %results, %profiling_output = VPUIP.SW.Kernel {result_segment_sizes = dense<1> : vector<2xi32>} @VPU.SW::@builtin_Convert inputs(%76 as %arg3: memref<1x2x62x62xf32, {order = #NCHW, strides = [11532, 3844, 62, 1]}, [@CMX_NN, 0]>) outputs(%77 as %arg4: memref<1x2x62x62xf16, {order = #NCHW, strides = [11532, 3844, 62, 1]}, [@CMX_NN, 0]>) profiling_data(%120 : memref<4xui32, [@CMX_NN, 0]>) on tile 0 -> (memref<1x2x62x62xf16, {order = #NCHW, strides = [11532, 3844, 62, 1]}, [@CMX_NN, 0]>, memref<4xui32, [@CMX_NN, 0]>){
        VPUIP.SW.Kernel.run {attrs = []}(%arg3, %arg4) : memref<1x2x62x62xf32, {order = #NCHW, strides = [11532, 3844, 62, 1]}, [@CMX_NN, 0]>, memref<1x2x62x62xf16, {order = #NCHW, strides = [11532, 3844, 62, 1]}, [@CMX_NN, 0]> loc(#loc0)
      } loc(#loc99)
    } loc(#loc99)
    VPURT.Task waits(%3 : !VPURT.Barrier) updates(%2 : !VPURT.Barrier) attributes {cycleBegin = 2061 : i64, cycleEnd = 2062 : i64, isTrailingSWLayer = false} {
      %results, %profiling_output = VPUIP.SW.Kernel {result_segment_sizes = dense<1> : vector<2xi32>} @VPU.SW::@builtin_Convert inputs(%78 as %arg3: memref<1x1x62x62xf32, {order = #NCHW, strides = [11532, 3844, 62, 1]}, [@CMX_NN, 0]>) outputs(%79 as %arg4: memref<1x1x62x62xf16, {order = #NCHW, strides = [11532, 3844, 62, 1]}, [@CMX_NN, 0]>) profiling_data(%121 : memref<4xui32, [@CMX_NN, 0]>) on tile 0 -> (memref<1x1x62x62xf16, {order = #NCHW, strides = [11532, 3844, 62, 1]}, [@CMX_NN, 0]>, memref<4xui32, [@CMX_NN, 0]>){
        VPUIP.SW.Kernel.run {attrs = []}(%arg3, %arg4) : memref<1x1x62x62xf32, {order = #NCHW, strides = [11532, 3844, 62, 1]}, [@CMX_NN, 0]>, memref<1x1x62x62xf16, {order = #NCHW, strides = [11532, 3844, 62, 1]}, [@CMX_NN, 0]> loc(#loc0)
      } loc(#loc100)
    } loc(#loc100)
    VPURT.Task waits(%2 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%122 : memref<1xui64, @Register>) outputs(%123 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc58)
    } loc(#loc58)
    VPURT.Task attributes {cycleBegin = 2062 : i64, cycleEnd = 4123 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%24 : memref<1x3x62x62xf16, [@CMX_NN, 0]>) outputs(%80 : memref<1x3x62x62xf16, {order = #NCHW, strides = [11904, 3968, 64, 1]}, @DDR>) -> memref<1x3x62x62xf16, {order = #NCHW, strides = [11904, 3968, 64, 1]}, @DDR> loc(#loc5)
    } loc(#loc5)
    VPURT.Task updates(%4 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 0 : i64} inputs(%124 : memref<1xui64, @Register>) outputs(%125 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc61)
    } loc(#loc61)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%126 : memref<1xui64, @Register>) outputs(%127 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc62)
    } loc(#loc62)
    VPURT.Task attributes {cycleBegin = 4123 : i64, cycleEnd = 6220 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%25 : memref<1x3x31x64xf16, {order = #NCHW, strides = [11904, 3968, 64, 1]}, @DDR>) outputs(%27 : memref<1x3x31x64xf16, [@CMX_NN, 0]>) -> memref<1x3x31x64xf16, [@CMX_NN, 0]> loc(#loc101)
    } loc(#loc101)
    VPURT.Task updates(%5 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 0 : i64} inputs(%128 : memref<1xui64, @Register>) outputs(%129 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc63)
    } loc(#loc63)
    VPURT.Task waits(%4 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 1 : i64} inputs(%130 : memref<1xui64, @Register>) outputs(%131 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc64)
    } loc(#loc64)
    VPURT.Task attributes {cycleBegin = 4123 : i64, cycleEnd = 6220 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 1 : i64} inputs(%26 : memref<1x3x31x64xf16, {order = #NCHW, strides = [11904, 3968, 64, 1]}, @DDR>) outputs(%28 : memref<1x3x31x64xf16, [@CMX_NN, 1]>) -> memref<1x3x31x64xf16, [@CMX_NN, 1]> loc(#loc102)
    } loc(#loc102)
    VPURT.Task updates(%5 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 1 : i64} inputs(%132 : memref<1xui64, @Register>) outputs(%133 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc65)
    } loc(#loc65)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%134 : memref<1xui64, @Register>) outputs(%135 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc66)
    } loc(#loc66)
    VPURT.Task attributes {cycleBegin = 6220 : i64, cycleEnd = 7429 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%cst_0 : memref<1x1x1x5376xui8>) outputs(%46 : !VPUIP.DistributedBuffer<1x1x1x5376xui8, {order = #NCHW, strides = [5376, 5376, 5376, 1]}, @CMX_NN, {mode = "DUPLICATED", num_clusters = 2 : i64}>) -> !VPUIP.DistributedBuffer<1x1x1x5376xui8, {order = #NCHW, strides = [5376, 5376, 5376, 1]}, @CMX_NN, {mode = "DUPLICATED", num_clusters = 2 : i64}> loc(#loc103)
    } loc(#loc103)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 0 : i64} inputs(%136 : memref<1xui64, @Register>) outputs(%137 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc67)
    } loc(#loc67)
    VPURT.Task waits(%5 : !VPURT.Barrier) updates(%6 : !VPURT.Barrier) attributes {cycleBegin = 6220 : i64, cycleEnd = 4294973520 : i64, isTrailingSWLayer = false} {
      %220:2 = VPUIP.NCEClusterTask {activation_window_channel_length = 0 : i64, is_permute_quantize, profilingMetadata = #VPUIP.DpuProfilingMetadataAttr<bufferId = 0 : i64, taskId = 1 : i64, maxVariants = 1 : i64, numVariants = 1 : i64, clusterId = 0 : i64>, task_type = #VPUIP.nce_task_type<ELTWISE>} input(%84 : memref<1x64x3x31xf16, #NHWC, [@CMX_NN, 0]>) weights(%82 : memref<1x64x3x31xf16, #NHWC, [@CMX_NN, 0]>) parent_input(%81 : !VPUIP.DistributedBuffer<1x64x3x62xf16, #NHWC, @CMX_NN, {mode = "SEGMENTED", num_tiles = [1, 1, 1, 2], kernel = [1, 1], pads = #VPU.Padding<left = 0 : i64, right = 0 : i64, top = 0 : i64, bottom = 0 : i64>, strides = [1, 1], num_clusters = 2 : i64}>) parent_output(%29 : !VPUIP.DistributedBuffer<1x64x16x62xf16, #NWCH, @CMX_NN, {mode = "SEGMENTED", num_tiles = [1, 1, 1, 2], kernel = [1, 1], pads = #VPU.Padding<left = 0 : i64, right = 0 : i64, top = 0 : i64, bottom = 0 : i64>, strides = [1, 1], num_clusters = 2 : i64, equal_memory_and_compute_view}>) outputs(%30 : memref<1x64x16x31xf16, #NWCH, [@CMX_NN, 0]>) profiling_data(%86 : memref<2xui64, [@CMX_NN, 0]>) -> memref<1x64x16x31xf16, #NWCH, [@CMX_NN, 0]>, memref<2xui64, [@CMX_NN, 0]> variants : {
        DPUTask {cluster_id = 0 : i64, mpe_mode = #VPU.mpe_mode<CUBOID_16x16>, outEnd = [30, 2, 63], outStart = [0, 0, 0], pad = #VPU.Padding<left = 0 : i64, right = 0 : i64, top = 0 : i64, bottom = 0 : i64>, workload_id = 0 : i64} loc(#loc5)
      } PPE : {
        PPETask <ADD> {clamp_high = 2147483647 : i64, clamp_low = -2147483648 : i64, lrelu_mult = 1 : i64, lrelu_shift = 0 : i64, quant_scale = [5.000000e-01]} loc(#loc5)
      } loc(#loc104)
    } loc(#loc104)
    VPURT.Task waits(%5 : !VPURT.Barrier) updates(%6 : !VPURT.Barrier) attributes {cycleBegin = 6220 : i64, cycleEnd = 4294973520 : i64, isTrailingSWLayer = false} {
      %220:2 = VPUIP.NCEClusterTask {activation_window_channel_length = 0 : i64, is_permute_quantize, profilingMetadata = #VPUIP.DpuProfilingMetadataAttr<bufferId = 0 : i64, taskId = 1 : i64, maxVariants = 1 : i64, numVariants = 1 : i64, clusterId = 1 : i64>, task_type = #VPUIP.nce_task_type<ELTWISE>} input(%85 : memref<1x64x3x31xf16, #NHWC, [@CMX_NN, 1]>) weights(%83 : memref<1x64x3x31xf16, #NHWC, [@CMX_NN, 1]>) parent_input(%81 : !VPUIP.DistributedBuffer<1x64x3x62xf16, #NHWC, @CMX_NN, {mode = "SEGMENTED", num_tiles = [1, 1, 1, 2], kernel = [1, 1], pads = #VPU.Padding<left = 0 : i64, right = 0 : i64, top = 0 : i64, bottom = 0 : i64>, strides = [1, 1], num_clusters = 2 : i64}>) parent_output(%29 : !VPUIP.DistributedBuffer<1x64x16x62xf16, #NWCH, @CMX_NN, {mode = "SEGMENTED", num_tiles = [1, 1, 1, 2], kernel = [1, 1], pads = #VPU.Padding<left = 0 : i64, right = 0 : i64, top = 0 : i64, bottom = 0 : i64>, strides = [1, 1], num_clusters = 2 : i64, equal_memory_and_compute_view}>) outputs(%31 : memref<1x64x16x31xf16, #NWCH, [@CMX_NN, 1]>) profiling_data(%87 : memref<2xui64, [@CMX_NN, 1]>) -> memref<1x64x16x31xf16, #NWCH, [@CMX_NN, 1]>, memref<2xui64, [@CMX_NN, 1]> variants : {
        DPUTask {cluster_id = 1 : i64, mpe_mode = #VPU.mpe_mode<CUBOID_16x16>, outEnd = [30, 2, 63], outStart = [0, 0, 0], pad = #VPU.Padding<left = 0 : i64, right = 0 : i64, top = 0 : i64, bottom = 0 : i64>, workload_id = 0 : i64} loc(#loc5)
      } PPE : {
        PPETask <ADD> {clamp_high = 2147483647 : i64, clamp_low = -2147483648 : i64, lrelu_mult = 1 : i64, lrelu_shift = 0 : i64, quant_scale = [5.000000e-01]} loc(#loc5)
      } loc(#loc105)
    } loc(#loc105)
    VPURT.Task waits(%6 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%138 : memref<1xui64, @Register>) outputs(%139 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc62)
    } loc(#loc62)
    VPURT.Task attributes {cycleBegin = 4294973520 : i64, cycleEnd = 4294980393 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%88 : memref<1x16x31x62xf16, {order = #NHWC, strides = [63488, 1, 1024, 16]}, [@CMX_NN, 0]>) outputs(%34 : memref<1x16x31x62xf16, #NHWC, @DDR>) -> memref<1x16x31x62xf16, #NHWC, @DDR> loc(#loc101)
    } loc(#loc101)
    VPURT.Task updates(%7 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 0 : i64} inputs(%140 : memref<1xui64, @Register>) outputs(%141 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc68)
    } loc(#loc68)
    VPURT.Task waits(%6 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 1 : i64} inputs(%142 : memref<1xui64, @Register>) outputs(%143 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc64)
    } loc(#loc64)
    VPURT.Task attributes {cycleBegin = 4294973520 : i64, cycleEnd = 4294980393 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 1 : i64} inputs(%89 : memref<1x16x31x62xf16, {order = #NHWC, strides = [63488, 1, 1024, 16]}, [@CMX_NN, 1]>) outputs(%35 : memref<1x16x31x62xf16, #NHWC, @DDR>) -> memref<1x16x31x62xf16, #NHWC, @DDR> loc(#loc102)
    } loc(#loc102)
    VPURT.Task updates(%7 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 1 : i64} inputs(%144 : memref<1xui64, @Register>) outputs(%145 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc69)
    } loc(#loc69)
    VPURT.Task waits(%7 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%146 : memref<1xui64, @Register>) outputs(%147 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc70)
    } loc(#loc70)
    VPURT.Task attributes {cycleBegin = 4294980393 : i64, cycleEnd = 4294987266 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%32 : memref<1x16x32x62xf16, #NHWC, @DDR>) outputs(%39 : memref<1x16x32x62xf16, #NHWC, [@CMX_NN, 0]>) -> memref<1x16x32x62xf16, #NHWC, [@CMX_NN, 0]> loc(#loc106)
    } loc(#loc106)
    VPURT.Task updates(%8 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 0 : i64} inputs(%148 : memref<1xui64, @Register>) outputs(%149 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc71)
    } loc(#loc71)
    VPURT.Task waits(%7 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 1 : i64} inputs(%150 : memref<1xui64, @Register>) outputs(%151 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc72)
    } loc(#loc72)
    VPURT.Task attributes {cycleBegin = 4294980393 : i64, cycleEnd = 4294987266 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 1 : i64} inputs(%33 : memref<1x16x30x62xf16, #NHWC, @DDR>) outputs(%40 : memref<1x16x30x62xf16, #NHWC, [@CMX_NN, 1]>) -> memref<1x16x30x62xf16, #NHWC, [@CMX_NN, 1]> loc(#loc107)
    } loc(#loc107)
    VPURT.Task updates(%8 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 1 : i64} inputs(%152 : memref<1xui64, @Register>) outputs(%153 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc73)
    } loc(#loc73)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%154 : memref<1xui64, @Register>) outputs(%155 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc74)
    } loc(#loc74)
    VPURT.Task attributes {cycleBegin = 4294987266 : i64, cycleEnd = 4294988254 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%cst : memref<1x1x1x784xui8>) outputs(%54 : !VPUIP.DistributedBuffer<1x1x1x784xui8, {order = #NCHW, strides = [784, 784, 784, 1]}, @CMX_NN, {mode = "DUPLICATED", num_clusters = 2 : i64}>) -> !VPUIP.DistributedBuffer<1x1x1x784xui8, {order = #NCHW, strides = [784, 784, 784, 1]}, @CMX_NN, {mode = "DUPLICATED", num_clusters = 2 : i64}> loc(#loc108)
    } loc(#loc108)
    VPURT.Task updates(%9 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 0 : i64} inputs(%156 : memref<1xui64, @Register>) outputs(%157 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc75)
    } loc(#loc75)
    VPURT.Task waits(%8 : !VPURT.Barrier) updates(%9 : !VPURT.Barrier) attributes {cycleBegin = 4294987266 : i64, cycleEnd = 4295001163 : i64, isTrailingSWLayer = false} {
      %220:2 = VPUIP.NCEClusterTask {is_segmented, kernel_padding = #VPU.Padding<left = 0 : i64, right = 0 : i64, top = 0 : i64, bottom = 0 : i64>, kernel_size = [3, 3], kernel_strides = [1, 1], profilingMetadata = #VPUIP.DpuProfilingMetadataAttr<bufferId = 0 : i64, taskId = 2 : i64, maxVariants = 1 : i64, numVariants = 1 : i64, clusterId = 0 : i64>, task_type = #VPUIP.nce_task_type<CONV>} input(%37 : memref<1x16x32x62xf16, #NHWC, [@CMX_NN, 0]>) weights(%92 : memref<48x16x3x3xf16, {compressionScheme = #VPUIP.CompressionSchemeAttr<axis = 0 : i64, numElems = dense<27> : tensor<48xi64>, alignment = 16 : i64>, order = #NHWC}, [@CMX_NN, 0]>) weights_sparsity_map(%94 : memref<48x1x1x256xi1, [@CMX_NN, 0]>) weight_table(%90 : memref<48x1x1x4xsi32, [@CMX_NN, 0]>) parent_input(%36 : !VPUIP.DistributedBuffer<1x16x62x62xf16, #NHWC, @CMX_NN, {mode = "SEGMENTED", num_tiles = [1, 1, 2, 1], num_clusters = 2 : i64, alignment = [1, 1, 2, 1]}>) parent_output(%41 : !VPUIP.DistributedBuffer<1x48x60x60xf16, #NHWC, @CMX_NN, {mode = "SEGMENTED", num_tiles = [1, 1, 2, 1], num_clusters = 2 : i64}>) outputs(%44 : memref<1x48x30x60xf16, #NHWC, [@CMX_NN, 0]>) profiling_data(%96 : memref<2xui64, [@CMX_NN, 0]>) -> memref<1x48x30x60xf16, #NHWC, [@CMX_NN, 0]>, memref<2xui64, [@CMX_NN, 0]> variants : {
        DPUTask {cluster_id = 0 : i64, mpe_mode = #VPU.mpe_mode<CUBOID_16x16>, outEnd = [59, 29, 47], outStart = [0, 0, 0], pad = #VPU.Padding<left = 0 : i64, right = 0 : i64, top = 0 : i64, bottom = 0 : i64>, workload_id = 0 : i64} loc(#loc17)
      } PPE : {
        PPETask <LRELU> {clamp_high = 2147483647 : i64, clamp_low = -2147483648 : i64, fp_prelu_alpha = 1.000000e+00 : f64, lrelu_mult = 1 : i64, lrelu_shift = 0 : i64} loc(#loc17)
      } loc(#loc109)
    } loc(#loc109)
    VPURT.Task waits(%8 : !VPURT.Barrier) updates(%9 : !VPURT.Barrier) attributes {cycleBegin = 4294987266 : i64, cycleEnd = 4295001163 : i64, isTrailingSWLayer = false} {
      %220:2 = VPUIP.NCEClusterTask {is_segmented, kernel_padding = #VPU.Padding<left = 0 : i64, right = 0 : i64, top = 0 : i64, bottom = 0 : i64>, kernel_size = [3, 3], kernel_strides = [1, 1], profilingMetadata = #VPUIP.DpuProfilingMetadataAttr<bufferId = 0 : i64, taskId = 2 : i64, maxVariants = 1 : i64, numVariants = 1 : i64, clusterId = 1 : i64>, task_type = #VPUIP.nce_task_type<CONV>} input(%38 : memref<1x16x30x62xf16, #NHWC, [@CMX_NN, 1]>) weights(%93 : memref<48x16x3x3xf16, {compressionScheme = #VPUIP.CompressionSchemeAttr<axis = 0 : i64, numElems = dense<27> : tensor<48xi64>, alignment = 16 : i64>, order = #NHWC}, [@CMX_NN, 1]>) weights_sparsity_map(%95 : memref<48x1x1x256xi1, [@CMX_NN, 1]>) weight_table(%91 : memref<48x1x1x4xsi32, [@CMX_NN, 1]>) parent_input(%36 : !VPUIP.DistributedBuffer<1x16x62x62xf16, #NHWC, @CMX_NN, {mode = "SEGMENTED", num_tiles = [1, 1, 2, 1], num_clusters = 2 : i64, alignment = [1, 1, 2, 1]}>) parent_output(%41 : !VPUIP.DistributedBuffer<1x48x60x60xf16, #NHWC, @CMX_NN, {mode = "SEGMENTED", num_tiles = [1, 1, 2, 1], num_clusters = 2 : i64}>) outputs(%45 : memref<1x48x30x60xf16, #NHWC, [@CMX_NN, 1]>) profiling_data(%97 : memref<2xui64, [@CMX_NN, 1]>) -> memref<1x48x30x60xf16, #NHWC, [@CMX_NN, 1]>, memref<2xui64, [@CMX_NN, 1]> variants : {
        DPUTask {cluster_id = 1 : i64, mpe_mode = #VPU.mpe_mode<CUBOID_16x16>, outEnd = [59, 59, 47], outStart = [0, 30, 0], pad = #VPU.Padding<left = 0 : i64, right = 0 : i64, top = 0 : i64, bottom = 0 : i64>, workload_id = 0 : i64} loc(#loc17)
      } PPE : {
        PPETask <LRELU> {clamp_high = 2147483647 : i64, clamp_low = -2147483648 : i64, fp_prelu_alpha = 1.000000e+00 : f64, lrelu_mult = 1 : i64, lrelu_shift = 0 : i64} loc(#loc17)
      } loc(#loc110)
    } loc(#loc110)
    VPURT.Task waits(%9 : !VPURT.Barrier) updates(%10 : !VPURT.Barrier) attributes {cycleBegin = 4295001163 : i64, cycleEnd = 8589968463 : i64, isTrailingSWLayer = false} {
      %220:2 = VPUIP.NCEClusterTask {activation_window_channel_length = 27 : i64, is_segmented, is_superdense, kernel_padding = #VPU.Padding<left = 0 : i64, right = 1 : i64, top = 0 : i64, bottom = 1 : i64>, kernel_size = [3, 3], kernel_strides = [2, 2], profilingMetadata = #VPUIP.DpuProfilingMetadataAttr<bufferId = 0 : i64, taskId = 3 : i64, maxVariants = 2 : i64, numVariants = 2 : i64, clusterId = 0 : i64>, task_type = #VPUIP.nce_task_type<MAXPOOL>} input(%42 : memref<1x48x30x60xf16, #NHWC, [@CMX_NN, 0]>) weight_table(%98 : memref<48x1x1x4xsi32, [@CMX_NN, 0]>) activation_window(%100 : memref<1x1x1x16xui8, [@CMX_NN, 0]>) parent_input(%41 : !VPUIP.DistributedBuffer<1x48x60x60xf16, #NHWC, @CMX_NN, {mode = "SEGMENTED", num_tiles = [1, 1, 2, 1], num_clusters = 2 : i64}>) parent_output(%47 : !VPUIP.DistributedBuffer<1x48x30x30xf16, #NCHW, @CMX_NN, {mode = "SEGMENTED", num_tiles = [1, 1, 2, 1], num_clusters = 2 : i64}>) outputs(%52 : memref<1x48x15x30xf16, [@CMX_NN, 0]>) profiling_data(%102 : memref<4xui64, [@CMX_NN, 0]>) -> memref<1x48x15x30xf16, [@CMX_NN, 0]>, memref<4xui64, [@CMX_NN, 0]> variants : {
        DPUTask {cluster_id = 0 : i64, mpe_mode = #VPU.mpe_mode<CUBOID_16x16>, outEnd = [29, 14, 31], outStart = [0, 0, 0], pad = #VPU.Padding<left = 0 : i64, right = 1 : i64, top = 0 : i64, bottom = 0 : i64>, workload_id = 0 : i64} loc(#loc8)
        DPUTask {cluster_id = 0 : i64, mpe_mode = #VPU.mpe_mode<CUBOID_16x16>, outEnd = [29, 14, 47], outStart = [0, 0, 32], pad = #VPU.Padding<left = 0 : i64, right = 1 : i64, top = 0 : i64, bottom = 0 : i64>, workload_id = 1 : i64} loc(#loc8)
      } PPE : {
        PPETask <NOOP> {clamp_high = 2147483647 : i64, clamp_low = -2147483648 : i64, fp_prelu_alpha = 1.000000e+00 : f64, lrelu_mult = 1 : i64, lrelu_shift = 0 : i64} loc(#loc8)
      } loc(#loc111)
    } loc(#loc111)
    VPURT.Task waits(%9 : !VPURT.Barrier) updates(%10 : !VPURT.Barrier) attributes {cycleBegin = 4295001163 : i64, cycleEnd = 8589968463 : i64, isTrailingSWLayer = false} {
      %220:2 = VPUIP.NCEClusterTask {activation_window_channel_length = 27 : i64, is_segmented, is_superdense, kernel_padding = #VPU.Padding<left = 0 : i64, right = 1 : i64, top = 0 : i64, bottom = 1 : i64>, kernel_size = [3, 3], kernel_strides = [2, 2], profilingMetadata = #VPUIP.DpuProfilingMetadataAttr<bufferId = 0 : i64, taskId = 3 : i64, maxVariants = 2 : i64, numVariants = 2 : i64, clusterId = 1 : i64>, task_type = #VPUIP.nce_task_type<MAXPOOL>} input(%43 : memref<1x48x30x60xf16, #NHWC, [@CMX_NN, 1]>) weight_table(%99 : memref<48x1x1x4xsi32, [@CMX_NN, 1]>) activation_window(%101 : memref<1x1x1x16xui8, [@CMX_NN, 1]>) parent_input(%41 : !VPUIP.DistributedBuffer<1x48x60x60xf16, #NHWC, @CMX_NN, {mode = "SEGMENTED", num_tiles = [1, 1, 2, 1], num_clusters = 2 : i64}>) parent_output(%47 : !VPUIP.DistributedBuffer<1x48x30x30xf16, #NCHW, @CMX_NN, {mode = "SEGMENTED", num_tiles = [1, 1, 2, 1], num_clusters = 2 : i64}>) outputs(%53 : memref<1x48x15x30xf16, [@CMX_NN, 1]>) profiling_data(%103 : memref<4xui64, [@CMX_NN, 1]>) -> memref<1x48x15x30xf16, [@CMX_NN, 1]>, memref<4xui64, [@CMX_NN, 1]> variants : {
        DPUTask {cluster_id = 1 : i64, mpe_mode = #VPU.mpe_mode<CUBOID_16x16>, outEnd = [29, 29, 31], outStart = [0, 15, 0], pad = #VPU.Padding<left = 0 : i64, right = 1 : i64, top = 0 : i64, bottom = 1 : i64>, workload_id = 0 : i64} loc(#loc8)
        DPUTask {cluster_id = 1 : i64, mpe_mode = #VPU.mpe_mode<CUBOID_16x16>, outEnd = [29, 29, 47], outStart = [0, 15, 32], pad = #VPU.Padding<left = 0 : i64, right = 1 : i64, top = 0 : i64, bottom = 1 : i64>, workload_id = 1 : i64} loc(#loc8)
      } PPE : {
        PPETask <NOOP> {clamp_high = 2147483647 : i64, clamp_low = -2147483648 : i64, fp_prelu_alpha = 1.000000e+00 : f64, lrelu_mult = 1 : i64, lrelu_shift = 0 : i64} loc(#loc8)
      } loc(#loc112)
    } loc(#loc112)
    VPURT.Task waits(%10 : !VPURT.Barrier) attributes {cycleBegin = 8589968463 : i64, cycleEnd = 8589969415 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 0 : i64} inputs(%21 : memref<8xui64, [@CMX_NN, 0]>) outputs(%15 : memref<8xui64, @DDR>) -> memref<8xui64, @DDR> loc(#loc113)
    } loc(#loc113)
    VPURT.Task waits(%10 : !VPURT.Barrier) attributes {cycleBegin = 8589968463 : i64, cycleEnd = 8589969415 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 1 : i64} inputs(%22 : memref<8xui64, [@CMX_NN, 1]>) outputs(%16 : memref<8xui64, @DDR>) -> memref<8xui64, @DDR> loc(#loc114)
    } loc(#loc114)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%158 : memref<1xui64, @Register>) outputs(%159 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc76)
    } loc(#loc76)
    VPURT.Task attributes {cycleBegin = 8589969415 : i64, cycleEnd = 8589974525 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%50 : memref<1x48x15x30xf16, [@CMX_NN, 0]>) outputs(%55 : memref<1x48x15x30xf16, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR>) -> memref<1x48x15x30xf16, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR> loc(#loc115)
    } loc(#loc115)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 0 : i64} inputs(%160 : memref<1xui64, @Register>) outputs(%161 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc77)
    } loc(#loc77)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 1 : i64} inputs(%162 : memref<1xui64, @Register>) outputs(%163 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc78)
    } loc(#loc78)
    VPURT.Task attributes {cycleBegin = 8589969415 : i64, cycleEnd = 8589974525 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 1 : i64} inputs(%51 : memref<1x48x15x30xf16, [@CMX_NN, 1]>) outputs(%56 : memref<1x48x15x30xf16, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR>) -> memref<1x48x15x30xf16, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR> loc(#loc116)
    } loc(#loc116)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 1 : i64} inputs(%164 : memref<1xui64, @Register>) outputs(%165 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc79)
    } loc(#loc79)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%166 : memref<1xui64, @Register>) outputs(%167 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc76)
    } loc(#loc76)
    VPURT.Task attributes {cycleBegin = 8589974525 : i64, cycleEnd = 8589979635 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%48 : memref<1x48x15x30xf16, [@CMX_NN, 0]>) outputs(%61 : memref<1x48x15x30xf16, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR>) -> memref<1x48x15x30xf16, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR> loc(#loc115)
    } loc(#loc115)
    VPURT.Task updates(%11 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 0 : i64} inputs(%168 : memref<1xui64, @Register>) outputs(%169 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc80)
    } loc(#loc80)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 1 : i64} inputs(%170 : memref<1xui64, @Register>) outputs(%171 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc78)
    } loc(#loc78)
    VPURT.Task attributes {cycleBegin = 8589974525 : i64, cycleEnd = 8589979635 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 1 : i64} inputs(%49 : memref<1x48x15x30xf16, [@CMX_NN, 1]>) outputs(%62 : memref<1x48x15x30xf16, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR>) -> memref<1x48x15x30xf16, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR> loc(#loc116)
    } loc(#loc116)
    VPURT.Task updates(%11 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 1 : i64} inputs(%172 : memref<1xui64, @Register>) outputs(%173 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc81)
    } loc(#loc81)
    VPURT.Task waits(%11 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%174 : memref<1xui64, @Register>) outputs(%175 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc76)
    } loc(#loc76)
    VPURT.Task attributes {cycleBegin = 8589979635 : i64, cycleEnd = 8589982527 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%104 : memref<1x48x7x30xf16, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR>) outputs(%59 : memref<1x48x7x30xf16, [@CMX_NN, 0]>) -> memref<1x48x7x30xf16, [@CMX_NN, 0]> loc(#loc115)
    } loc(#loc115)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 0 : i64} inputs(%176 : memref<1xui64, @Register>) outputs(%177 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc82)
    } loc(#loc82)
    VPURT.Task waits(%11 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 1 : i64} inputs(%178 : memref<1xui64, @Register>) outputs(%179 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc78)
    } loc(#loc78)
    VPURT.Task attributes {cycleBegin = 8589979635 : i64, cycleEnd = 8589982527 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 1 : i64} inputs(%105 : memref<1x48x7x30xf16, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR>) outputs(%60 : memref<1x48x7x30xf16, [@CMX_NN, 1]>) -> memref<1x48x7x30xf16, [@CMX_NN, 1]> loc(#loc116)
    } loc(#loc116)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 1 : i64} inputs(%180 : memref<1xui64, @Register>) outputs(%181 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc83)
    } loc(#loc83)
    VPURT.Task waits(%11 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%182 : memref<1xui64, @Register>) outputs(%183 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc76)
    } loc(#loc76)
    VPURT.Task attributes {cycleBegin = 8589982527 : i64, cycleEnd = 8589985696 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%106 : memref<1x48x8x30xf16, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR>) outputs(%65 : memref<1x48x8x30xf16, [@CMX_NN, 0]>) -> memref<1x48x8x30xf16, [@CMX_NN, 0]> loc(#loc115)
    } loc(#loc115)
    VPURT.Task updates(%12 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 0 : i64} inputs(%184 : memref<1xui64, @Register>) outputs(%185 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc84)
    } loc(#loc84)
    VPURT.Task waits(%11 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 1 : i64} inputs(%186 : memref<1xui64, @Register>) outputs(%187 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc78)
    } loc(#loc78)
    VPURT.Task attributes {cycleBegin = 8589982527 : i64, cycleEnd = 8589985696 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 1 : i64} inputs(%107 : memref<1x48x8x30xf16, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR>) outputs(%66 : memref<1x48x8x30xf16, [@CMX_NN, 1]>) -> memref<1x48x8x30xf16, [@CMX_NN, 1]> loc(#loc116)
    } loc(#loc116)
    VPURT.Task updates(%12 : !VPURT.Barrier) attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 1 : i64} inputs(%188 : memref<1xui64, @Register>) outputs(%189 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc85)
    } loc(#loc85)
    VPURT.Task waits(%12 : !VPURT.Barrier) updates(%13 : !VPURT.Barrier) attributes {cycleBegin = 8589985696 : i64, cycleEnd = 8589985697 : i64, isTrailingSWLayer = false} {
      %results, %profiling_output = VPUIP.SW.Kernel {result_segment_sizes = dense<1> : vector<2xi32>} @VPU.SW::@builtin_Convert inputs(%63 as %arg3: memref<1x48x8x30xf16, [@CMX_NN, 0]>) outputs(%73 as %arg4: memref<1x48x8x30xf32, [@CMX_NN, 0]>) profiling_data(%190 : memref<4xui32, [@CMX_NN, 0]>) on tile 0 -> (memref<1x48x8x30xf32, [@CMX_NN, 0]>, memref<4xui32, [@CMX_NN, 0]>){
        VPUIP.SW.Kernel.run(%arg3, %arg4) : memref<1x48x8x30xf16, [@CMX_NN, 0]>, memref<1x48x8x30xf32, [@CMX_NN, 0]> loc(#loc0)
      } loc(#loc117)
    } loc(#loc117)
    VPURT.Task waits(%12 : !VPURT.Barrier) updates(%13 : !VPURT.Barrier) attributes {cycleBegin = 8589985696 : i64, cycleEnd = 8589985697 : i64, isTrailingSWLayer = false} {
      %results, %profiling_output = VPUIP.SW.Kernel {result_segment_sizes = dense<1> : vector<2xi32>} @VPU.SW::@builtin_Convert inputs(%64 as %arg3: memref<1x48x8x30xf16, [@CMX_NN, 1]>) outputs(%74 as %arg4: memref<1x48x8x30xf32, [@CMX_NN, 1]>) profiling_data(%191 : memref<4xui32, [@CMX_NN, 1]>) on tile 1 -> (memref<1x48x8x30xf32, [@CMX_NN, 1]>, memref<4xui32, [@CMX_NN, 1]>){
        VPUIP.SW.Kernel.run(%arg3, %arg4) : memref<1x48x8x30xf16, [@CMX_NN, 1]>, memref<1x48x8x30xf32, [@CMX_NN, 1]> loc(#loc0)
      } loc(#loc118)
    } loc(#loc118)
    VPURT.Task waits(%12 : !VPURT.Barrier) updates(%13 : !VPURT.Barrier) attributes {cycleBegin = 8589985696 : i64, cycleEnd = 8589985697 : i64, isTrailingSWLayer = false} {
      %results, %profiling_output = VPUIP.SW.Kernel {result_segment_sizes = dense<1> : vector<2xi32>} @VPU.SW::@builtin_Convert inputs(%57 as %arg3: memref<1x48x7x30xf16, [@CMX_NN, 0]>) outputs(%69 as %arg4: memref<1x48x7x30xf32, [@CMX_NN, 0]>) profiling_data(%192 : memref<4xui32, [@CMX_NN, 0]>) on tile 0 -> (memref<1x48x7x30xf32, [@CMX_NN, 0]>, memref<4xui32, [@CMX_NN, 0]>){
        VPUIP.SW.Kernel.run(%arg3, %arg4) : memref<1x48x7x30xf16, [@CMX_NN, 0]>, memref<1x48x7x30xf32, [@CMX_NN, 0]> loc(#loc0)
      } loc(#loc119)
    } loc(#loc119)
    VPURT.Task waits(%12 : !VPURT.Barrier) updates(%13 : !VPURT.Barrier) attributes {cycleBegin = 8589985696 : i64, cycleEnd = 8589985697 : i64, isTrailingSWLayer = false} {
      %results, %profiling_output = VPUIP.SW.Kernel {result_segment_sizes = dense<1> : vector<2xi32>} @VPU.SW::@builtin_Convert inputs(%58 as %arg3: memref<1x48x7x30xf16, [@CMX_NN, 1]>) outputs(%70 as %arg4: memref<1x48x7x30xf32, [@CMX_NN, 1]>) profiling_data(%193 : memref<4xui32, [@CMX_NN, 1]>) on tile 1 -> (memref<1x48x7x30xf32, [@CMX_NN, 1]>, memref<4xui32, [@CMX_NN, 1]>){
        VPUIP.SW.Kernel.run(%arg3, %arg4) : memref<1x48x7x30xf16, [@CMX_NN, 1]>, memref<1x48x7x30xf32, [@CMX_NN, 1]> loc(#loc0)
      } loc(#loc120)
    } loc(#loc120)
    VPURT.Task waits(%13 : !VPURT.Barrier) attributes {cycleBegin = 8589985697 : i64, cycleEnd = 8589986651 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 0 : i64} inputs(%19 : memref<16xui32, [@CMX_NN, 0]>) outputs(%17 : memref<16xui32, @DDR>) -> memref<16xui32, @DDR> loc(#loc121)
    } loc(#loc121)
    VPURT.Task waits(%13 : !VPURT.Barrier) attributes {cycleBegin = 8589985697 : i64, cycleEnd = 8589986651 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 1 : i64} inputs(%20 : memref<16xui32, [@CMX_NN, 1]>) outputs(%18 : memref<16xui32, @DDR>) -> memref<16xui32, @DDR> loc(#loc122)
    } loc(#loc122)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%194 : memref<1xui64, @Register>) outputs(%195 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc90)
    } loc(#loc90)
    VPURT.Task attributes {cycleBegin = 8589986651 : i64, cycleEnd = 8589989820 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%71 : memref<1x48x8x30xf32, [@CMX_NN, 0]>) outputs(%108 : memref<1x48x8x30xf32, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR>) -> memref<1x48x8x30xf32, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR> loc(#loc123)
    } loc(#loc123)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 0 : i64} inputs(%196 : memref<1xui64, @Register>) outputs(%197 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc91)
    } loc(#loc91)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 1 : i64} inputs(%198 : memref<1xui64, @Register>) outputs(%199 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc92)
    } loc(#loc92)
    VPURT.Task attributes {cycleBegin = 8589986651 : i64, cycleEnd = 8589989820 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 1 : i64} inputs(%72 : memref<1x48x8x30xf32, [@CMX_NN, 1]>) outputs(%109 : memref<1x48x8x30xf32, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR>) -> memref<1x48x8x30xf32, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR> loc(#loc124)
    } loc(#loc124)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 1 : i64} inputs(%200 : memref<1xui64, @Register>) outputs(%201 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc93)
    } loc(#loc93)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%202 : memref<1xui64, @Register>) outputs(%203 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc90)
    } loc(#loc90)
    VPURT.Task attributes {cycleBegin = 8589989820 : i64, cycleEnd = 8589992712 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%67 : memref<1x48x7x30xf32, [@CMX_NN, 0]>) outputs(%110 : memref<1x48x7x30xf32, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR>) -> memref<1x48x7x30xf32, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR> loc(#loc123)
    } loc(#loc123)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 0 : i64} inputs(%204 : memref<1xui64, @Register>) outputs(%205 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc94)
    } loc(#loc94)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 0 : i64} inputs(%206 : memref<26xui64, [@CMX_NN, 0]>) outputs(%207 : memref<26xui64>) -> memref<26xui64> loc(#loc95)
    } loc(#loc95)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 1 : i64} inputs(%208 : memref<1xui64, @Register>) outputs(%209 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc92)
    } loc(#loc92)
    VPURT.Task attributes {cycleBegin = 8589989820 : i64, cycleEnd = 8589992712 : i64, isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 1 : i64} inputs(%68 : memref<1x48x7x30xf32, [@CMX_NN, 1]>) outputs(%111 : memref<1x48x7x30xf32, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR>) -> memref<1x48x7x30xf32, {order = #NCHW, strides = [43200, 900, 30, 1]}, @DDR> loc(#loc124)
    } loc(#loc124)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 1 : i64} inputs(%210 : memref<1xui64, @Register>) outputs(%211 : memref<1xui64, [@CMX_NN, 0]>) -> memref<1xui64, [@CMX_NN, 0]> loc(#loc96)
    } loc(#loc96)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {port = 1 : i64} inputs(%212 : memref<20xui64, [@CMX_NN, 0]>) outputs(%213 : memref<20xui64>) -> memref<20xui64> loc(#loc97)
    } loc(#loc97)
    VPURT.Task attributes {isTrailingSWLayer = false} {
      %220 = VPUIP.NNDMA {is_out_of_order, port = 0 : i64} inputs(%214 : memref<1xui32, @Register>) outputs(%215 : memref<1xui32>) -> memref<1xui32> loc(#loc3)
    } loc(#loc3)
    return %arg1, %arg2 : memref<1x48x30x30xf32, @DDR>, memref<176xui32> loc(#loc10)
  } loc(#loc0)
} loc(#loc0)
#loc1 = loc("combinedProfilingDataOutputInfo")
#loc3 = loc("PROFWORKPOINT_READ")
#loc4 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_expand_copy_3_2"])
#loc5 = loc(fused["conv1/WithoutBiases", "t_Convolution"])
#loc6 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_fused_constant", "_fused_tile"])
#loc7 = loc(fused["pool1", "t_MaxPool", "_fused_constant", "_fused_tile"])
#loc8 = loc(fused["pool1", "t_MaxPool"])
#loc9 = loc("dpuProfilingCMX2DDR0")
#loc10 = loc("output")
#loc11 = loc(fused["pool1", "t_MaxPool", "_fused_constant"])
#loc12 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_fused_constant"])
#loc13 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_constant_permute_3_2"])
#loc14 = loc("actshaveProfilingCMX2DDR0")
#loc15 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_outputBuff_cluster_0"])
#loc16 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_outputBuff_cluster_1"])
#loc17 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]"])
#loc18 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_input_cluster_0"])
#loc19 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_input_cluster_1"])
#loc20 = loc(fused["pool1", "t_MaxPool", "_input_cluster_0"])
#loc21 = loc(fused["pool1", "t_MaxPool", "_input_cluster_1"])
#loc22 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_outputBuff_cluster_0"])
#loc23 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_outputBuff_cluster_1"])
#loc24 = loc(fused["pool1", "t_MaxPool", "_outputBuff_cluster_0"])
#loc25 = loc(fused["pool1", "t_MaxPool", "_outputBuff_cluster_1"])
#loc26 = loc(fused["output", "PROF_0_4_3_1", "_input_cluster_0"])
#loc27 = loc(fused["output", "PROF_0_4_3_1", "_input_cluster_1"])
#loc28 = loc(fused["output", "PROF_0_4_2_0", "_input_cluster_0"])
#loc29 = loc(fused["output", "PROF_0_4_2_0", "_input_cluster_1"])
#loc30 = loc(fused["output", "PROF_0_4_3_1", "_outputBuff_cluster_0"])
#loc31 = loc(fused["output", "PROF_0_4_3_1", "_outputBuff_cluster_1"])
#loc32 = loc(fused["output", "PROF_0_4_2_0", "_outputBuff_cluster_0"])
#loc33 = loc(fused["output", "PROF_0_4_2_0", "_outputBuff_cluster_1"])
#loc34 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_expand_subview_3_2"])
#loc35 = loc(fused["conv1/WithoutBiases", "t_Convolution", "cast number of input tiles"])
#loc36 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_weights_cluster_0"])
#loc37 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_weights_cluster_1"])
#loc38 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_input_cluster_0"])
#loc39 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_input_cluster_1"])
#loc40 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_profilingBuff_cluster_0"])
#loc41 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_profilingBuff_cluster_1"])
#loc42 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_weightTable_cluster_0"])
#loc43 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_weightTable_cluster_1"])
#loc44 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_weights_cluster_0"])
#loc45 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_weights_cluster_1"])
#loc46 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_weightsSparsityMap_cluster_0"])
#loc47 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_weightsSparsityMap_cluster_1"])
#loc48 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_profilingBuff_cluster_0"])
#loc49 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_profilingBuff_cluster_1"])
#loc50 = loc(fused["pool1", "t_MaxPool", "_weightTable_cluster_0"])
#loc51 = loc(fused["pool1", "t_MaxPool", "_weightTable_cluster_1"])
#loc52 = loc(fused["pool1", "t_MaxPool", "_activationWindow_cluster_0"])
#loc53 = loc(fused["pool1", "t_MaxPool", "_activationWindow_cluster_1"])
#loc54 = loc(fused["pool1", "t_MaxPool", "_profilingBuff_cluster_0"])
#loc55 = loc(fused["pool1", "t_MaxPool", "_profilingBuff_cluster_1"])
#loc56 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_expand_copy_3_2", "PROFTASKBEGIN"])
#loc57 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_expand_copy_3_2", "PROFTASKEND_13"])
#loc58 = loc(fused["conv1/WithoutBiases", "t_Convolution", "PROFTASKBEGIN"])
#loc59 = loc(fused["conv1/WithoutBiases", "t_Convolution", "PROFTASKEND_0"])
#loc60 = loc(fused["conv1/WithoutBiases", "t_Convolution", "PROF_0_4_0_<NONE>", "_view_cast"])
#loc61 = loc(fused["conv1/WithoutBiases", "t_Convolution", "PROFTASKEND_1"])
#loc62 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_cluster_0", "PROFTASKBEGIN"])
#loc63 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_cluster_0", "PROFTASKEND_2"])
#loc64 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_cluster_1", "PROFTASKBEGIN"])
#loc65 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_cluster_1", "PROFTASKEND_14"])
#loc66 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_fused_constant", "_fused_tile", "_broadcast_copy_to_CMX[0,1]", "PROFTASKBEGIN"])
#loc67 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_fused_constant", "_fused_tile", "_broadcast_copy_to_CMX[0,1]", "PROFTASKEND_3"])
#loc68 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_cluster_0", "PROFTASKEND_4"])
#loc69 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_cluster_1", "PROFTASKEND_15"])
#loc70 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_cluster_0", "PROFTASKBEGIN"])
#loc71 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_cluster_0", "PROFTASKEND_5"])
#loc72 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_cluster_1", "PROFTASKBEGIN"])
#loc73 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_cluster_1", "PROFTASKEND_16"])
#loc74 = loc(fused["pool1", "t_MaxPool", "_fused_constant", "_fused_tile", "_broadcast_copy_to_CMX[0,1]", "PROFTASKBEGIN"])
#loc75 = loc(fused["pool1", "t_MaxPool", "_fused_constant", "_fused_tile", "_broadcast_copy_to_CMX[0,1]", "PROFTASKEND_6"])
#loc76 = loc(fused["pool1", "t_MaxPool", "_cluster_0", "PROFTASKBEGIN"])
#loc77 = loc(fused["pool1", "t_MaxPool", "_cluster_0", "PROFTASKEND_7"])
#loc78 = loc(fused["pool1", "t_MaxPool", "_cluster_1", "PROFTASKBEGIN"])
#loc79 = loc(fused["pool1", "t_MaxPool", "_cluster_1", "PROFTASKEND_17"])
#loc80 = loc(fused["pool1", "t_MaxPool", "_cluster_0", "PROFTASKEND_8"])
#loc81 = loc(fused["pool1", "t_MaxPool", "_cluster_1", "PROFTASKEND_18"])
#loc82 = loc(fused["pool1", "t_MaxPool", "_cluster_0", "PROFTASKEND_9"])
#loc83 = loc(fused["pool1", "t_MaxPool", "_cluster_1", "PROFTASKEND_19"])
#loc84 = loc(fused["pool1", "t_MaxPool", "_cluster_0", "PROFTASKEND_10"])
#loc85 = loc(fused["pool1", "t_MaxPool", "_cluster_1", "PROFTASKEND_20"])
#loc86 = loc(fused["output", "PROF_0_4_2_0", "_profilingBuff_cluster_0"])
#loc87 = loc(fused["output", "PROF_0_4_2_0", "_profilingBuff_cluster_1"])
#loc88 = loc(fused["output", "PROF_0_4_3_1", "_profilingBuff_cluster_0"])
#loc89 = loc(fused["output", "PROF_0_4_3_1", "_profilingBuff_cluster_1"])
#loc90 = loc(fused["output", "_cluster_0", "PROFTASKBEGIN"])
#loc91 = loc(fused["output", "_cluster_0", "PROFTASKEND_11"])
#loc92 = loc(fused["output", "_cluster_1", "PROFTASKBEGIN"])
#loc93 = loc(fused["output", "_cluster_1", "PROFTASKEND_21"])
#loc94 = loc(fused["output", "_cluster_0", "PROFTASKEND_12"])
#loc95 = loc("dmaProfilingCMX2DDR0")
#loc96 = loc(fused["output", "_cluster_1", "PROFTASKEND_22"])
#loc97 = loc("dmaProfilingCMX2DDR208")
#loc98 = loc("newProfilingBuffer")
#loc99 = loc(fused["conv1/WithoutBiases", "t_Convolution", "PROF_0_4_0_0"])
#loc100 = loc(fused["conv1/WithoutBiases", "t_Convolution", "PROF_0_4_1_1"])
#loc101 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_cluster_0"])
#loc102 = loc(fused["conv1/WithoutBiases", "t_Convolution", "_cluster_1"])
#loc103 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_fused_constant", "_fused_tile", "_broadcast_copy_to_CMX[0,1]"])
#loc104 = loc(fused["conv1/WithoutBiases", "t_Convolution", "cluster_0"])
#loc105 = loc(fused["conv1/WithoutBiases", "t_Convolution", "cluster_1"])
#loc106 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_cluster_0"])
#loc107 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "_cluster_1"])
#loc108 = loc(fused["pool1", "t_MaxPool", "_fused_constant", "_fused_tile", "_broadcast_copy_to_CMX[0,1]"])
#loc109 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "cluster_0"])
#loc110 = loc(fused["conv1/WithoutBiases", "t_Convolution", "output tile [0, 0, 0, 0]", "cluster_1"])
#loc111 = loc(fused["pool1", "t_MaxPool", "cluster_0"])
#loc112 = loc(fused["pool1", "t_MaxPool", "cluster_1"])
#loc113 = loc(fused["dpuProfilingCMX2DDR0", "_cluster_0"])
#loc114 = loc(fused["dpuProfilingCMX2DDR0", "_cluster_1"])
#loc115 = loc(fused["pool1", "t_MaxPool", "_cluster_0"])
#loc116 = loc(fused["pool1", "t_MaxPool", "_cluster_1"])
#loc117 = loc(fused["output", "PROF_0_4_2_0", "cluster_0"])
#loc118 = loc(fused["output", "PROF_0_4_2_0", "cluster_1"])
#loc119 = loc(fused["output", "PROF_0_4_3_1", "cluster_0"])
#loc120 = loc(fused["output", "PROF_0_4_3_1", "cluster_1"])
#loc121 = loc(fused["actshaveProfilingCMX2DDR0", "_cluster_0"])
#loc122 = loc(fused["actshaveProfilingCMX2DDR0", "_cluster_1"])
#loc123 = loc(fused["output", "_cluster_0"])
#loc124 = loc(fused["output", "_cluster_1"])
