Running: /home/jharvard/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/jharvard/ahd/FinalProject/SingleCycleCPU_isim_beh.exe -prj /home/jharvard/ahd/FinalProject/SingleCycleCPU_beh.prj work.SingleCycleCPU 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/jharvard/ahd/FinalProject/SingleCycle_PKG.vhd" into library work
Parsing VHDL file "/home/jharvard/ahd/FinalProject/BinaryMUX.vhd" into library work
Parsing VHDL file "/home/jharvard/ahd/FinalProject/Sign_Extension.vhd" into library work
Parsing VHDL file "/home/jharvard/ahd/FinalProject/Program_Counter.vhd" into library work
Parsing VHDL file "/home/jharvard/ahd/FinalProject/InstrMemory.vhd" into library work
Parsing VHDL file "/home/jharvard/ahd/FinalProject/GPRegisters.vhd" into library work
Parsing VHDL file "/home/jharvard/ahd/FinalProject/DataMemory.vhd" into library work
Parsing VHDL file "/home/jharvard/ahd/FinalProject/ControlUnit.vhd" into library work
Parsing VHDL file "/home/jharvard/ahd/FinalProject/ALUControl.vhd" into library work
Parsing VHDL file "/home/jharvard/ahd/FinalProject/ALU.vhd" into library work
Parsing VHDL file "/home/jharvard/ahd/FinalProject/SingleCycleCPU.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 38688 KB
Fuse CPU Usage: 1230 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package singlecycle_pkg
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity InstrMemory [instrmemory_default]
Compiling architecture behavioral of entity Sign_Extension [sign_extension_default]
Compiling architecture behavioral of entity BinaryMUX [binarymux_default]
Compiling architecture behavioral of entity Program_Counter [program_counter_default]
Compiling architecture behavioral of entity DataMemory [datamemory_default]
Compiling architecture behavioral of entity GPRegisters [gpregisters_default]
Compiling architecture behavioral of entity ControlUnit [controlunit_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity ALUControl [alucontrol_default]
Compiling architecture behavioral of entity singlecyclecpu
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 25 VHDL Units
Built simulation executable /home/jharvard/ahd/FinalProject/SingleCycleCPU_isim_beh.exe
Fuse Memory Usage: 93480 KB
Fuse CPU Usage: 1380 ms
GCC CPU Usage: 560 ms
