#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jul 28 00:06:01 2022
# Process ID: 12852
# Current directory: D:/Sahiru/Lab9/NanoProcessor/NanoProcessor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14028 D:\Sahiru\Lab9\NanoProcessor\NanoProcessor\NanoProcessor.xpr
# Log file: D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/vivado.log
# Journal file: D:/Sahiru/Lab9/NanoProcessor/NanoProcessor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ufisuyh/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
import_files -norecurse {{D:/Sahiru/LabFiles/New folder/L7/L7.srcs/sources_1/imports/sources_1/imports/new/Slow_Clk.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{D:/Sahiru/LabFiles/New folder/L7/L7.srcs/sources_1/imports/sources_1/imports/new/Slow_Clk.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{D:/Sahiru/LabFiles/New folder/L7/L7.srcs/sources_1/imports/sources_1/imports/new/Slow_Clk.vhd}}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_NanoProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_NanoProcessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/ufisuyh/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ecaefa6eec7e4551abf4264c91a01c16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_NanoProcessor_behav xil_defaultlib.TB_NanoProcessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.instrctuion_decoder [instrctuion_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decode_3_to_8 [decode_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4reg [bit4reg_default]
Compiling architecture behavioral of entity xil_defaultlib.register_bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8way_4bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sub_4bit [add_sub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2way_3bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_8_12 [lut_8_12_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2way_4bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nanoprocessor
Built simulation snapshot TB_NanoProcessor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_NanoProcessor_behav -key {Behavioral:sim_1:Functional:TB_NanoProcessor} -tclbatch {TB_NanoProcessor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_NanoProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_NanoProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 916.777 ; gain = 13.785
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_NanoProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_NanoProcessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/Adder_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decode_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decode_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/Sahiru/LabFiles/New folder/L7/L7.srcs/sources_1/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/NanoProcessor/ProgramRom/ProgramRom.srcs/sources_1/new/LUT_8_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_8_12
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2way_3bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2way_3bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/NanoProcessor/Mux2way4bit/Mux2way4bit.srcs/sources_1/new/Mux_2way_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2way_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/imports/new/Mux_8_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/new/Mux_8way_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8way_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/Add_sub_4bit/add_sub_4bit/add_sub_4bit.srcs/sources_1/new/add_sub_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sub_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bit4reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/In_decoder/In_decoder/In_decoder.srcs/sources_1/new/instrctuion_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instrctuion_decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/imports/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_bank
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/ufisuyh/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ecaefa6eec7e4551abf4264c91a01c16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_NanoProcessor_behav xil_defaultlib.TB_NanoProcessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.instrctuion_decoder [instrctuion_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decode_3_to_8 [decode_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.bit4reg [bit4reg_default]
Compiling architecture behavioral of entity xil_defaultlib.register_bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8way_4bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sub_4bit [add_sub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2way_3bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_8_12 [lut_8_12_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2way_4bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nanoprocessor
Built simulation snapshot TB_NanoProcessor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_NanoProcessor_behav -key {Behavioral:sim_1:Functional:TB_NanoProcessor} -tclbatch {TB_NanoProcessor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_NanoProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_NanoProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 28 00:11:14 2022...
