{
  "module_name": "rx_desc.h",
  "hash_id": "b593064996c38fcc12f6fc38b687b9e7a2bc7cfe5ab7e2cf154b0f4849f853c5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ath/ath11k/rx_desc.h",
  "human_readable_source": " \n \n#ifndef ATH11K_RX_DESC_H\n#define ATH11K_RX_DESC_H\n\nenum rx_desc_rxpcu_filter {\n\tRX_DESC_RXPCU_FILTER_PASS,\n\tRX_DESC_RXPCU_FILTER_MONITOR_CLIENT,\n\tRX_DESC_RXPCU_FILTER_MONITOR_OTHER,\n};\n\n \n\n#define RX_DESC_INFO0_RXPCU_MPDU_FITLER\tGENMASK(1, 0)\n#define RX_DESC_INFO0_SW_FRAME_GRP_ID\tGENMASK(8, 2)\n\nenum rx_desc_sw_frame_grp_id {\n\tRX_DESC_SW_FRAME_GRP_ID_NDP_FRAME,\n\tRX_DESC_SW_FRAME_GRP_ID_MCAST_DATA,\n\tRX_DESC_SW_FRAME_GRP_ID_UCAST_DATA,\n\tRX_DESC_SW_FRAME_GRP_ID_NULL_DATA,\n\tRX_DESC_SW_FRAME_GRP_ID_MGMT_0000,\n\tRX_DESC_SW_FRAME_GRP_ID_MGMT_0001,\n\tRX_DESC_SW_FRAME_GRP_ID_MGMT_0010,\n\tRX_DESC_SW_FRAME_GRP_ID_MGMT_0011,\n\tRX_DESC_SW_FRAME_GRP_ID_MGMT_0100,\n\tRX_DESC_SW_FRAME_GRP_ID_MGMT_0101,\n\tRX_DESC_SW_FRAME_GRP_ID_MGMT_0110,\n\tRX_DESC_SW_FRAME_GRP_ID_MGMT_0111,\n\tRX_DESC_SW_FRAME_GRP_ID_MGMT_1000,\n\tRX_DESC_SW_FRAME_GRP_ID_MGMT_1001,\n\tRX_DESC_SW_FRAME_GRP_ID_MGMT_1010,\n\tRX_DESC_SW_FRAME_GRP_ID_MGMT_1011,\n\tRX_DESC_SW_FRAME_GRP_ID_MGMT_1100,\n\tRX_DESC_SW_FRAME_GRP_ID_MGMT_1101,\n\tRX_DESC_SW_FRAME_GRP_ID_MGMT_1110,\n\tRX_DESC_SW_FRAME_GRP_ID_MGMT_1111,\n\tRX_DESC_SW_FRAME_GRP_ID_CTRL_0000,\n\tRX_DESC_SW_FRAME_GRP_ID_CTRL_0001,\n\tRX_DESC_SW_FRAME_GRP_ID_CTRL_0010,\n\tRX_DESC_SW_FRAME_GRP_ID_CTRL_0011,\n\tRX_DESC_SW_FRAME_GRP_ID_CTRL_0100,\n\tRX_DESC_SW_FRAME_GRP_ID_CTRL_0101,\n\tRX_DESC_SW_FRAME_GRP_ID_CTRL_0110,\n\tRX_DESC_SW_FRAME_GRP_ID_CTRL_0111,\n\tRX_DESC_SW_FRAME_GRP_ID_CTRL_1000,\n\tRX_DESC_SW_FRAME_GRP_ID_CTRL_1001,\n\tRX_DESC_SW_FRAME_GRP_ID_CTRL_1010,\n\tRX_DESC_SW_FRAME_GRP_ID_CTRL_1011,\n\tRX_DESC_SW_FRAME_GRP_ID_CTRL_1100,\n\tRX_DESC_SW_FRAME_GRP_ID_CTRL_1101,\n\tRX_DESC_SW_FRAME_GRP_ID_CTRL_1110,\n\tRX_DESC_SW_FRAME_GRP_ID_CTRL_1111,\n\tRX_DESC_SW_FRAME_GRP_ID_UNSUPPORTED,\n\tRX_DESC_SW_FRAME_GRP_ID_PHY_ERR,\n};\n\nenum rx_desc_decap_type {\n\tRX_DESC_DECAP_TYPE_RAW,\n\tRX_DESC_DECAP_TYPE_NATIVE_WIFI,\n\tRX_DESC_DECAP_TYPE_ETHERNET2_DIX,\n\tRX_DESC_DECAP_TYPE_8023,\n};\n\nenum rx_desc_decrypt_status_code {\n\tRX_DESC_DECRYPT_STATUS_CODE_OK,\n\tRX_DESC_DECRYPT_STATUS_CODE_UNPROTECTED_FRAME,\n\tRX_DESC_DECRYPT_STATUS_CODE_DATA_ERR,\n\tRX_DESC_DECRYPT_STATUS_CODE_KEY_INVALID,\n\tRX_DESC_DECRYPT_STATUS_CODE_PEER_ENTRY_INVALID,\n\tRX_DESC_DECRYPT_STATUS_CODE_OTHER,\n};\n\n#define RX_ATTENTION_INFO1_FIRST_MPDU\t\tBIT(0)\n#define RX_ATTENTION_INFO1_RSVD_1A\t\tBIT(1)\n#define RX_ATTENTION_INFO1_MCAST_BCAST\t\tBIT(2)\n#define RX_ATTENTION_INFO1_AST_IDX_NOT_FOUND\tBIT(3)\n#define RX_ATTENTION_INFO1_AST_IDX_TIMEDOUT\tBIT(4)\n#define RX_ATTENTION_INFO1_POWER_MGMT\t\tBIT(5)\n#define RX_ATTENTION_INFO1_NON_QOS\t\tBIT(6)\n#define RX_ATTENTION_INFO1_NULL_DATA\t\tBIT(7)\n#define RX_ATTENTION_INFO1_MGMT_TYPE\t\tBIT(8)\n#define RX_ATTENTION_INFO1_CTRL_TYPE\t\tBIT(9)\n#define RX_ATTENTION_INFO1_MORE_DATA\t\tBIT(10)\n#define RX_ATTENTION_INFO1_EOSP\t\t\tBIT(11)\n#define RX_ATTENTION_INFO1_A_MSDU_ERROR\t\tBIT(12)\n#define RX_ATTENTION_INFO1_FRAGMENT\t\tBIT(13)\n#define RX_ATTENTION_INFO1_ORDER\t\tBIT(14)\n#define RX_ATTENTION_INFO1_CCE_MATCH\t\tBIT(15)\n#define RX_ATTENTION_INFO1_OVERFLOW_ERR\t\tBIT(16)\n#define RX_ATTENTION_INFO1_MSDU_LEN_ERR\t\tBIT(17)\n#define RX_ATTENTION_INFO1_TCP_UDP_CKSUM_FAIL\tBIT(18)\n#define RX_ATTENTION_INFO1_IP_CKSUM_FAIL\tBIT(19)\n#define RX_ATTENTION_INFO1_SA_IDX_INVALID\tBIT(20)\n#define RX_ATTENTION_INFO1_DA_IDX_INVALID\tBIT(21)\n#define RX_ATTENTION_INFO1_RSVD_1B\t\tBIT(22)\n#define RX_ATTENTION_INFO1_RX_IN_TX_DECRYPT_BYP\tBIT(23)\n#define RX_ATTENTION_INFO1_ENCRYPT_REQUIRED\tBIT(24)\n#define RX_ATTENTION_INFO1_DIRECTED\t\tBIT(25)\n#define RX_ATTENTION_INFO1_BUFFER_FRAGMENT\tBIT(26)\n#define RX_ATTENTION_INFO1_MPDU_LEN_ERR\t\tBIT(27)\n#define RX_ATTENTION_INFO1_TKIP_MIC_ERR\t\tBIT(28)\n#define RX_ATTENTION_INFO1_DECRYPT_ERR\t\tBIT(29)\n#define RX_ATTENTION_INFO1_UNDECRYPT_FRAME_ERR\tBIT(30)\n#define RX_ATTENTION_INFO1_FCS_ERR\t\tBIT(31)\n\n#define RX_ATTENTION_INFO2_FLOW_IDX_TIMEOUT\tBIT(0)\n#define RX_ATTENTION_INFO2_FLOW_IDX_INVALID\tBIT(1)\n#define RX_ATTENTION_INFO2_WIFI_PARSER_ERR\tBIT(2)\n#define RX_ATTENTION_INFO2_AMSDU_PARSER_ERR\tBIT(3)\n#define RX_ATTENTION_INFO2_SA_IDX_TIMEOUT\tBIT(4)\n#define RX_ATTENTION_INFO2_DA_IDX_TIMEOUT\tBIT(5)\n#define RX_ATTENTION_INFO2_MSDU_LIMIT_ERR\tBIT(6)\n#define RX_ATTENTION_INFO2_DA_IS_VALID\t\tBIT(7)\n#define RX_ATTENTION_INFO2_DA_IS_MCBC\t\tBIT(8)\n#define RX_ATTENTION_INFO2_SA_IS_VALID\t\tBIT(9)\n#define RX_ATTENTION_INFO2_DCRYPT_STATUS_CODE\tGENMASK(12, 10)\n#define RX_ATTENTION_INFO2_RX_BITMAP_NOT_UPDED\tBIT(13)\n#define RX_ATTENTION_INFO2_MSDU_DONE\t\tBIT(31)\n\nstruct rx_attention {\n\t__le16 info0;\n\t__le16 phy_ppdu_id;\n\t__le32 info1;\n\t__le32 info2;\n} __packed;\n\n \n\n#define RX_MPDU_START_INFO0_NDP_FRAME\t\tBIT(9)\n#define RX_MPDU_START_INFO0_PHY_ERR\t\tBIT(10)\n#define RX_MPDU_START_INFO0_PHY_ERR_MPDU_HDR\tBIT(11)\n#define RX_MPDU_START_INFO0_PROTO_VER_ERR\tBIT(12)\n#define RX_MPDU_START_INFO0_AST_LOOKUP_VALID\tBIT(13)\n\n#define RX_MPDU_START_INFO1_MPDU_FCTRL_VALID\tBIT(0)\n#define RX_MPDU_START_INFO1_MPDU_DUR_VALID\tBIT(1)\n#define RX_MPDU_START_INFO1_MAC_ADDR1_VALID\tBIT(2)\n#define RX_MPDU_START_INFO1_MAC_ADDR2_VALID\tBIT(3)\n#define RX_MPDU_START_INFO1_MAC_ADDR3_VALID\tBIT(4)\n#define RX_MPDU_START_INFO1_MAC_ADDR4_VALID\tBIT(5)\n#define RX_MPDU_START_INFO1_MPDU_SEQ_CTRL_VALID\tBIT(6)\n#define RX_MPDU_START_INFO1_MPDU_QOS_CTRL_VALID\tBIT(7)\n#define RX_MPDU_START_INFO1_MPDU_HT_CTRL_VALID\tBIT(8)\n#define RX_MPDU_START_INFO1_ENCRYPT_INFO_VALID\tBIT(9)\n#define RX_MPDU_START_INFO1_MPDU_FRAG_NUMBER\tGENMASK(13, 10)\n#define RX_MPDU_START_INFO1_MORE_FRAG_FLAG\tBIT(14)\n#define RX_MPDU_START_INFO1_FROM_DS\t\tBIT(16)\n#define RX_MPDU_START_INFO1_TO_DS\t\tBIT(17)\n#define RX_MPDU_START_INFO1_ENCRYPTED\t\tBIT(18)\n#define RX_MPDU_START_INFO1_MPDU_RETRY\t\tBIT(19)\n#define RX_MPDU_START_INFO1_MPDU_SEQ_NUM\tGENMASK(31, 20)\n\n#define RX_MPDU_START_INFO2_EPD_EN\t\tBIT(0)\n#define RX_MPDU_START_INFO2_ALL_FRAME_ENCPD\tBIT(1)\n#define RX_MPDU_START_INFO2_ENC_TYPE\t\tGENMASK(5, 2)\n#define RX_MPDU_START_INFO2_VAR_WEP_KEY_WIDTH\tGENMASK(7, 6)\n#define RX_MPDU_START_INFO2_MESH_STA\t\tBIT(8)\n#define RX_MPDU_START_INFO2_BSSID_HIT\t\tBIT(9)\n#define RX_MPDU_START_INFO2_BSSID_NUM\t\tGENMASK(13, 10)\n#define RX_MPDU_START_INFO2_TID\t\t\tGENMASK(17, 14)\n#define RX_MPDU_START_INFO2_TID_WCN6855\t\tGENMASK(18, 15)\n\n#define RX_MPDU_START_INFO3_REO_DEST_IND\t\tGENMASK(4, 0)\n#define RX_MPDU_START_INFO3_FLOW_ID_TOEPLITZ\t\tBIT(7)\n#define RX_MPDU_START_INFO3_PKT_SEL_FP_UCAST_DATA\tBIT(8)\n#define RX_MPDU_START_INFO3_PKT_SEL_FP_MCAST_DATA\tBIT(9)\n#define RX_MPDU_START_INFO3_PKT_SEL_FP_CTRL_BAR\t\tBIT(10)\n#define RX_MPDU_START_INFO3_RXDMA0_SRC_RING_SEL\t\tGENMASK(12, 11)\n#define RX_MPDU_START_INFO3_RXDMA0_DST_RING_SEL\t\tGENMASK(14, 13)\n\n#define RX_MPDU_START_INFO4_REO_QUEUE_DESC_HI\tGENMASK(7, 0)\n#define RX_MPDU_START_INFO4_RECV_QUEUE_NUM\tGENMASK(23, 8)\n#define RX_MPDU_START_INFO4_PRE_DELIM_ERR_WARN\tBIT(24)\n#define RX_MPDU_START_INFO4_FIRST_DELIM_ERR\tBIT(25)\n\n#define RX_MPDU_START_INFO5_KEY_ID\t\tGENMASK(7, 0)\n#define RX_MPDU_START_INFO5_NEW_PEER_ENTRY\tBIT(8)\n#define RX_MPDU_START_INFO5_DECRYPT_NEEDED\tBIT(9)\n#define RX_MPDU_START_INFO5_DECAP_TYPE\t\tGENMASK(11, 10)\n#define RX_MPDU_START_INFO5_VLAN_TAG_C_PADDING\tBIT(12)\n#define RX_MPDU_START_INFO5_VLAN_TAG_S_PADDING\tBIT(13)\n#define RX_MPDU_START_INFO5_STRIP_VLAN_TAG_C\tBIT(14)\n#define RX_MPDU_START_INFO5_STRIP_VLAN_TAG_S\tBIT(15)\n#define RX_MPDU_START_INFO5_PRE_DELIM_COUNT\tGENMASK(27, 16)\n#define RX_MPDU_START_INFO5_AMPDU_FLAG\t\tBIT(28)\n#define RX_MPDU_START_INFO5_BAR_FRAME\t\tBIT(29)\n\n#define RX_MPDU_START_INFO6_MPDU_LEN\t\tGENMASK(13, 0)\n#define RX_MPDU_START_INFO6_FIRST_MPDU\t\tBIT(14)\n#define RX_MPDU_START_INFO6_MCAST_BCAST\t\tBIT(15)\n#define RX_MPDU_START_INFO6_AST_IDX_NOT_FOUND\tBIT(16)\n#define RX_MPDU_START_INFO6_AST_IDX_TIMEOUT\tBIT(17)\n#define RX_MPDU_START_INFO6_POWER_MGMT\t\tBIT(18)\n#define RX_MPDU_START_INFO6_NON_QOS\t\tBIT(19)\n#define RX_MPDU_START_INFO6_NULL_DATA\t\tBIT(20)\n#define RX_MPDU_START_INFO6_MGMT_TYPE\t\tBIT(21)\n#define RX_MPDU_START_INFO6_CTRL_TYPE\t\tBIT(22)\n#define RX_MPDU_START_INFO6_MORE_DATA\t\tBIT(23)\n#define RX_MPDU_START_INFO6_EOSP\t\tBIT(24)\n#define RX_MPDU_START_INFO6_FRAGMENT\t\tBIT(25)\n#define RX_MPDU_START_INFO6_ORDER\t\tBIT(26)\n#define RX_MPDU_START_INFO6_UAPSD_TRIGGER\tBIT(27)\n#define RX_MPDU_START_INFO6_ENCRYPT_REQUIRED\tBIT(28)\n#define RX_MPDU_START_INFO6_DIRECTED\t\tBIT(29)\n\n#define RX_MPDU_START_RAW_MPDU\t\t\tBIT(0)\n\nstruct rx_mpdu_start_ipq8074 {\n\t__le16 info0;\n\t__le16 phy_ppdu_id;\n\t__le16 ast_index;\n\t__le16 sw_peer_id;\n\t__le32 info1;\n\t__le32 info2;\n\t__le32 pn[4];\n\t__le32 peer_meta_data;\n\t__le32 info3;\n\t__le32 reo_queue_desc_lo;\n\t__le32 info4;\n\t__le32 info5;\n\t__le32 info6;\n\t__le16 frame_ctrl;\n\t__le16 duration;\n\tu8 addr1[ETH_ALEN];\n\tu8 addr2[ETH_ALEN];\n\tu8 addr3[ETH_ALEN];\n\t__le16 seq_ctrl;\n\tu8 addr4[ETH_ALEN];\n\t__le16 qos_ctrl;\n\t__le32 ht_ctrl;\n\t__le32 raw;\n} __packed;\n\n#define RX_MPDU_START_INFO7_REO_DEST_IND\t\tGENMASK(4, 0)\n#define RX_MPDU_START_INFO7_LMAC_PEER_ID_MSB\t\tGENMASK(6, 5)\n#define RX_MPDU_START_INFO7_FLOW_ID_TOEPLITZ\t\tBIT(7)\n#define RX_MPDU_START_INFO7_PKT_SEL_FP_UCAST_DATA\tBIT(8)\n#define RX_MPDU_START_INFO7_PKT_SEL_FP_MCAST_DATA\tBIT(9)\n#define RX_MPDU_START_INFO7_PKT_SEL_FP_CTRL_BAR\t\tBIT(10)\n#define RX_MPDU_START_INFO7_RXDMA0_SRC_RING_SEL\t\tGENMASK(12, 11)\n#define RX_MPDU_START_INFO7_RXDMA0_DST_RING_SEL\t\tGENMASK(14, 13)\n\n#define RX_MPDU_START_INFO8_REO_QUEUE_DESC_HI\t\tGENMASK(7, 0)\n#define RX_MPDU_START_INFO8_RECV_QUEUE_NUM\t\tGENMASK(23, 8)\n#define RX_MPDU_START_INFO8_PRE_DELIM_ERR_WARN\t\tBIT(24)\n#define RX_MPDU_START_INFO8_FIRST_DELIM_ERR\t\tBIT(25)\n\n#define RX_MPDU_START_INFO9_EPD_EN\t\t\tBIT(0)\n#define RX_MPDU_START_INFO9_ALL_FRAME_ENCPD\t\tBIT(1)\n#define RX_MPDU_START_INFO9_ENC_TYPE\t\t\tGENMASK(5, 2)\n#define RX_MPDU_START_INFO9_VAR_WEP_KEY_WIDTH\t\tGENMASK(7, 6)\n#define RX_MPDU_START_INFO9_MESH_STA\t\t\tGENMASK(9, 8)\n#define RX_MPDU_START_INFO9_BSSID_HIT\t\t\tBIT(10)\n#define RX_MPDU_START_INFO9_BSSID_NUM\t\t\tGENMASK(14, 11)\n#define RX_MPDU_START_INFO9_TID\t\t\t\tGENMASK(18, 15)\n\n#define RX_MPDU_START_INFO10_RXPCU_MPDU_FLTR\t\tGENMASK(1, 0)\n#define RX_MPDU_START_INFO10_SW_FRAME_GRP_ID\t\tGENMASK(8, 2)\n#define RX_MPDU_START_INFO10_NDP_FRAME\t\t\tBIT(9)\n#define RX_MPDU_START_INFO10_PHY_ERR\t\t\tBIT(10)\n#define RX_MPDU_START_INFO10_PHY_ERR_MPDU_HDR\t\tBIT(11)\n#define RX_MPDU_START_INFO10_PROTO_VER_ERR\t\tBIT(12)\n#define RX_MPDU_START_INFO10_AST_LOOKUP_VALID\t\tBIT(13)\n\n#define RX_MPDU_START_INFO11_MPDU_FCTRL_VALID\t\tBIT(0)\n#define RX_MPDU_START_INFO11_MPDU_DUR_VALID\t\tBIT(1)\n#define RX_MPDU_START_INFO11_MAC_ADDR1_VALID\t\tBIT(2)\n#define RX_MPDU_START_INFO11_MAC_ADDR2_VALID\t\tBIT(3)\n#define RX_MPDU_START_INFO11_MAC_ADDR3_VALID\t\tBIT(4)\n#define RX_MPDU_START_INFO11_MAC_ADDR4_VALID\t\tBIT(5)\n#define RX_MPDU_START_INFO11_MPDU_SEQ_CTRL_VALID\tBIT(6)\n#define RX_MPDU_START_INFO11_MPDU_QOS_CTRL_VALID\tBIT(7)\n#define RX_MPDU_START_INFO11_MPDU_HT_CTRL_VALID\t\tBIT(8)\n#define RX_MPDU_START_INFO11_ENCRYPT_INFO_VALID\t\tBIT(9)\n#define RX_MPDU_START_INFO11_MPDU_FRAG_NUMBER\t\tGENMASK(13, 10)\n#define RX_MPDU_START_INFO11_MORE_FRAG_FLAG\t\tBIT(14)\n#define RX_MPDU_START_INFO11_FROM_DS\t\t\tBIT(16)\n#define RX_MPDU_START_INFO11_TO_DS\t\t\tBIT(17)\n#define RX_MPDU_START_INFO11_ENCRYPTED\t\t\tBIT(18)\n#define RX_MPDU_START_INFO11_MPDU_RETRY\t\t\tBIT(19)\n#define RX_MPDU_START_INFO11_MPDU_SEQ_NUM\t\tGENMASK(31, 20)\n\n#define RX_MPDU_START_INFO12_KEY_ID\t\t\tGENMASK(7, 0)\n#define RX_MPDU_START_INFO12_NEW_PEER_ENTRY\t\tBIT(8)\n#define RX_MPDU_START_INFO12_DECRYPT_NEEDED\t\tBIT(9)\n#define RX_MPDU_START_INFO12_DECAP_TYPE\t\t\tGENMASK(11, 10)\n#define RX_MPDU_START_INFO12_VLAN_TAG_C_PADDING\t\tBIT(12)\n#define RX_MPDU_START_INFO12_VLAN_TAG_S_PADDING\t\tBIT(13)\n#define RX_MPDU_START_INFO12_STRIP_VLAN_TAG_C\t\tBIT(14)\n#define RX_MPDU_START_INFO12_STRIP_VLAN_TAG_S\t\tBIT(15)\n#define RX_MPDU_START_INFO12_PRE_DELIM_COUNT\t\tGENMASK(27, 16)\n#define RX_MPDU_START_INFO12_AMPDU_FLAG\t\t\tBIT(28)\n#define RX_MPDU_START_INFO12_BAR_FRAME\t\t\tBIT(29)\n#define RX_MPDU_START_INFO12_RAW_MPDU\t\t\tBIT(30)\n\n#define RX_MPDU_START_INFO13_MPDU_LEN\t\t\tGENMASK(13, 0)\n#define RX_MPDU_START_INFO13_FIRST_MPDU\t\t\tBIT(14)\n#define RX_MPDU_START_INFO13_MCAST_BCAST\t\tBIT(15)\n#define RX_MPDU_START_INFO13_AST_IDX_NOT_FOUND\t\tBIT(16)\n#define RX_MPDU_START_INFO13_AST_IDX_TIMEOUT\t\tBIT(17)\n#define RX_MPDU_START_INFO13_POWER_MGMT\t\t\tBIT(18)\n#define RX_MPDU_START_INFO13_NON_QOS\t\t\tBIT(19)\n#define RX_MPDU_START_INFO13_NULL_DATA\t\t\tBIT(20)\n#define RX_MPDU_START_INFO13_MGMT_TYPE\t\t\tBIT(21)\n#define RX_MPDU_START_INFO13_CTRL_TYPE\t\t\tBIT(22)\n#define RX_MPDU_START_INFO13_MORE_DATA\t\t\tBIT(23)\n#define RX_MPDU_START_INFO13_EOSP\t\t\tBIT(24)\n#define RX_MPDU_START_INFO13_FRAGMENT\t\t\tBIT(25)\n#define RX_MPDU_START_INFO13_ORDER\t\t\tBIT(26)\n#define RX_MPDU_START_INFO13_UAPSD_TRIGGER\t\tBIT(27)\n#define RX_MPDU_START_INFO13_ENCRYPT_REQUIRED\t\tBIT(28)\n#define RX_MPDU_START_INFO13_DIRECTED\t\t\tBIT(29)\n#define RX_MPDU_START_INFO13_AMSDU_PRESENT\t\tBIT(30)\n\nstruct rx_mpdu_start_qcn9074 {\n\t__le32 info7;\n\t__le32 reo_queue_desc_lo;\n\t__le32 info8;\n\t__le32 pn[4];\n\t__le32 info9;\n\t__le32 peer_meta_data;\n\t__le16 info10;\n\t__le16 phy_ppdu_id;\n\t__le16 ast_index;\n\t__le16 sw_peer_id;\n\t__le32 info11;\n\t__le32 info12;\n\t__le32 info13;\n\t__le16 frame_ctrl;\n\t__le16 duration;\n\tu8 addr1[ETH_ALEN];\n\tu8 addr2[ETH_ALEN];\n\tu8 addr3[ETH_ALEN];\n\t__le16 seq_ctrl;\n\tu8 addr4[ETH_ALEN];\n\t__le16 qos_ctrl;\n\t__le32 ht_ctrl;\n} __packed;\n\nstruct rx_mpdu_start_wcn6855 {\n\t__le32 info3;\n\t__le32 reo_queue_desc_lo;\n\t__le32 info4;\n\t__le32 pn[4];\n\t__le32 info2;\n\t__le32 peer_meta_data;\n\t__le16 info0;\n\t__le16 phy_ppdu_id;\n\t__le16 ast_index;\n\t__le16 sw_peer_id;\n\t__le32 info1;\n\t__le32 info5;\n\t__le32 info6;\n\t__le16 frame_ctrl;\n\t__le16 duration;\n\tu8 addr1[ETH_ALEN];\n\tu8 addr2[ETH_ALEN];\n\tu8 addr3[ETH_ALEN];\n\t__le16 seq_ctrl;\n\tu8 addr4[ETH_ALEN];\n\t__le16 qos_ctrl;\n\t__le32 ht_ctrl;\n} __packed;\n\n \n\nenum rx_msdu_start_pkt_type {\n\tRX_MSDU_START_PKT_TYPE_11A,\n\tRX_MSDU_START_PKT_TYPE_11B,\n\tRX_MSDU_START_PKT_TYPE_11N,\n\tRX_MSDU_START_PKT_TYPE_11AC,\n\tRX_MSDU_START_PKT_TYPE_11AX,\n};\n\nenum rx_msdu_start_sgi {\n\tRX_MSDU_START_SGI_0_8_US,\n\tRX_MSDU_START_SGI_0_4_US,\n\tRX_MSDU_START_SGI_1_6_US,\n\tRX_MSDU_START_SGI_3_2_US,\n};\n\nenum rx_msdu_start_recv_bw {\n\tRX_MSDU_START_RECV_BW_20MHZ,\n\tRX_MSDU_START_RECV_BW_40MHZ,\n\tRX_MSDU_START_RECV_BW_80MHZ,\n\tRX_MSDU_START_RECV_BW_160MHZ,\n};\n\nenum rx_msdu_start_reception_type {\n\tRX_MSDU_START_RECEPTION_TYPE_SU,\n\tRX_MSDU_START_RECEPTION_TYPE_DL_MU_MIMO,\n\tRX_MSDU_START_RECEPTION_TYPE_DL_MU_OFDMA,\n\tRX_MSDU_START_RECEPTION_TYPE_DL_MU_OFDMA_MIMO,\n\tRX_MSDU_START_RECEPTION_TYPE_UL_MU_MIMO,\n\tRX_MSDU_START_RECEPTION_TYPE_UL_MU_OFDMA,\n\tRX_MSDU_START_RECEPTION_TYPE_UL_MU_OFDMA_MIMO,\n};\n\n#define RX_MSDU_START_INFO1_MSDU_LENGTH\t\tGENMASK(13, 0)\n#define RX_MSDU_START_INFO1_RSVD_1A\t\tBIT(14)\n#define RX_MSDU_START_INFO1_IPSEC_ESP\t\tBIT(15)\n#define RX_MSDU_START_INFO1_L3_OFFSET\t\tGENMASK(22, 16)\n#define RX_MSDU_START_INFO1_IPSEC_AH\t\tBIT(23)\n#define RX_MSDU_START_INFO1_L4_OFFSET\t\tGENMASK(31, 24)\n\n#define RX_MSDU_START_INFO2_MSDU_NUMBER\t\tGENMASK(7, 0)\n#define RX_MSDU_START_INFO2_DECAP_TYPE\t\tGENMASK(9, 8)\n#define RX_MSDU_START_INFO2_IPV4\t\tBIT(10)\n#define RX_MSDU_START_INFO2_IPV6\t\tBIT(11)\n#define RX_MSDU_START_INFO2_TCP\t\t\tBIT(12)\n#define RX_MSDU_START_INFO2_UDP\t\t\tBIT(13)\n#define RX_MSDU_START_INFO2_IP_FRAG\t\tBIT(14)\n#define RX_MSDU_START_INFO2_TCP_ONLY_ACK\tBIT(15)\n#define RX_MSDU_START_INFO2_DA_IS_BCAST_MCAST\tBIT(16)\n#define RX_MSDU_START_INFO2_SELECTED_TOEPLITZ_HASH\tGENMASK(18, 17)\n#define RX_MSDU_START_INFO2_IP_FIXED_HDR_VALID\t\tBIT(19)\n#define RX_MSDU_START_INFO2_IP_EXTN_HDR_VALID\t\tBIT(20)\n#define RX_MSDU_START_INFO2_IP_TCP_UDP_HDR_VALID\tBIT(21)\n#define RX_MSDU_START_INFO2_MESH_CTRL_PRESENT\t\tBIT(22)\n#define RX_MSDU_START_INFO2_LDPC\t\t\tBIT(23)\n#define RX_MSDU_START_INFO2_IP4_IP6_NXT_HDR\t\tGENMASK(31, 24)\n#define RX_MSDU_START_INFO2_DECAP_FORMAT\t\tGENMASK(9, 8)\n\n#define RX_MSDU_START_INFO3_USER_RSSI\t\tGENMASK(7, 0)\n#define RX_MSDU_START_INFO3_PKT_TYPE\t\tGENMASK(11, 8)\n#define RX_MSDU_START_INFO3_STBC\t\tBIT(12)\n#define RX_MSDU_START_INFO3_SGI\t\t\tGENMASK(14, 13)\n#define RX_MSDU_START_INFO3_RATE_MCS\t\tGENMASK(18, 15)\n#define RX_MSDU_START_INFO3_RECV_BW\t\tGENMASK(20, 19)\n#define RX_MSDU_START_INFO3_RECEPTION_TYPE\tGENMASK(23, 21)\n#define RX_MSDU_START_INFO3_MIMO_SS_BITMAP\tGENMASK(31, 24)\n\nstruct rx_msdu_start_ipq8074 {\n\t__le16 info0;\n\t__le16 phy_ppdu_id;\n\t__le32 info1;\n\t__le32 info2;\n\t__le32 toeplitz_hash;\n\t__le32 flow_id_toeplitz;\n\t__le32 info3;\n\t__le32 ppdu_start_timestamp;\n\t__le32 phy_meta_data;\n} __packed;\n\nstruct rx_msdu_start_qcn9074 {\n\t__le16 info0;\n\t__le16 phy_ppdu_id;\n\t__le32 info1;\n\t__le32 info2;\n\t__le32 toeplitz_hash;\n\t__le32 flow_id_toeplitz;\n\t__le32 info3;\n\t__le32 ppdu_start_timestamp;\n\t__le32 phy_meta_data;\n\t__le16 vlan_ctag_c1;\n\t__le16 vlan_stag_c1;\n} __packed;\n\nstruct rx_msdu_start_wcn6855 {\n\t__le16 info0;\n\t__le16 phy_ppdu_id;\n\t__le32 info1;\n\t__le32 info2;\n\t__le32 toeplitz_hash;\n\t__le32 flow_id_toeplitz;\n\t__le32 info3;\n\t__le32 ppdu_start_timestamp;\n\t__le32 phy_meta_data;\n\t__le16 vlan_ctag_ci;\n\t__le16 vlan_stag_ci;\n} __packed;\n\n \n\n#define RX_MSDU_END_INFO0_RXPCU_MPDU_FITLER\tGENMASK(1, 0)\n#define RX_MSDU_END_INFO0_SW_FRAME_GRP_ID\tGENMASK(8, 2)\n\n#define RX_MSDU_END_INFO1_KEY_ID\t\tGENMASK(7, 0)\n#define RX_MSDU_END_INFO1_CCE_SUPER_RULE\tGENMASK(13, 8)\n#define RX_MSDU_END_INFO1_CCND_TRUNCATE\t\tBIT(14)\n#define RX_MSDU_END_INFO1_CCND_CCE_DIS\t\tBIT(15)\n#define RX_MSDU_END_INFO1_EXT_WAPI_PN\t\tGENMASK(31, 16)\n\n#define RX_MSDU_END_INFO2_REPORTED_MPDU_LEN\tGENMASK(13, 0)\n#define RX_MSDU_END_INFO2_FIRST_MSDU\t\tBIT(14)\n#define RX_MSDU_END_INFO2_FIRST_MSDU_WCN6855\tBIT(28)\n#define RX_MSDU_END_INFO2_LAST_MSDU\t\tBIT(15)\n#define RX_MSDU_END_INFO2_LAST_MSDU_WCN6855\tBIT(29)\n#define RX_MSDU_END_INFO2_SA_IDX_TIMEOUT\tBIT(16)\n#define RX_MSDU_END_INFO2_DA_IDX_TIMEOUT\tBIT(17)\n#define RX_MSDU_END_INFO2_MSDU_LIMIT_ERR\tBIT(18)\n#define RX_MSDU_END_INFO2_FLOW_IDX_TIMEOUT\tBIT(19)\n#define RX_MSDU_END_INFO2_FLOW_IDX_INVALID\tBIT(20)\n#define RX_MSDU_END_INFO2_WIFI_PARSER_ERR\tBIT(21)\n#define RX_MSDU_END_INFO2_AMSDU_PARSET_ERR\tBIT(22)\n#define RX_MSDU_END_INFO2_SA_IS_VALID\t\tBIT(23)\n#define RX_MSDU_END_INFO2_DA_IS_VALID\t\tBIT(24)\n#define RX_MSDU_END_INFO2_DA_IS_MCBC\t\tBIT(25)\n#define RX_MSDU_END_INFO2_L3_HDR_PADDING\tGENMASK(27, 26)\n\n#define RX_MSDU_END_INFO3_TCP_FLAG\t\tGENMASK(8, 0)\n#define RX_MSDU_END_INFO3_LRO_ELIGIBLE\t\tBIT(9)\n\n#define RX_MSDU_END_INFO4_DA_OFFSET\t\tGENMASK(5, 0)\n#define RX_MSDU_END_INFO4_SA_OFFSET\t\tGENMASK(11, 6)\n#define RX_MSDU_END_INFO4_DA_OFFSET_VALID\tBIT(12)\n#define RX_MSDU_END_INFO4_SA_OFFSET_VALID\tBIT(13)\n#define RX_MSDU_END_INFO4_L3_TYPE\t\tGENMASK(31, 16)\n\n#define RX_MSDU_END_INFO5_MSDU_DROP\t\tBIT(0)\n#define RX_MSDU_END_INFO5_REO_DEST_IND\t\tGENMASK(5, 1)\n#define RX_MSDU_END_INFO5_FLOW_IDX\t\tGENMASK(25, 6)\n\nstruct rx_msdu_end_ipq8074 {\n\t__le16 info0;\n\t__le16 phy_ppdu_id;\n\t__le16 ip_hdr_cksum;\n\t__le16 tcp_udp_cksum;\n\t__le32 info1;\n\t__le32 ext_wapi_pn[2];\n\t__le32 info2;\n\t__le32 ipv6_options_crc;\n\t__le32 tcp_seq_num;\n\t__le32 tcp_ack_num;\n\t__le16 info3;\n\t__le16 window_size;\n\t__le32 info4;\n\t__le32 rule_indication[2];\n\t__le16 sa_idx;\n\t__le16 da_idx;\n\t__le32 info5;\n\t__le32 fse_metadata;\n\t__le16 cce_metadata;\n\t__le16 sa_sw_peer_id;\n} __packed;\n\nstruct rx_msdu_end_wcn6855 {\n\t__le16 info0;\n\t__le16 phy_ppdu_id;\n\t__le16 ip_hdr_cksum;\n\t__le16 reported_mpdu_len;\n\t__le32 info1;\n\t__le32 ext_wapi_pn[2];\n\t__le32 info4;\n\t__le32 ipv6_options_crc;\n\t__le32 tcp_seq_num;\n\t__le32 tcp_ack_num;\n\t__le16 info3;\n\t__le16 window_size;\n\t__le32 info2;\n\t__le16 sa_idx;\n\t__le16 da_idx;\n\t__le32 info5;\n\t__le32 fse_metadata;\n\t__le16 cce_metadata;\n\t__le16 sa_sw_peer_id;\n\t__le32 rule_indication[2];\n\t__le32 info6;\n\t__le32 info7;\n} __packed;\n\n#define RX_MSDU_END_MPDU_LENGTH_INFO\t\tGENMASK(13, 0)\n\n#define RX_MSDU_END_INFO2_DA_OFFSET\t\tGENMASK(5, 0)\n#define RX_MSDU_END_INFO2_SA_OFFSET\t\tGENMASK(11, 6)\n#define RX_MSDU_END_INFO2_DA_OFFSET_VALID\tBIT(12)\n#define RX_MSDU_END_INFO2_SA_OFFSET_VALID\tBIT(13)\n#define RX_MSDU_END_INFO2_L3_TYPE\t\tGENMASK(31, 16)\n\n#define RX_MSDU_END_INFO4_SA_IDX_TIMEOUT\tBIT(0)\n#define RX_MSDU_END_INFO4_DA_IDX_TIMEOUT\tBIT(1)\n#define RX_MSDU_END_INFO4_MSDU_LIMIT_ERR\tBIT(2)\n#define RX_MSDU_END_INFO4_FLOW_IDX_TIMEOUT\tBIT(3)\n#define RX_MSDU_END_INFO4_FLOW_IDX_INVALID\tBIT(4)\n#define RX_MSDU_END_INFO4_WIFI_PARSER_ERR\tBIT(5)\n#define RX_MSDU_END_INFO4_AMSDU_PARSER_ERR\tBIT(6)\n#define RX_MSDU_END_INFO4_SA_IS_VALID\t\tBIT(7)\n#define RX_MSDU_END_INFO4_DA_IS_VALID\t\tBIT(8)\n#define RX_MSDU_END_INFO4_DA_IS_MCBC\t\tBIT(9)\n#define RX_MSDU_END_INFO4_L3_HDR_PADDING\tGENMASK(11, 10)\n#define RX_MSDU_END_INFO4_FIRST_MSDU\t\tBIT(12)\n#define RX_MSDU_END_INFO4_LAST_MSDU\t\tBIT(13)\n\n#define RX_MSDU_END_INFO6_AGGR_COUNT\t\tGENMASK(7, 0)\n#define RX_MSDU_END_INFO6_FLOW_AGGR_CONTN\tBIT(8)\n#define RX_MSDU_END_INFO6_FISA_TIMEOUT\t\tBIT(9)\n\nstruct rx_msdu_end_qcn9074 {\n\t__le16 info0;\n\t__le16 phy_ppdu_id;\n\t__le16 ip_hdr_cksum;\n\t__le16 mpdu_length_info;\n\t__le32 info1;\n\t__le32 rule_indication[2];\n\t__le32 info2;\n\t__le32 ipv6_options_crc;\n\t__le32 tcp_seq_num;\n\t__le32 tcp_ack_num;\n\t__le16 info3;\n\t__le16 window_size;\n\t__le16 tcp_udp_cksum;\n\t__le16 info4;\n\t__le16 sa_idx;\n\t__le16 da_idx;\n\t__le32 info5;\n\t__le32 fse_metadata;\n\t__le16 cce_metadata;\n\t__le16 sa_sw_peer_id;\n\t__le32 info6;\n\t__le16 cum_l4_cksum;\n\t__le16 cum_ip_length;\n} __packed;\n\n \n\nenum rx_mpdu_end_rxdma_dest_ring {\n\tRX_MPDU_END_RXDMA_DEST_RING_RELEASE,\n\tRX_MPDU_END_RXDMA_DEST_RING_FW,\n\tRX_MPDU_END_RXDMA_DEST_RING_SW,\n\tRX_MPDU_END_RXDMA_DEST_RING_REO,\n};\n\n#define RX_MPDU_END_INFO1_UNSUP_KTYPE_SHORT_FRAME\tBIT(11)\n#define RX_MPDU_END_INFO1_RX_IN_TX_DECRYPT_BYT\t\tBIT(12)\n#define RX_MPDU_END_INFO1_OVERFLOW_ERR\t\t\tBIT(13)\n#define RX_MPDU_END_INFO1_MPDU_LEN_ERR\t\t\tBIT(14)\n#define RX_MPDU_END_INFO1_TKIP_MIC_ERR\t\t\tBIT(15)\n#define RX_MPDU_END_INFO1_DECRYPT_ERR\t\t\tBIT(16)\n#define RX_MPDU_END_INFO1_UNENCRYPTED_FRAME_ERR\t\tBIT(17)\n#define RX_MPDU_END_INFO1_PN_FIELDS_VALID\t\tBIT(18)\n#define RX_MPDU_END_INFO1_FCS_ERR\t\t\tBIT(19)\n#define RX_MPDU_END_INFO1_MSDU_LEN_ERR\t\t\tBIT(20)\n#define RX_MPDU_END_INFO1_RXDMA0_DEST_RING\t\tGENMASK(22, 21)\n#define RX_MPDU_END_INFO1_RXDMA1_DEST_RING\t\tGENMASK(24, 23)\n#define RX_MPDU_END_INFO1_DECRYPT_STATUS_CODE\t\tGENMASK(27, 25)\n#define RX_MPDU_END_INFO1_RX_BITMAP_NOT_UPD\t\tBIT(28)\n\nstruct rx_mpdu_end {\n\t__le16 info0;\n\t__le16 phy_ppdu_id;\n\t__le32 info1;\n} __packed;\n\n \n\n \n#define HAL_RX_DESC_PADDING0_BYTES\t4\n#define HAL_RX_DESC_PADDING1_BYTES\t16\n\n#define HAL_RX_DESC_HDR_STATUS_LEN\t120\n\nstruct hal_rx_desc_ipq8074 {\n\t__le32 msdu_end_tag;\n\tstruct rx_msdu_end_ipq8074 msdu_end;\n\t__le32 rx_attn_tag;\n\tstruct rx_attention attention;\n\t__le32 msdu_start_tag;\n\tstruct rx_msdu_start_ipq8074 msdu_start;\n\tu8 rx_padding0[HAL_RX_DESC_PADDING0_BYTES];\n\t__le32 mpdu_start_tag;\n\tstruct rx_mpdu_start_ipq8074 mpdu_start;\n\t__le32 mpdu_end_tag;\n\tstruct rx_mpdu_end mpdu_end;\n\tu8 rx_padding1[HAL_RX_DESC_PADDING1_BYTES];\n\t__le32 hdr_status_tag;\n\t__le32 phy_ppdu_id;\n\tu8 hdr_status[HAL_RX_DESC_HDR_STATUS_LEN];\n\tu8 msdu_payload[];\n} __packed;\n\nstruct hal_rx_desc_qcn9074 {\n\t__le32 msdu_end_tag;\n\tstruct rx_msdu_end_qcn9074 msdu_end;\n\t__le32 rx_attn_tag;\n\tstruct rx_attention attention;\n\t__le32 msdu_start_tag;\n\tstruct rx_msdu_start_qcn9074 msdu_start;\n\tu8 rx_padding0[HAL_RX_DESC_PADDING0_BYTES];\n\t__le32 mpdu_start_tag;\n\tstruct rx_mpdu_start_qcn9074 mpdu_start;\n\t__le32 mpdu_end_tag;\n\tstruct rx_mpdu_end mpdu_end;\n\tu8 rx_padding1[HAL_RX_DESC_PADDING1_BYTES];\n\t__le32 hdr_status_tag;\n\t__le32 phy_ppdu_id;\n\tu8 hdr_status[HAL_RX_DESC_HDR_STATUS_LEN];\n\tu8 msdu_payload[];\n} __packed;\n\nstruct hal_rx_desc_wcn6855 {\n\t__le32 msdu_end_tag;\n\tstruct rx_msdu_end_wcn6855 msdu_end;\n\t__le32 rx_attn_tag;\n\tstruct rx_attention attention;\n\t__le32 msdu_start_tag;\n\tstruct rx_msdu_start_wcn6855 msdu_start;\n\tu8 rx_padding0[HAL_RX_DESC_PADDING0_BYTES];\n\t__le32 mpdu_start_tag;\n\tstruct rx_mpdu_start_wcn6855 mpdu_start;\n\t__le32 mpdu_end_tag;\n\tstruct rx_mpdu_end mpdu_end;\n\tu8 rx_padding1[HAL_RX_DESC_PADDING1_BYTES];\n\t__le32 hdr_status_tag;\n\t__le32 phy_ppdu_id;\n\tu8 hdr_status[HAL_RX_DESC_HDR_STATUS_LEN];\n\tu8 msdu_payload[];\n} __packed;\n\nstruct hal_rx_desc {\n\tunion {\n\t\tstruct hal_rx_desc_ipq8074 ipq8074;\n\t\tstruct hal_rx_desc_qcn9074 qcn9074;\n\t\tstruct hal_rx_desc_wcn6855 wcn6855;\n\t} u;\n} __packed;\n\n#define HAL_RX_RU_ALLOC_TYPE_MAX 6\n#define RU_26  1\n#define RU_52  2\n#define RU_106 4\n#define RU_242 9\n#define RU_484 18\n#define RU_996 37\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}