

================================================================
== Vitis HLS Report for 'copy_loop_proc'
================================================================
* Date:           Sun May 16 17:14:35 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        framebuffer_copy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|      651|  0.120 us|  6.510 us|   12|  651|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- copy_loop  |        2|      641|         3|          1|          1|  1 ~ 640|       yes|
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    138|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     165|     50|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    164|    -|
|Register         |        -|    -|     367|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     532|    352|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |mul_32ns_32ns_62_2_1_U14  |mul_32ns_32ns_62_2_1  |        0|   0|  165|  50|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |Total                     |                      |        0|   0|  165|  50|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_185_p2         |         +|   0|  0|  39|          32|           1|
    |add_ln329_fu_160_p2        |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln878_fu_191_p2       |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 138|         134|         103|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         12|    1|         12|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |display_xsize_blk_n      |   9|          2|    1|          2|
    |up_blk_n_AW              |   9|          2|    1|          2|
    |up_blk_n_B               |   9|          2|    1|          2|
    |up_blk_n_W               |   9|          2|    1|          2|
    |update_blk_n             |   9|          2|    1|          2|
    |width_blk_n              |   9|          2|    1|          2|
    |x_reg_130                |   9|          2|   32|         64|
    |y_blk_n                  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 164|         34|   43|         96|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  11|   0|   11|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |display_xsize_read_reg_212        |  32|   0|   32|          0|
    |icmp_ln878_reg_248                |   1|   0|    1|          0|
    |icmp_ln878_reg_248_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_i_i58_i_reg_232               |  62|   0|   62|          0|
    |src_V1_load_reg_257               |  32|   0|   32|          0|
    |up_addr_reg_237                   |  64|   0|   64|          0|
    |update_read_reg_217               |  64|   0|   64|          0|
    |width_read_reg_201                |  32|   0|   32|          0|
    |x_reg_130                         |  32|   0|   32|          0|
    |y_read_reg_207                    |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 367|   0|  367|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  copy_loop_proc|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  copy_loop_proc|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  copy_loop_proc|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  copy_loop_proc|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  copy_loop_proc|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  copy_loop_proc|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  copy_loop_proc|  return value|
|width_dout             |   in|   32|     ap_fifo|           width|       pointer|
|width_empty_n          |   in|    1|     ap_fifo|           width|       pointer|
|width_read             |  out|    1|     ap_fifo|           width|       pointer|
|y_dout                 |   in|   32|     ap_fifo|               y|       pointer|
|y_empty_n              |   in|    1|     ap_fifo|               y|       pointer|
|y_read                 |  out|    1|     ap_fifo|               y|       pointer|
|display_xsize_dout     |   in|   32|     ap_fifo|   display_xsize|       pointer|
|display_xsize_empty_n  |   in|    1|     ap_fifo|   display_xsize|       pointer|
|display_xsize_read     |  out|    1|     ap_fifo|   display_xsize|       pointer|
|src_V1_address0        |  out|   10|   ap_memory|          src_V1|         array|
|src_V1_ce0             |  out|    1|   ap_memory|          src_V1|         array|
|src_V1_q0              |   in|   32|   ap_memory|          src_V1|         array|
|update_dout            |   in|   64|     ap_fifo|          update|       pointer|
|update_empty_n         |   in|    1|     ap_fifo|          update|       pointer|
|update_read            |  out|    1|     ap_fifo|          update|       pointer|
|m_axi_up_AWVALID       |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_AWREADY       |   in|    1|       m_axi|              up|       pointer|
|m_axi_up_AWADDR        |  out|   64|       m_axi|              up|       pointer|
|m_axi_up_AWID          |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_AWLEN         |  out|   32|       m_axi|              up|       pointer|
|m_axi_up_AWSIZE        |  out|    3|       m_axi|              up|       pointer|
|m_axi_up_AWBURST       |  out|    2|       m_axi|              up|       pointer|
|m_axi_up_AWLOCK        |  out|    2|       m_axi|              up|       pointer|
|m_axi_up_AWCACHE       |  out|    4|       m_axi|              up|       pointer|
|m_axi_up_AWPROT        |  out|    3|       m_axi|              up|       pointer|
|m_axi_up_AWQOS         |  out|    4|       m_axi|              up|       pointer|
|m_axi_up_AWREGION      |  out|    4|       m_axi|              up|       pointer|
|m_axi_up_AWUSER        |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_WVALID        |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_WREADY        |   in|    1|       m_axi|              up|       pointer|
|m_axi_up_WDATA         |  out|   32|       m_axi|              up|       pointer|
|m_axi_up_WSTRB         |  out|    4|       m_axi|              up|       pointer|
|m_axi_up_WLAST         |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_WID           |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_WUSER         |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_ARVALID       |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_ARREADY       |   in|    1|       m_axi|              up|       pointer|
|m_axi_up_ARADDR        |  out|   64|       m_axi|              up|       pointer|
|m_axi_up_ARID          |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_ARLEN         |  out|   32|       m_axi|              up|       pointer|
|m_axi_up_ARSIZE        |  out|    3|       m_axi|              up|       pointer|
|m_axi_up_ARBURST       |  out|    2|       m_axi|              up|       pointer|
|m_axi_up_ARLOCK        |  out|    2|       m_axi|              up|       pointer|
|m_axi_up_ARCACHE       |  out|    4|       m_axi|              up|       pointer|
|m_axi_up_ARPROT        |  out|    3|       m_axi|              up|       pointer|
|m_axi_up_ARQOS         |  out|    4|       m_axi|              up|       pointer|
|m_axi_up_ARREGION      |  out|    4|       m_axi|              up|       pointer|
|m_axi_up_ARUSER        |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_RVALID        |   in|    1|       m_axi|              up|       pointer|
|m_axi_up_RREADY        |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_RDATA         |   in|   32|       m_axi|              up|       pointer|
|m_axi_up_RLAST         |   in|    1|       m_axi|              up|       pointer|
|m_axi_up_RID           |   in|    1|       m_axi|              up|       pointer|
|m_axi_up_RUSER         |   in|    1|       m_axi|              up|       pointer|
|m_axi_up_RRESP         |   in|    2|       m_axi|              up|       pointer|
|m_axi_up_BVALID        |   in|    1|       m_axi|              up|       pointer|
|m_axi_up_BREADY        |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_BRESP         |   in|    2|       m_axi|              up|       pointer|
|m_axi_up_BID           |   in|    1|       m_axi|              up|       pointer|
|m_axi_up_BUSER         |   in|    1|       m_axi|              up|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

