// Seed: 902238220
module module_0 (
    input wor id_0,
    input wor id_1,
    input wire id_2,
    output wor id_3,
    input tri1 id_4,
    output tri1 id_5,
    output wand id_6,
    input tri0 id_7,
    output wand id_8[-1 'b0 : -1],
    output tri1 id_9,
    input tri1 id_10,
    output tri id_11,
    input tri0 id_12,
    input wor id_13,
    input tri id_14,
    input tri id_15,
    input uwire id_16,
    input tri1 id_17,
    output supply0 id_18,
    input tri0 id_19,
    input wand id_20,
    output wand id_21
);
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output wire id_2,
    output supply1 id_3,
    input wor id_4,
    input tri1 id_5
);
  logic id_7;
  assign id_3 = id_1, id_3 = id_5;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_2,
      id_5,
      id_3,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2,
      id_4,
      id_0,
      id_1,
      id_1,
      id_1,
      id_5,
      id_2,
      id_0,
      id_1,
      id_3
  );
  always $unsigned(22);
  ;
endmodule
