$date
	Thu Feb 17 23:07:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! x $end
$var reg 1 " clock $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module f2 $end
$var wire 1 " clock $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var reg 3 % current_state [2:0] $end
$var reg 3 & next_state [2:0] $end
$var reg 1 ! x $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
0$
x#
0"
x!
$end
#1
0#
1"
#2
1!
b1 &
b0 %
1#
0"
#3
1"
#4
b100 &
b1 %
0"
#5
1"
#6
b101 &
b100 %
0"
#7
1"
#8
b110 %
0!
b110 &
0"
0#
#9
1!
b0 &
1"
1#
#10
b0 %
0"
0#
#11
1"
#12
0!
b10 &
0"
#13
1"
#14
b100 &
b10 %
0"
#15
1!
b11 &
1"
1#
#16
b100 %
0!
b100 &
0"
0#
#17
1"
#18
b110 &
0"
#19
1"
#20
1!
b0 &
b110 %
0"
#21
1"
#22
0!
b10 &
b0 %
0"
#23
1"
#24
b100 &
b10 %
0"
#25
1"
#26
b110 &
b100 %
0"
#27
1"
#28
1!
b0 &
b110 %
0"
#29
1"
1#
#30
b1 &
b0 %
0"
#31
1"
#32
b100 &
b1 %
0"
#33
1"
#34
b101 &
b100 %
0"
#35
1"
#36
0!
b0 &
b101 %
0"
#37
1"
0#
#38
b0 %
0"
1#
#39
1"
#40
1!
b1 &
0"
#41
1"
#42
b100 &
b1 %
0"
#43
1"
