HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/48||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/50||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/52||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/54||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/56||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||prj_2_memory_sb.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/58||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal bit2; possible missing assignment in an if or case statement.||prj_2_memory_sb.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/79||TBEC_RSC_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal bit1; possible missing assignment in an if or case statement.||prj_2_memory_sb.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/81||TBEC_RSC_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal bit3; possible missing assignment in an if or case statement.||prj_2_memory_sb.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/83||TBEC_RSC_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||prj_2_memory_sb.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/84||TBEC_RSC_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||prj_2_memory_sb.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/85||TBEC_RSC_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||prj_2_memory_sb.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/86||TBEC_RSC_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||CG133||@W:Object sumSP is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/92||MRSC_decoder.sv(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\MRSC_decoder.sv'/linenumber/13
Implementation;Synthesis||CG133||@W:Object sumSDi is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/93||MRSC_decoder.sv(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\MRSC_decoder.sv'/linenumber/13
Implementation;Synthesis||CG133||@W:Object red is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/94||MRSC_decoder.sv(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\MRSC_decoder.sv'/linenumber/4
Implementation;Synthesis||CG133||@W:Object decoder_output3 is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/98||ecc_design.sv(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/24
Implementation;Synthesis||CG133||@W:Object encoder_output3 is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/99||ecc_design.sv(25);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/25
Implementation;Synthesis||CG133||@W:Object decoder_output4 is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/100||ecc_design.sv(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/27
Implementation;Synthesis||CG133||@W:Object encoder_output4 is declared but not assigned. Either assign a value or remove the declaration.||prj_2_memory_sb.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/101||ecc_design.sv(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\ecc_design.sv'/linenumber/28
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||prj_2_memory_sb.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/119||OSC_C0_OSC_C0_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||prj_2_memory_sb.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/120||OSC_C0_OSC_C0_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||prj_2_memory_sb.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/121||OSC_C0_OSC_C0_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||prj_2_memory_sb.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/122||OSC_C0_OSC_C0_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||prj_2_memory_sb.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/123||OSC_C0_OSC_C0_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||prj_2_memory_sb.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/136||OSC_C0_OSC_C0_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/14
Implementation;Synthesis||FX1171||@N: Found instance fpga_top_design_0.flag_out[0:2] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||prj_2_memory_sb.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/286||design.sv(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\design.sv'/linenumber/55
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/293||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/294||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/295||osc_c0_osc_c0_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/296||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/297||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist prj_2_memory_sb ||prj_2_memory_sb.srr(304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/304||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 3 sequential elements including fpga_top_design_0.flag_out[0:2]. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/342||design.sv(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\design.sv'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock TBEC_RSC_decoder|un1_quad118_3_inferred_clock which controls 1 sequential elements including fpga_top_design_0.modulo.decodificador1.bit1. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/343||tbec_rsc_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||MT530||@W:Found inferred clock TBEC_RSC_decoder|un1_quad118_2_inferred_clock which controls 1 sequential elements including fpga_top_design_0.modulo.decodificador1.bit2. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/344||tbec_rsc_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||MT530||@W:Found inferred clock TBEC_RSC_decoder|un1_quad118_inferred_clock which controls 1 sequential elements including fpga_top_design_0.modulo.decodificador1.bit3. This clock has no specified timing constraint which may adversely impact design performance. ||prj_2_memory_sb.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/345||tbec_rsc_decoder.sv(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\TBEC_RSC_decoder.sv'/linenumber/49
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||prj_2_memory_sb.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/347||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/410||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/411||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/412||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/413||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||prj_2_memory_sb.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/414||osc_c0_osc_c0_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/477||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/478||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/479||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||prj_2_memory_sb.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/480||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on net OSC_C0_0.OSC_C0_0.N_RCOSC_25_50MHZ_CLKOUT.||prj_2_memory_sb.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/490||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock TBEC_RSC_decoder|un1_quad118_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net fpga_top_design_0.modulo.decodificador1.un1_quad118_3.||prj_2_memory_sb.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/491||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock TBEC_RSC_decoder|un1_quad118_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net fpga_top_design_0.modulo.decodificador1.un1_quad118_2.||prj_2_memory_sb.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/492||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock TBEC_RSC_decoder|un1_quad118_inferred_clock with period 10.00ns. Please declare a user-defined clock on net fpga_top_design_0.modulo.decodificador1.un1_quad118.||prj_2_memory_sb.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\prj_2_memory_sb.srr'/linenumber/493||null;null
Implementation;Place and Route;RootName:prj_2_memory_sb
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 4 Info(s)||prj_2_memory_sb_layout_log.log;liberoaction://open_report/file/prj_2_memory_sb_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:prj_2_memory_sb
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||prj_2_memory_sb_generateBitstream.log;liberoaction://open_report/file/prj_2_memory_sb_generateBitstream.log||(null);(null)
