wb_dma_ch_pri_enc/wire_pri27_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 0.063919 -3.316978 -1.525480 2.754211 -0.983076 -0.218084 0.443851 0.456910 1.112461 0.550705 -1.053653 -0.838154 -3.741527 2.442922 -2.026888 -1.180725 -2.784766 0.451610 0.608251 -2.309250
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_sel/always_5/stmt_1/expr_1 0.495747 0.918842 -3.358201 3.430435 1.677396 0.099498 4.698383 -2.684204 -1.311090 0.569149 -0.436711 0.636004 -1.859669 0.322156 -1.585333 1.510579 -0.498179 0.129598 0.629878 0.476133
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -1.318875 1.570462 0.510710 0.418675 0.983702 1.863129 -1.642363 1.928655 0.406962 1.368906 -1.604192 0.569470 -0.285972 1.746970 -2.514011 -0.484289 0.171602 -5.861638 -0.047311 1.041292
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_ch_rf/assign_1_ch_adr0 -2.704725 -1.143062 0.637226 0.868694 2.277419 -0.842991 0.660005 1.143488 1.035843 0.361793 2.320466 -1.337535 3.599752 -0.911550 -0.455446 -2.763124 3.988342 0.727326 3.136107 2.076743
wb_dma_ch_rf/reg_ch_busy -0.376048 3.734941 -0.561018 -1.477504 0.624101 -2.310103 0.636290 2.372435 0.599203 -0.576437 2.439003 1.342646 1.914583 -3.444682 -2.911206 3.144383 0.259961 0.494123 2.846967 -0.413364
wb_dma_wb_slv/always_5 -2.142019 -2.627906 -1.593196 2.839710 0.727214 -1.626037 0.009894 0.929248 -0.820127 1.654719 0.177172 1.342188 5.211696 1.636828 1.978187 0.363045 -2.177560 2.228345 0.522269 0.149723
wb_dma_wb_slv/always_4 -3.735913 -5.652438 0.537534 1.756547 2.734061 1.231312 -0.261060 -2.548045 0.564834 1.085540 0.687650 -1.040366 4.248336 3.577713 3.439024 -1.418868 -3.182259 2.770720 1.015991 -3.097599
wb_dma_wb_slv/always_3 2.277380 -0.298398 1.440345 0.180027 2.392325 1.990758 -2.144009 -1.176335 3.726307 -1.419016 -0.003046 3.042115 2.513594 3.156916 1.850567 -4.073967 -1.290290 -3.133179 0.476777 0.921235
wb_dma_wb_slv/always_1 -2.199545 -3.808995 1.676957 3.651186 5.099058 4.021472 -0.647039 -3.309858 -0.320240 0.584550 0.795568 2.533432 3.277066 1.336260 4.741523 2.925127 -0.552002 -0.012670 2.518659 -2.173300
wb_dma_ch_sel/always_44/case_1/cond -1.887400 -1.869565 0.700076 0.903294 2.796536 0.814711 -2.157649 1.429067 0.796340 2.115737 1.535811 -2.213451 3.625972 0.987193 -1.633322 -3.326655 2.194675 -0.557891 2.072213 0.637114
wb_dma_rf/wire_ch0_csr -0.192482 1.924102 0.114882 1.335107 0.614600 -0.172533 4.384573 -2.275764 -0.337786 -4.048388 -1.509705 4.868547 1.261964 -5.443553 4.516050 1.176201 -2.155991 1.781861 1.250071 -0.928961
wb_dma_de/wire_done -0.844240 0.783587 -0.595551 1.913036 -1.215278 0.027223 3.195609 0.569357 -1.239859 -1.926587 -3.026959 1.492245 -1.228414 -0.057114 -1.358090 1.697918 -2.620306 -1.746054 0.069023 -0.388229
wb_dma_ch_pri_enc/wire_pri11_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -0.038006 3.536027 -0.410729 0.173771 -2.731001 -0.397028 2.959987 2.021281 -0.423106 -0.827130 -0.484612 1.948275 -2.579654 -1.250057 0.585977 3.619360 -3.031909 -0.199683 -1.240680 1.883066
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 -0.653270 1.329510 0.752252 0.326517 -1.314476 -0.054622 -0.777169 3.356726 1.458003 0.623462 0.571071 -0.788565 -1.746330 0.419948 -0.307635 0.437839 -1.284748 -2.003596 -0.297270 1.787079
wb_dma_de/always_13/stmt_1 1.466017 0.073323 -1.555508 2.992984 1.539831 -0.199662 3.642676 -1.739009 0.174959 -2.166235 -2.023321 1.154424 -1.067699 0.124481 -2.221276 -1.703658 0.058706 -0.901976 1.389980 -0.074863
wb_dma_de/always_4/if_1 -1.443969 1.141757 -1.288023 2.362190 0.530984 -0.641376 3.613878 0.855035 -1.584024 -0.881009 -1.812520 2.104728 0.655611 -0.034149 -1.401713 3.005820 -2.132729 -1.661675 0.694803 0.577863
wb_dma_ch_arb/input_req -1.274312 2.754786 0.991936 -0.704734 -1.201639 1.529975 -0.356886 0.554472 0.362245 -1.368726 -3.610755 0.054889 3.406329 1.857887 -1.008718 -4.387692 -2.140059 -4.126803 -1.548146 0.608419
wb_dma_wb_mast/input_mast_din -1.628700 -2.243918 1.456652 1.720841 -3.642158 0.431070 0.899615 1.585029 1.111712 -1.598055 -0.298977 -0.747660 -3.068831 -0.525470 2.689710 0.461342 -2.513554 0.747988 0.661997 -0.419553
wb_dma_ch_pri_enc/wire_pri20_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma_ch_rf/always_26/if_1/if_1 4.582339 -1.227696 -1.903604 3.324046 2.409018 -1.126828 0.803798 -1.175233 -0.065640 -2.131544 -2.627533 3.374579 0.363515 1.752777 -1.783397 -1.159667 -0.865905 -0.788877 0.335961 -0.399612
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -2.705455 -3.333744 0.604156 0.897910 -0.285830 -1.026524 -0.860956 2.346345 -0.585221 1.199755 1.411618 -2.317723 -1.505432 -0.889959 -0.473098 2.469695 1.228456 1.046035 1.984008 -0.988483
wb_dma_ch_sel/assign_145_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -1.596494 -1.861081 -2.361717 2.219218 -0.442547 -1.564065 1.119433 -0.468074 -0.990351 2.009545 1.557716 -2.757736 -0.518593 -0.939520 -0.191386 2.042301 -0.400873 0.322115 1.485416 -0.833054
wb_dma_ch_sel/wire_ch_sel 0.819058 5.193073 0.113080 -0.236292 3.134700 1.442980 2.641221 -1.400650 0.509571 -2.112323 -1.411177 2.538758 4.426381 -0.708891 -2.380163 -2.583729 -0.006158 -0.864911 0.695662 0.630396
wb_dma_rf/inst_u19 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_rf/inst_u18 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_rf/inst_u17 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_rf/inst_u16 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_rf/inst_u15 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_rf/inst_u14 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_rf/inst_u13 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_rf/inst_u12 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_rf/inst_u11 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_rf/inst_u10 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -2.166616 -0.720341 2.643684 -2.362941 1.486264 -2.465376 5.085175 1.123424 -0.953827 -2.229951 1.848151 1.173708 1.314332 1.585135 1.820200 3.776608 0.359151 -0.880333 -1.722649 4.403669
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -3.477937 -4.506731 -0.986608 -0.306776 -0.548348 -2.770493 2.427132 -1.240111 1.718966 0.135766 0.288535 -5.360330 0.979635 0.866546 -0.248166 -4.443921 -1.090658 -2.397832 1.073525 -1.161931
wb_dma/input_wb1_ack_i -0.017182 1.200276 -1.002158 -0.010087 -1.323576 0.067297 -0.754067 0.719310 -2.278070 0.452225 -2.819057 0.621478 2.341264 -0.560558 -1.871987 1.922026 -1.879186 -4.737643 -0.649836 -0.811269
wb_dma/wire_slv0_we 2.866531 1.519742 1.259229 -0.726296 2.079592 1.583797 -0.761195 -0.625520 2.504387 -2.096767 -0.374762 4.173124 2.948561 3.996861 0.941093 -2.793357 -2.024550 -1.183023 -0.869628 1.913949
wb_dma_ch_rf/reg_ch_sz_inf -0.726923 -0.111905 -0.970256 0.615423 -0.495073 -2.298770 1.871738 1.939048 -0.667026 -0.367308 0.859446 0.680709 -1.166513 -1.435474 -1.583066 2.765786 0.016966 2.316929 1.361097 -0.029424
wb_dma_ch_rf 1.567880 1.752053 -0.412110 -0.562186 3.481210 0.545016 2.122466 -2.107837 1.254960 -0.376479 0.907496 2.501510 1.337289 1.994733 0.712473 -2.027491 0.349810 2.349140 -0.787864 2.010404
wb_dma_ch_sel/wire_gnt_p1_d -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 0.320694 1.187684 -0.611295 0.168329 -1.917345 -0.460117 3.016977 2.207470 0.882145 -1.176727 -1.205414 0.307143 -3.497457 2.085233 -3.268778 -0.479535 -4.176505 2.205078 -1.150208 -0.337107
wb_dma_ch_sel/input_ch1_txsz -0.781718 -1.105214 -0.216267 1.985607 -1.753054 0.776372 0.523323 0.764111 -0.505040 -0.704291 -2.576450 0.102302 -3.283954 0.383739 -1.539676 1.602279 -2.200189 -3.160447 0.525228 -1.775656
wb_dma/wire_ch3_txsz -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_pri_enc/inst_u30 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma/assign_3_dma_nd -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_ch_rf/assign_6_pointer -2.152449 -1.196491 4.110649 -0.353347 3.273916 1.650691 1.461559 2.574050 1.287026 -1.254010 1.110441 -5.580692 -1.752427 1.504889 -2.313778 0.801085 -2.315363 -1.107471 0.713865 -0.703159
wb_dma_ch_rf/wire_ch_adr0_dewe -1.679694 -2.124103 -1.041619 2.407544 1.322441 -1.400743 -0.249460 0.844993 0.333444 0.946775 0.761528 -0.703401 3.715623 0.106264 -0.431380 -1.587879 0.732850 0.260277 2.377942 0.094682
wb_dma_ch_pri_enc/always_2/if_1/cond -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond -0.458557 -1.880801 0.894202 1.284361 0.894714 -0.733556 0.444416 1.253166 1.479793 -1.872200 -0.179078 -2.784230 -0.620607 -0.532112 -3.118904 -1.587208 0.159793 -2.771076 2.999561 -1.329663
wb_dma_ch_sel/input_ch0_txsz 0.268419 -0.871442 -1.275200 1.463090 -1.946378 -1.432605 3.492128 1.140552 -0.013702 -1.715814 -1.587842 0.605194 -3.068830 1.093331 -2.103180 0.112907 -3.440983 2.978917 -0.244405 -1.075387
wb_dma_ch_sel/always_2 -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_ch_sel/always_3 -1.158919 1.373415 0.776269 1.304746 -2.968889 0.341604 1.796404 3.348588 1.392864 -1.699831 -2.943715 0.143556 -1.445001 1.903216 -0.912850 -3.209186 -3.216119 -1.397463 -1.338661 1.955013
wb_dma_rf/input_de_txsz_we -1.297509 -1.406160 -0.589791 1.979267 -3.250796 -1.178764 1.591805 1.878032 -0.848096 -1.237954 -1.403284 1.440231 -0.816125 -0.281620 0.818802 2.042634 -3.915606 3.881949 0.190941 -1.697804
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_ch_sel/assign_145_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_de/always_3/if_1/if_1/cond -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_rf/always_1/case_1 0.984381 -1.298520 0.937165 0.487270 1.670778 0.337293 -0.034752 2.742445 -2.390070 1.722333 3.398151 -1.261653 0.029073 -0.597993 0.122219 4.807802 0.688840 1.328247 0.028692 3.347468
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.318485 -2.689949 -2.329342 2.144467 2.039899 -2.648290 0.343515 -0.448321 -0.166488 0.981492 2.718552 -1.104628 1.718729 -0.210058 -1.258034 3.295092 -0.682735 -0.082154 3.440498 -1.549196
wb_dma_ch_sel/assign_99_valid/expr_1 -0.078343 1.507307 -1.775892 0.674031 2.596680 -0.688502 2.190568 -0.296745 1.015733 1.581692 0.645834 1.115720 3.784888 3.357206 -0.086755 -4.226673 -0.430859 2.352670 -1.602151 3.375888
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma_wb_slv/reg_slv_adr -2.199545 -3.808995 1.676957 3.651186 5.099058 4.021472 -0.647039 -3.309858 -0.320240 0.584550 0.795568 2.533432 3.277066 1.336260 4.741523 2.925127 -0.552002 -0.012670 2.518659 -2.173300
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -0.726923 -0.111905 -0.970256 0.615423 -0.495073 -2.298770 1.871738 1.939048 -0.667026 -0.367308 0.859446 0.680709 -1.166513 -1.435474 -1.583066 2.765786 0.016966 2.316929 1.361097 -0.029424
wb_dma_wb_mast/wire_wb_cyc_o -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -0.996544 -2.371118 0.492258 0.089043 -1.353201 -1.182110 -3.036228 3.488805 1.804496 1.020436 1.001835 -0.753015 -2.038399 0.954885 -1.141896 -0.281090 0.422084 -0.793609 1.448047 -0.133018
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma/wire_paused -1.596494 -1.861081 -2.361717 2.219218 -0.442547 -1.564065 1.119433 -0.468074 -0.990351 2.009545 1.557716 -2.757736 -0.518593 -0.939520 -0.191386 2.042301 -0.400873 0.322115 1.485416 -0.833054
wb_dma_ch_rf/always_8/stmt_1/expr_1 -0.376048 3.734941 -0.561018 -1.477504 0.624101 -2.310103 0.636290 2.372435 0.599203 -0.576437 2.439003 1.342646 1.914583 -3.444682 -2.911206 3.144383 0.259961 0.494123 2.846967 -0.413364
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_de/assign_67_dma_done_all -1.069075 0.124113 -0.167495 1.408071 -2.431558 -1.207438 3.492541 2.174682 -0.161079 -2.579608 -2.498968 0.592549 -1.361873 0.246580 -1.553832 -0.739100 -2.720723 1.263856 -0.061224 0.162135
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -0.446270 4.146842 -1.247511 0.673774 -0.341871 2.027687 3.729984 -3.200269 -0.462839 0.414353 -0.731007 -1.446475 1.614681 -0.087634 1.337502 -2.578889 -1.118053 -1.524426 -1.931509 2.180135
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -1.377285 0.890678 0.810730 0.683496 0.197649 0.971568 -1.116431 3.380876 1.828722 0.620347 -1.404006 -0.545196 -0.427147 2.625370 -3.110150 -3.329156 -0.576196 -3.988638 0.006367 1.557761
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -1.593303 1.042087 0.484737 0.419047 -0.545540 0.417498 -0.932743 2.703277 0.811916 0.478958 -2.743793 1.248768 3.509659 3.453322 0.231954 -4.118039 -2.661978 -1.407751 -2.326725 2.008339
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_ch_pri_enc/wire_pri14_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/always_39/case_1/stmt_1 -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_rf/wire_ch6_csr 0.033207 1.494637 0.248419 0.312015 -0.098291 0.715607 3.343667 -1.174375 0.254345 -2.039836 -2.563252 1.278707 0.157642 0.965166 0.666443 -3.912083 -0.294574 0.979658 -1.779297 1.765554
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -3.584492 -1.517534 -0.053130 2.689204 -0.795621 -0.486846 1.621540 2.086917 -1.253124 0.081249 -0.791417 2.060129 3.054154 0.312744 2.529217 2.404067 -2.480529 1.326758 0.724112 0.770156
wb_dma_wb_if/input_wb_we_i -2.250726 -5.641563 -0.762040 2.512525 -0.867372 -3.204796 1.924308 -2.296101 -1.360690 -0.674281 -0.463428 1.676758 2.598953 0.478279 5.699913 1.632834 1.176222 -1.741930 0.057657 1.118890
wb_dma_ch_sel/assign_141_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.037962 1.488647 0.518425 2.851807 -2.202987 0.608799 0.642097 1.891660 0.229056 -0.998162 -2.365672 1.347922 3.706668 -2.116889 3.110786 -3.138061 0.599640 -0.115023 0.966960 2.435076
wb_dma_ch_sel_checker -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_rf/reg_ch_dis 2.189358 0.010549 -2.151786 2.910491 1.840284 -0.791928 3.669205 -2.162375 -0.357196 -2.353940 -2.944619 2.135000 1.252970 1.456342 -2.029761 -2.285576 -1.723174 -0.025855 0.197706 -0.433498
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 0.234790 0.466349 1.911185 0.524281 0.780236 -0.565445 1.073428 2.809024 2.728257 -2.256593 0.660935 -3.375902 -1.434144 0.183031 -2.807459 -0.909337 -1.852630 -4.061065 1.670111 0.633494
wb_dma_rf/wire_ch0_am1 2.767479 -0.464966 -1.569186 3.344100 2.281040 -1.445576 -0.943656 1.782080 1.659394 1.359798 2.372267 0.915271 -1.910246 0.450257 -0.472414 1.226077 1.069662 -0.577826 1.586632 2.272554
wb_dma_ch_rf/wire_pointer_we -0.996544 -2.371118 0.492258 0.089043 -1.353201 -1.182110 -3.036228 3.488805 1.804496 1.020436 1.001835 -0.753015 -2.038399 0.954885 -1.141896 -0.281090 0.422084 -0.793609 1.448047 -0.133018
wb_dma_ch_sel/always_46/case_1/stmt_1 -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma_wb_slv/always_3/stmt_1 2.277380 -0.298398 1.440345 0.180027 2.392325 1.990758 -2.144009 -1.176335 3.726307 -1.419016 -0.003046 3.042115 2.513594 3.156916 1.850567 -4.073967 -1.290290 -3.133179 0.476777 0.921235
wb_dma_ch_rf/always_2/if_1/if_1 0.234790 0.466349 1.911185 0.524281 0.780236 -0.565445 1.073428 2.809024 2.728257 -2.256593 0.660935 -3.375902 -1.434144 0.183031 -2.807459 -0.909337 -1.852630 -4.061065 1.670111 0.633494
wb_dma_pri_enc_sub/assign_1_pri_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/input_ch0_adr0 -0.079495 -3.252255 0.145835 3.349203 2.791604 -0.152577 -0.690926 0.950771 1.593422 0.964512 1.537988 -1.182955 1.635114 -0.335192 0.623893 -2.159456 0.808521 1.396701 2.602218 0.191664
wb_dma_ch_sel/input_ch0_adr1 -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_wb_slv/assign_4 -2.338700 -1.028512 0.102040 -0.685708 -2.257239 -0.033129 -3.048153 2.797588 0.611936 3.836045 3.038696 -1.646772 2.976841 -2.426366 2.429577 0.952865 -1.832451 -1.953875 0.777725 0.113170
wb_dma_wb_mast/input_wb_data_i -0.821306 -4.230020 2.607662 2.007796 -1.871817 0.503509 -0.342698 0.018298 0.812039 -4.039987 -1.887352 -2.748651 1.543433 -0.686374 0.700206 -3.361376 -1.080560 -1.179202 2.483521 -2.564353
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -1.377285 0.890678 0.810730 0.683496 0.197649 0.971568 -1.116431 3.380876 1.828722 0.620347 -1.404006 -0.545196 -0.427147 2.625370 -3.110150 -3.329156 -0.576196 -3.988638 0.006367 1.557761
wb_dma_de/wire_adr1_cnt_next1 0.379853 1.739033 -0.104042 3.026226 -1.436538 0.270350 -0.536232 2.952702 2.467306 1.491268 1.032563 0.466960 -3.704449 -0.127670 3.560086 0.410424 -1.101666 -0.807249 -0.879697 3.872880
wb_dma_ch_sel/inst_u2 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_sel/inst_u1 1.078860 2.683931 1.895545 1.523108 -0.437348 1.129187 -0.383175 2.517068 2.889823 -2.275358 -2.196786 -0.250367 1.613818 1.744670 0.306543 -6.286884 -1.791221 -1.707411 -1.144348 2.959685
wb_dma_ch_sel/inst_u0 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma/wire_adr0 -1.887400 -1.869565 0.700076 0.903294 2.796536 0.814711 -2.157649 1.429067 0.796340 2.115737 1.535811 -2.213451 3.625972 0.987193 -1.633322 -3.326655 2.194675 -0.557891 2.072213 0.637114
wb_dma/wire_adr1 0.438490 0.684010 -1.082519 0.332114 -0.701090 -1.354625 -1.762225 3.196327 1.152336 2.560750 0.880419 -0.332028 0.060126 3.120307 -0.403559 0.341141 -3.733361 -0.598239 -2.151742 1.461564
wb_dma_ch_sel/assign_131_req_p0/expr_1 -1.334942 2.845458 -0.124463 -1.157303 -0.071922 -0.830583 0.624350 2.764230 -0.461320 -0.184399 -2.698669 2.464332 4.664638 2.544392 -1.389015 -2.938766 -2.292289 0.902832 -2.607149 1.973793
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_ch_rf/assign_18_pointer_we -0.996544 -2.371118 0.492258 0.089043 -1.353201 -1.182110 -3.036228 3.488805 1.804496 1.020436 1.001835 -0.753015 -2.038399 0.954885 -1.141896 -0.281090 0.422084 -0.793609 1.448047 -0.133018
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma_ch_sel/wire_req_p0 -0.271084 2.858979 1.174619 -0.635234 -2.334811 0.359953 -0.926506 2.277154 1.348652 -2.006753 -3.012779 -0.815564 3.300703 1.345379 -1.440709 -5.802726 -2.504168 -1.976719 -1.356785 0.833486
wb_dma_ch_sel/wire_req_p1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma/wire_ndnr -1.158919 1.373415 0.776269 1.304746 -2.968889 0.341604 1.796404 3.348588 1.392864 -1.699831 -2.943715 0.143556 -1.445001 1.903216 -0.912850 -3.209186 -3.216119 -1.397463 -1.338661 1.955013
wb_dma_de/reg_mast0_drdy_r -1.737695 -3.755692 -0.594821 3.278174 -2.549582 0.488896 -0.786242 0.357778 0.322395 -0.403767 -3.162453 -0.703954 0.149904 1.406337 -0.653047 -4.356213 -1.354580 0.001316 1.048159 -2.389758
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -2.704725 -1.143062 0.637226 0.868694 2.277419 -0.842991 0.660005 1.143488 1.035843 0.361793 2.320466 -1.337535 3.599752 -0.911550 -0.455446 -2.763124 3.988342 0.727326 3.136107 2.076743
wb_dma_ch_sel/assign_137_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_rf/wire_pointer2 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_rf/wire_pointer3 -0.458557 -1.880801 0.894202 1.284361 0.894714 -0.733556 0.444416 1.253166 1.479793 -1.872200 -0.179078 -2.784230 -0.620607 -0.532112 -3.118904 -1.587208 0.159793 -2.771076 2.999561 -1.329663
wb_dma_rf/wire_pointer0 -3.248391 -0.538068 3.179573 -0.733272 2.343024 2.130699 1.780355 2.637299 -0.686235 0.208844 0.224183 -4.548839 -1.305897 2.695631 -2.842996 1.177963 -1.890205 0.132216 -0.823230 0.130179
wb_dma_rf/wire_pointer1 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_rf/wire_sw_pointer0 1.573126 -1.226451 -0.629287 2.245238 1.843403 -0.902665 -2.531739 2.407228 0.862455 1.420945 1.578080 0.595484 -0.683867 0.414901 -1.286729 1.993667 0.599378 -1.942848 1.793162 0.550322
wb_dma_de/always_21/stmt_1 -1.737695 -3.755692 -0.594821 3.278174 -2.549582 0.488896 -0.786242 0.357778 0.322395 -0.403767 -3.162453 -0.703954 0.149904 1.406337 -0.653047 -4.356213 -1.354580 0.001316 1.048159 -2.389758
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 -0.515577 -0.682276 -0.446278 2.419634 -2.840727 1.778027 1.953753 1.759812 2.139631 -0.099756 -2.515968 -0.407549 -4.073859 4.108038 -1.433215 -3.581844 -5.034852 -0.133528 -1.415860 0.063414
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -2.320408 -3.014203 0.133787 1.942356 0.800856 -1.067302 2.960761 1.339131 -1.076244 -1.668263 -0.974382 1.010366 1.069580 1.227795 -1.148466 2.692475 -3.732742 2.184533 1.469172 -2.165570
wb_dma_ch_arb/input_advance -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_de/always_7/stmt_1 -0.698399 1.156100 -0.874280 0.894408 -3.752126 -1.785231 2.847563 2.292311 -0.642498 -1.590654 -1.419505 1.197502 -1.475180 -1.100983 -0.086440 0.676215 -2.150106 3.137030 -0.539883 0.718572
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_de/always_3/if_1/cond -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -3.037962 1.488647 0.518425 2.851807 -2.202987 0.608799 0.642097 1.891660 0.229056 -0.998162 -2.365672 1.347922 3.706668 -2.116889 3.110786 -3.138061 0.599640 -0.115023 0.966960 2.435076
wb_dma_ch_sel/assign_101_valid -0.078343 1.507307 -1.775892 0.674031 2.596680 -0.688502 2.190568 -0.296745 1.015733 1.581692 0.645834 1.115720 3.784888 3.357206 -0.086755 -4.226673 -0.430859 2.352670 -1.602151 3.375888
wb_dma_ch_sel/assign_98_valid -0.078343 1.507307 -1.775892 0.674031 2.596680 -0.688502 2.190568 -0.296745 1.015733 1.581692 0.645834 1.115720 3.784888 3.357206 -0.086755 -4.226673 -0.430859 2.352670 -1.602151 3.375888
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_rf/wire_ch7_csr 0.033207 1.494637 0.248419 0.312015 -0.098291 0.715607 3.343667 -1.174375 0.254345 -2.039836 -2.563252 1.278707 0.157642 0.965166 0.666443 -3.912083 -0.294574 0.979658 -1.779297 1.765554
wb_dma_ch_sel/reg_csr -3.095496 -0.492934 3.155842 0.918237 -0.367518 0.793654 4.432108 -0.472526 -0.813378 -5.156199 -3.615372 2.122658 0.427925 -3.303477 3.543275 -0.755263 1.152057 1.148816 0.867833 0.346112
wb_dma_de/reg_next_state 1.186578 3.923606 -1.242996 0.406838 0.622954 1.018165 6.251252 -4.408413 -0.896320 -2.686207 -1.109237 0.453264 1.461550 -0.165673 0.604893 0.551100 -3.599694 -0.633859 -1.181055 0.493297
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond -3.998920 -2.317532 6.294051 -1.568753 1.783746 0.713596 5.784548 2.533456 1.889019 -5.026546 0.966640 -2.336703 0.500776 0.668562 1.951294 -0.232720 -0.971733 -1.135214 0.921515 3.094330
wb_dma_de/always_11/stmt_1/expr_1 -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_ch_rf/input_ptr_set -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 0.438490 0.684010 -1.082519 0.332114 -0.701090 -1.354625 -1.762225 3.196327 1.152336 2.560750 0.880419 -0.332028 0.060126 3.120307 -0.403559 0.341141 -3.733361 -0.598239 -2.151742 1.461564
wb_dma_ch_sel/assign_12_pri3 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_de/assign_65_done/expr_1/expr_1 -1.443969 1.141757 -1.288023 2.362190 0.530984 -0.641376 3.613878 0.855035 -1.584024 -0.881009 -1.812520 2.104728 0.655611 -0.034149 -1.401713 3.005820 -2.132729 -1.661675 0.694803 0.577863
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.037962 1.488647 0.518425 2.851807 -2.202987 0.608799 0.642097 1.891660 0.229056 -0.998162 -2.365672 1.347922 3.706668 -2.116889 3.110786 -3.138061 0.599640 -0.115023 0.966960 2.435076
wb_dma/input_wb0_stb_i -2.142019 -2.627906 -1.593196 2.839710 0.727214 -1.626037 0.009894 0.929248 -0.820127 1.654719 0.177172 1.342188 5.211696 1.636828 1.978187 0.363045 -2.177560 2.228345 0.522269 0.149723
wb_dma/wire_ch1_csr -0.718862 -1.993784 -0.480653 1.769328 0.170535 -0.423496 5.002364 -2.317249 -0.473398 -2.987484 -3.485630 3.195713 -0.628388 0.231467 1.238726 -3.244735 0.727200 3.334491 -0.312967 -0.018618
wb_dma_rf/assign_5_pause_req -0.295005 1.673282 -0.562025 0.532185 2.952903 -0.250753 2.380734 -2.163460 -1.652492 -1.784449 -0.345012 -0.804560 4.011851 -2.335403 -2.377415 2.388849 -0.311748 -3.363112 2.614417 -1.733333
wb_dma_de/always_12/stmt_1 -1.443969 1.141757 -1.288023 2.362190 0.530984 -0.641376 3.613878 0.855035 -1.584024 -0.881009 -1.812520 2.104728 0.655611 -0.034149 -1.401713 3.005820 -2.132729 -1.661675 0.694803 0.577863
wb_dma_wb_if/wire_wb_ack_o -0.953173 -1.753162 -0.499098 0.475277 -1.879358 -0.864689 -2.408411 2.214092 -0.644100 1.587203 0.110807 -1.106492 0.210757 -0.902401 -0.818758 2.594010 -1.785092 -1.736243 0.928022 -1.990354
wb_dma_ch_rf/always_5/if_1/block_1 -0.996544 -2.371118 0.492258 0.089043 -1.353201 -1.182110 -3.036228 3.488805 1.804496 1.020436 1.001835 -0.753015 -2.038399 0.954885 -1.141896 -0.281090 0.422084 -0.793609 1.448047 -0.133018
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_arb/assign_1_gnt 0.378189 2.891563 1.457255 0.998859 0.405132 2.319736 -0.530866 0.772612 1.617554 -1.105053 -2.912608 0.573364 1.747070 2.076710 0.451723 -4.694794 -1.216302 -4.295751 -1.672038 2.555351
wb_dma_rf/input_dma_err -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma/wire_wb0_addr_o -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_de/assign_73_dma_busy/expr_1 -0.376048 3.734941 -0.561018 -1.477504 0.624101 -2.310103 0.636290 2.372435 0.599203 -0.576437 2.439003 1.342646 1.914583 -3.444682 -2.911206 3.144383 0.259961 0.494123 2.846967 -0.413364
wb_dma/input_dma_nd_i -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -0.315974 -1.881477 -2.377508 1.937321 1.522694 -3.629610 1.689685 0.895582 -0.231846 -0.081572 1.133419 -0.091487 1.954129 -0.936622 -3.258338 -0.735750 1.413061 3.669221 2.937616 -0.914527
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -0.315974 -1.881477 -2.377508 1.937321 1.522694 -3.629610 1.689685 0.895582 -0.231846 -0.081572 1.133419 -0.091487 1.954129 -0.936622 -3.258338 -0.735750 1.413061 3.669221 2.937616 -0.914527
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_sel/assign_3_pri0 -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_de/always_23/block_1/stmt_8 -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_ch_arb/always_2/block_1/stmt_1 0.378189 2.891563 1.457255 0.998859 0.405132 2.319736 -0.530866 0.772612 1.617554 -1.105053 -2.912608 0.573364 1.747070 2.076710 0.451723 -4.694794 -1.216302 -4.295751 -1.672038 2.555351
wb_dma_de/always_23/block_1/stmt_1 1.186578 3.923606 -1.242996 0.406838 0.622954 1.018165 6.251252 -4.408413 -0.896320 -2.686207 -1.109237 0.453264 1.461550 -0.165673 0.604893 0.551100 -3.599694 -0.633859 -1.181055 0.493297
wb_dma_de/always_23/block_1/stmt_2 -1.069075 0.124113 -0.167495 1.408071 -2.431558 -1.207438 3.492541 2.174682 -0.161079 -2.579608 -2.498968 0.592549 -1.361873 0.246580 -1.553832 -0.739100 -2.720723 1.263856 -0.061224 0.162135
wb_dma_de/always_23/block_1/stmt_4 0.651071 -1.131849 -0.478301 1.569919 0.075945 -1.208485 2.824210 0.088781 0.750520 -2.948512 -1.499357 -0.811468 0.169953 0.284041 -3.158451 -2.833940 -1.771669 1.814513 1.638022 -1.835218
wb_dma_de/always_23/block_1/stmt_5 -4.624885 -2.938166 4.267504 -0.228770 -1.783280 0.482950 2.949852 2.359776 -0.918330 -4.223436 -2.559145 -0.029006 2.078479 0.404171 2.672719 -0.044217 -1.752281 -0.461148 0.072765 0.975122
wb_dma_de/always_23/block_1/stmt_6 -3.584492 -1.517534 -0.053130 2.689204 -0.795621 -0.486846 1.621540 2.086917 -1.253124 0.081249 -0.791417 2.060129 3.054154 0.312744 2.529217 2.404067 -2.480529 1.326758 0.724112 0.770156
wb_dma_rf/inst_u25 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_wb_mast/input_mast_go -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -1.280562 -0.387252 -0.798969 1.000626 -0.394263 -1.828774 1.601141 1.635783 -1.095842 -0.146488 0.459168 1.532270 0.911725 -0.944800 0.164704 2.832896 -0.884999 2.810698 0.856543 0.088507
wb_dma_ch_sel/assign_125_de_start/expr_1 1.230104 1.095107 -3.627001 3.191364 1.696803 -0.541717 4.188529 -2.637290 -1.658021 0.542454 -0.992275 1.354297 0.163472 1.290833 -0.815056 1.341547 -2.190041 0.749758 -0.686398 0.455970
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -1.075971 1.249291 -1.819507 0.606688 1.298557 -1.697699 0.022762 0.088310 -0.016415 1.799664 3.342847 -2.288734 2.289720 -2.810212 -1.551264 2.673057 0.679625 -1.234229 3.155138 -0.674103
wb_dma_ch_sel/assign_151_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond -1.637828 -1.015218 -0.563401 3.358300 -1.069739 1.375611 1.549953 -0.202583 -0.277727 -0.936224 -4.109478 0.920401 0.738524 1.882466 -0.251921 -2.531286 -2.474698 -2.974092 -0.023761 -0.386011
wb_dma_wb_mast/reg_mast_dout -0.821306 -4.230020 2.607662 2.007796 -1.871817 0.503509 -0.342698 0.018298 0.812039 -4.039987 -1.887352 -2.748651 1.543433 -0.686374 0.700206 -3.361376 -1.080560 -1.179202 2.483521 -2.564353
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -2.704725 -1.143062 0.637226 0.868694 2.277419 -0.842991 0.660005 1.143488 1.035843 0.361793 2.320466 -1.337535 3.599752 -0.911550 -0.455446 -2.763124 3.988342 0.727326 3.136107 2.076743
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_sel/assign_100_valid -0.078343 1.507307 -1.775892 0.674031 2.596680 -0.688502 2.190568 -0.296745 1.015733 1.581692 0.645834 1.115720 3.784888 3.357206 -0.086755 -4.226673 -0.430859 2.352670 -1.602151 3.375888
wb_dma_ch_sel/assign_131_req_p0 -1.334942 2.845458 -0.124463 -1.157303 -0.071922 -0.830583 0.624350 2.764230 -0.461320 -0.184399 -2.698669 2.464332 4.664638 2.544392 -1.389015 -2.938766 -2.292289 0.902832 -2.607149 1.973793
wb_dma_ch_sel/assign_135_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma_ch_rf/input_dma_done_all -1.069075 0.124113 -0.167495 1.408071 -2.431558 -1.207438 3.492541 2.174682 -0.161079 -2.579608 -2.498968 0.592549 -1.361873 0.246580 -1.553832 -0.739100 -2.720723 1.263856 -0.061224 0.162135
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 -2.175345 -1.724450 3.097669 1.240258 -3.907625 0.447886 2.694327 1.660227 1.041602 -5.256646 -3.302559 -1.076566 -0.937783 -1.168664 1.885422 -2.855596 -2.318195 -0.585181 0.903595 -0.254626
wb_dma_pri_enc_sub/wire_pri_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_rf/input_wb_rf_din -4.473910 -4.137519 2.203774 -0.235927 2.263944 2.131431 1.731952 0.775234 1.463977 1.094144 1.108357 2.318958 0.081306 4.102863 1.098134 -1.028881 -2.662032 4.115935 -0.419979 -1.455960
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond -0.844240 0.783587 -0.595551 1.913036 -1.215278 0.027223 3.195609 0.569357 -1.239859 -1.926587 -3.026959 1.492245 -1.228414 -0.057114 -1.358090 1.697918 -2.620306 -1.746054 0.069023 -0.388229
wb_dma_ch_sel/assign_157_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_sel/assign_139_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_sel/always_38/case_1 1.230104 1.095107 -3.627001 3.191364 1.696803 -0.541717 4.188529 -2.637290 -1.658021 0.542454 -0.992275 1.354297 0.163472 1.290833 -0.815056 1.341547 -2.190041 0.749758 -0.686398 0.455970
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -0.229239 2.636210 -2.226698 1.351581 1.042805 2.147930 0.973081 -3.320309 0.992234 2.932904 0.258691 -3.620738 0.770906 0.689650 -0.498332 -4.644165 0.125672 -3.404581 -0.758649 0.997272
wb_dma/constraint_wb0_cyc_o -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma/input_wb0_addr_i -0.751865 -3.761963 1.112146 2.866142 4.453376 4.121134 -1.345793 -3.562717 -1.484978 1.761515 0.688187 2.141593 4.935853 -0.168533 4.535169 3.805501 -1.253383 -0.859868 1.760720 -2.770236
wb_dma_de/input_mast1_drdy -0.956821 1.324706 -0.727713 2.083577 0.179268 0.170088 1.462585 1.190364 -0.447011 -0.408642 -2.164305 0.838415 0.160865 0.237448 -1.901676 0.514646 -0.991308 -4.212639 0.654450 0.896089
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -0.726923 -0.111905 -0.970256 0.615423 -0.495073 -2.298770 1.871738 1.939048 -0.667026 -0.367308 0.859446 0.680709 -1.166513 -1.435474 -1.583066 2.765786 0.016966 2.316929 1.361097 -0.029424
wb_dma_wb_if/input_wb_ack_i -1.217326 -4.101947 -0.000280 -0.042062 -3.961115 0.950798 1.948473 -2.690063 -0.159907 -1.909224 -3.565141 -2.703326 0.103218 0.161350 -0.306787 -4.226307 -3.000055 -2.962450 0.008134 -3.630423
wb_dma_ch_sel/wire_pri_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_rf/assign_3_ch_am0 -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma_rf/input_ch_sel -0.493067 2.019010 0.115667 0.552407 -0.012345 -0.434976 0.535400 -0.074810 2.955248 -3.314803 0.482891 -0.295922 1.885788 -5.002903 -3.241396 -1.876133 -1.491552 0.645023 5.713938 -5.352186
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -1.868945 -0.421779 -1.209844 -0.466825 0.430521 -1.902225 2.043012 0.303818 -0.970178 0.235761 2.118100 -1.496446 3.019227 -1.403167 -3.228968 -1.667414 4.752982 0.185497 2.922216 2.042635
wb_dma_de/always_23/block_1/case_1 1.186578 3.923606 -1.242996 0.406838 0.622954 1.018165 6.251252 -4.408413 -0.896320 -2.686207 -1.109237 0.453264 1.461550 -0.165673 0.604893 0.551100 -3.599694 -0.633859 -1.181055 0.493297
wb_dma/wire_pause_req -0.295005 1.673282 -0.562025 0.532185 2.952903 -0.250753 2.380734 -2.163460 -1.652492 -1.784449 -0.345012 -0.804560 4.011851 -2.335403 -2.377415 2.388849 -0.311748 -3.363112 2.614417 -1.733333
wb_dma_wb_if/input_mast_go -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/input_de_csr -0.585865 -1.548085 0.782800 1.480050 -1.392668 -0.273469 0.871581 1.395875 1.585400 -2.369772 -1.668238 -2.044966 -2.559636 -0.434523 -2.492492 -2.712713 -0.644584 -1.595388 1.979221 -1.485836
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_de/input_mast0_din -2.353462 -4.092588 2.158966 2.998994 -1.313921 1.325341 0.127421 -0.234893 2.079683 -2.921895 -2.014467 -1.707465 0.128690 -0.437776 2.041385 -4.075453 -1.258000 -0.986680 2.669342 -2.387092
wb_dma_pri_enc_sub/always_3 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_pri_enc_sub/always_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/reg_adr0 -1.887400 -1.869565 0.700076 0.903294 2.796536 0.814711 -2.157649 1.429067 0.796340 2.115737 1.535811 -2.213451 3.625972 0.987193 -1.633322 -3.326655 2.194675 -0.557891 2.072213 0.637114
wb_dma_ch_sel/reg_adr1 0.438490 0.684010 -1.082519 0.332114 -0.701090 -1.354625 -1.762225 3.196327 1.152336 2.560750 0.880419 -0.332028 0.060126 3.120307 -0.403559 0.341141 -3.733361 -0.598239 -2.151742 1.461564
wb_dma_ch_sel/assign_1_pri0 -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_ch_pri_enc/wire_pri26_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 -1.443969 1.141757 -1.288023 2.362190 0.530984 -0.641376 3.613878 0.855035 -1.584024 -0.881009 -1.812520 2.104728 0.655611 -0.034149 -1.401713 3.005820 -2.132729 -1.661675 0.694803 0.577863
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -2.196876 -1.080340 1.868570 2.874724 2.512374 -1.361433 1.336318 0.151572 2.167750 -2.171032 0.570061 -0.189574 0.998977 0.062037 3.259207 -0.580502 -1.784857 1.697056 0.705259 -0.651089
wb_dma/wire_ptr_set -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond -0.844240 0.783587 -0.595551 1.913036 -1.215278 0.027223 3.195609 0.569357 -1.239859 -1.926587 -3.026959 1.492245 -1.228414 -0.057114 -1.358090 1.697918 -2.620306 -1.746054 0.069023 -0.388229
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_de/reg_ptr_set 1.646101 -1.508673 -3.600976 5.281622 1.518498 -0.842641 1.939149 -0.558107 2.204456 1.082222 0.696299 0.074691 -3.721562 1.430204 -3.531580 -2.917785 -0.234154 2.852861 2.507618 -1.081438
wb_dma/wire_dma_nd -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_rf/assign_3_csr -1.596494 -1.861081 -2.361717 2.219218 -0.442547 -1.564065 1.119433 -0.468074 -0.990351 2.009545 1.557716 -2.757736 -0.518593 -0.939520 -0.191386 2.042301 -0.400873 0.322115 1.485416 -0.833054
wb_dma_rf/assign_4_dma_abort -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_sel/assign_123_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -3.413987 2.137330 0.843210 1.817618 -2.830579 0.621732 0.989448 2.824317 -0.182643 -0.551804 -2.154878 2.265524 1.613195 -1.674934 3.540635 -1.118501 0.368684 0.028032 -0.266203 3.449481
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -0.726923 -0.111905 -0.970256 0.615423 -0.495073 -2.298770 1.871738 1.939048 -0.667026 -0.367308 0.859446 0.680709 -1.166513 -1.435474 -1.583066 2.765786 0.016966 2.316929 1.361097 -0.029424
wb_dma_rf/wire_ch4_csr 0.033207 1.494637 0.248419 0.312015 -0.098291 0.715607 3.343667 -1.174375 0.254345 -2.039836 -2.563252 1.278707 0.157642 0.965166 0.666443 -3.912083 -0.294574 0.979658 -1.779297 1.765554
wb_dma_ch_rf/always_1/stmt_1/expr_1 -0.315974 -1.881477 -2.377508 1.937321 1.522694 -3.629610 1.689685 0.895582 -0.231846 -0.081572 1.133419 -0.091487 1.954129 -0.936622 -3.258338 -0.735750 1.413061 3.669221 2.937616 -0.914527
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -2.704725 -1.143062 0.637226 0.868694 2.277419 -0.842991 0.660005 1.143488 1.035843 0.361793 2.320466 -1.337535 3.599752 -0.911550 -0.455446 -2.763124 3.988342 0.727326 3.136107 2.076743
wb_dma_ch_pri_enc/wire_pri0_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_rf/assign_10_ch_enable -0.229239 2.636210 -2.226698 1.351581 1.042805 2.147930 0.973081 -3.320309 0.992234 2.932904 0.258691 -3.620738 0.770906 0.689650 -0.498332 -4.644165 0.125672 -3.404581 -0.758649 0.997272
wb_dma_wb_slv/reg_slv_we 2.277380 -0.298398 1.440345 0.180027 2.392325 1.990758 -2.144009 -1.176335 3.726307 -1.419016 -0.003046 3.042115 2.513594 3.156916 1.850567 -4.073967 -1.290290 -3.133179 0.476777 0.921235
wb_dma_de/input_txsz -0.149130 1.206248 -0.812255 0.374278 -1.155461 0.880266 2.619205 0.416301 -0.317196 -0.319770 -2.017168 1.303961 -3.455613 2.027460 -2.109963 1.649663 -3.955737 -0.780041 -1.515455 -0.774636
wb_dma_wb_if/wire_mast_dout -0.821306 -4.230020 2.607662 2.007796 -1.871817 0.503509 -0.342698 0.018298 0.812039 -4.039987 -1.887352 -2.748651 1.543433 -0.686374 0.700206 -3.361376 -1.080560 -1.179202 2.483521 -2.564353
wb_dma_ch_rf/wire_ch_enable -0.229239 2.636210 -2.226698 1.351581 1.042805 2.147930 0.973081 -3.320309 0.992234 2.932904 0.258691 -3.620738 0.770906 0.689650 -0.498332 -4.644165 0.125672 -3.404581 -0.758649 0.997272
wb_dma_rf/wire_csr_we 0.212473 -1.280790 1.439985 0.354564 3.458844 -0.805328 1.649777 -0.206241 -0.831940 -3.879559 -1.413042 1.132644 4.218295 -0.230529 -2.304947 0.863743 -0.228171 -1.512714 2.580543 -1.360275
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_sel_checker/input_dma_busy -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/assign_9_ch_txsz -1.130196 -0.010837 0.825031 -0.775006 0.256484 2.135984 2.190889 0.806661 0.515045 -0.757476 -1.272700 3.145574 -3.346476 3.970051 -2.004390 2.882949 -4.703173 -0.542613 -0.770501 -1.308964
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_de/assign_65_done -0.844240 0.783587 -0.595551 1.913036 -1.215278 0.027223 3.195609 0.569357 -1.239859 -1.926587 -3.026959 1.492245 -1.228414 -0.057114 -1.358090 1.697918 -2.620306 -1.746054 0.069023 -0.388229
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 2.390327 -2.499368 -1.983338 4.920360 1.573582 -0.023662 0.535273 -2.228892 1.430341 -0.318221 -1.790115 -0.748228 0.499373 2.604124 0.372128 -3.288184 -2.693332 -3.038467 0.406624 -0.589834
wb_dma_de/always_2/if_1/if_1 -0.732015 0.268169 -0.870104 3.076035 0.893311 -1.174372 -0.129977 1.536491 2.894974 1.382828 2.117018 -0.291813 -1.820051 -0.957574 1.011228 -2.590755 4.351209 -1.245871 2.353175 3.778449
wb_dma_ch_sel/assign_154_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_sel/assign_156_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_rf/always_9/stmt_1/expr_1 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_sel/assign_112_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_de/always_23/block_1/case_1/block_8 -0.025945 -4.244368 -2.171895 4.023521 -0.377803 -0.036134 -0.085196 -0.615682 0.792729 0.714960 -1.541797 -0.492717 -1.309455 2.398455 -1.933352 -2.818127 -2.067440 1.146908 1.493608 -3.106309
wb_dma_de/always_23/block_1/case_1/block_9 -0.025945 -4.244368 -2.171895 4.023521 -0.377803 -0.036134 -0.085196 -0.615682 0.792729 0.714960 -1.541797 -0.492717 -1.309455 2.398455 -1.933352 -2.818127 -2.067440 1.146908 1.493608 -3.106309
wb_dma_ch_rf/assign_28_this_ptr_set -0.458557 -1.880801 0.894202 1.284361 0.894714 -0.733556 0.444416 1.253166 1.479793 -1.872200 -0.179078 -2.784230 -0.620607 -0.532112 -3.118904 -1.587208 0.159793 -2.771076 2.999561 -1.329663
wb_dma_ch_rf/always_22 -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma_de/always_23/block_1/case_1/block_1 1.055257 2.547438 -0.654834 1.914997 0.044428 1.546326 6.438704 -3.535755 -1.510885 -2.836568 -2.204287 -0.080679 0.749703 1.429214 1.517174 -1.058498 -2.895715 0.054170 -2.327766 2.642990
wb_dma_de/always_23/block_1/case_1/block_2 -1.075971 1.249291 -1.819507 0.606688 1.298557 -1.697699 0.022762 0.088310 -0.016415 1.799664 3.342847 -2.288734 2.289720 -2.810212 -1.551264 2.673057 0.679625 -1.234229 3.155138 -0.674103
wb_dma_de/always_23/block_1/case_1/block_3 -1.202244 3.657810 2.649092 0.649881 -0.029632 2.739784 4.242517 0.813228 0.385262 -2.017282 -0.156712 2.548059 -1.578860 0.642538 4.008137 1.830256 -1.235132 -0.917250 -1.906458 5.302969
wb_dma_de/always_23/block_1/case_1/block_4 -2.425288 3.332259 2.175721 1.200202 -0.364755 3.768764 5.129129 -0.040395 0.337094 -1.641482 0.188797 2.222018 -2.701280 -0.141662 2.862349 1.446390 0.480685 -1.025088 -0.208347 4.796346
wb_dma_ch_rf/always_27 2.189358 0.010549 -2.151786 2.910491 1.840284 -0.791928 3.669205 -2.162375 -0.357196 -2.353940 -2.944619 2.135000 1.252970 1.456342 -2.029761 -2.285576 -1.723174 -0.025855 0.197706 -0.433498
wb_dma_de/always_23/block_1/case_1/block_7 -1.378241 -4.093441 -1.775892 1.785869 -0.821384 -0.797844 1.567849 -1.400723 2.448853 0.442951 -0.377236 -3.179466 -2.070947 1.896502 -1.741941 -5.009477 -1.817879 -0.075205 1.437999 -2.661493
wb_dma/assign_4_dma_rest -0.378081 -0.980712 0.698440 1.372311 0.030082 -1.050448 0.053140 1.409166 2.369981 -1.099959 1.432042 -3.244506 -1.801576 -2.404682 -1.165679 -0.994427 0.739424 -1.888136 3.244389 -0.690388
wb_dma_ch_rf/always_23/if_1 0.438490 0.684010 -1.082519 0.332114 -0.701090 -1.354625 -1.762225 3.196327 1.152336 2.560750 0.880419 -0.332028 0.060126 3.120307 -0.403559 0.341141 -3.733361 -0.598239 -2.151742 1.461564
wb_dma_ch_sel/reg_ndr_r -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_de/assign_66_dma_done/expr_1 1.466017 0.073323 -1.555508 2.992984 1.539831 -0.199662 3.642676 -1.739009 0.174959 -2.166235 -2.023321 1.154424 -1.067699 0.124481 -2.221276 -1.703658 0.058706 -0.901976 1.389980 -0.074863
wb_dma_ch_sel/reg_req_r 0.541436 -3.320850 -0.771840 3.041001 0.786912 -0.182616 0.386689 -0.528949 1.968876 -1.070048 -0.861713 -1.895082 -1.191849 1.151322 -2.752853 -3.533513 -1.375901 -0.033503 2.597838 -3.058022
wb_dma_ch_rf/reg_pointer_r -2.613786 -2.910336 0.740580 -0.278766 -0.238098 -1.148813 -2.566397 3.335558 1.361645 1.993132 2.715208 -2.694066 -2.243177 0.092404 -1.365340 0.988495 1.877896 0.497235 2.557880 -0.354277
wb_dma_ch_sel/assign_105_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_ch_pri_enc/wire_pri5_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/always_39/case_1 -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_ch_sel/always_6 -0.025945 -4.244368 -2.171895 4.023521 -0.377803 -0.036134 -0.085196 -0.615682 0.792729 0.714960 -1.541797 -0.492717 -1.309455 2.398455 -1.933352 -2.818127 -2.067440 1.146908 1.493608 -3.106309
wb_dma_ch_sel/always_7 -1.054122 -1.992516 0.016260 1.938331 -2.463389 -0.178966 0.753618 1.981601 0.552096 -1.236408 -2.464942 -0.747705 -2.784166 1.162265 -1.987672 -1.352503 -2.459836 -0.860393 0.504971 -1.433506
wb_dma_ch_sel/always_4 1.548069 0.686287 -2.977735 3.187121 1.763929 -0.963294 3.862212 -1.300406 -0.436929 -0.502867 -1.628883 2.903041 0.489353 1.923165 -1.386324 -0.769407 -1.600774 0.870503 -0.288908 1.119752
wb_dma_ch_sel/always_5 0.495747 0.918842 -3.358201 3.430435 1.677396 0.099498 4.698383 -2.684204 -1.311090 0.569149 -0.436711 0.636004 -1.859669 0.322156 -1.585333 1.510579 -0.498179 0.129598 0.629878 0.476133
wb_dma_ch_sel/assign_126_ch_sel/expr_1 0.819058 5.193073 0.113080 -0.236292 3.134700 1.442980 2.641221 -1.400650 0.509571 -2.112323 -1.411177 2.538758 4.426381 -0.708891 -2.380163 -2.583729 -0.006158 -0.864911 0.695662 0.630396
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_ch_sel/always_1 0.541436 -3.320850 -0.771840 3.041001 0.786912 -0.182616 0.386689 -0.528949 1.968876 -1.070048 -0.861713 -1.895082 -1.191849 1.151322 -2.752853 -3.533513 -1.375901 -0.033503 2.597838 -3.058022
wb_dma_ch_arb/always_2/block_1/case_1/cond -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_sel/always_8 -0.458557 -1.880801 0.894202 1.284361 0.894714 -0.733556 0.444416 1.253166 1.479793 -1.872200 -0.179078 -2.784230 -0.620607 -0.532112 -3.118904 -1.587208 0.159793 -2.771076 2.999561 -1.329663
wb_dma_ch_sel/always_9 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma/wire_ch1_adr1 -0.653270 1.329510 0.752252 0.326517 -1.314476 -0.054622 -0.777169 3.356726 1.458003 0.623462 0.571071 -0.788565 -1.746330 0.419948 -0.307635 0.437839 -1.284748 -2.003596 -0.297270 1.787079
wb_dma_ch_rf/wire_ch_txsz -1.130196 -0.010837 0.825031 -0.775006 0.256484 2.135984 2.190889 0.806661 0.515045 -0.757476 -1.272700 3.145574 -3.346476 3.970051 -2.004390 2.882949 -4.703173 -0.542613 -0.770501 -1.308964
wb_dma_ch_sel/assign_99_valid -0.078343 1.507307 -1.775892 0.674031 2.596680 -0.688502 2.190568 -0.296745 1.015733 1.581692 0.645834 1.115720 3.784888 3.357206 -0.086755 -4.226673 -0.430859 2.352670 -1.602151 3.375888
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond 0.438490 0.684010 -1.082519 0.332114 -0.701090 -1.354625 -1.762225 3.196327 1.152336 2.560750 0.880419 -0.332028 0.060126 3.120307 -0.403559 0.341141 -3.733361 -0.598239 -2.151742 1.461564
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -0.592767 2.900120 1.068807 0.330543 0.167949 3.205886 1.423910 -1.439924 1.171648 -0.807943 -1.185640 2.554202 3.942976 0.962195 3.712734 -4.556184 -1.771083 -0.676261 -1.657062 2.645216
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -0.961653 -2.121385 -2.356068 2.091562 2.470006 -2.764603 -0.145902 -0.333085 -1.160638 1.479869 -1.408972 2.775638 2.150119 1.674587 -0.421100 1.831395 -1.930931 -0.457468 -0.535538 -2.041124
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -1.377285 0.890678 0.810730 0.683496 0.197649 0.971568 -1.116431 3.380876 1.828722 0.620347 -1.404006 -0.545196 -0.427147 2.625370 -3.110150 -3.329156 -0.576196 -3.988638 0.006367 1.557761
wb_dma/wire_ch2_txsz -1.054122 -1.992516 0.016260 1.938331 -2.463389 -0.178966 0.753618 1.981601 0.552096 -1.236408 -2.464942 -0.747705 -2.784166 1.162265 -1.987672 -1.352503 -2.459836 -0.860393 0.504971 -1.433506
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -2.425288 3.332259 2.175721 1.200202 -0.364755 3.768764 5.129129 -0.040395 0.337094 -1.641482 0.188797 2.222018 -2.701280 -0.141662 2.862349 1.446390 0.480685 -1.025088 -0.208347 4.796346
wb_dma_de/always_23/block_1 1.186578 3.923606 -1.242996 0.406838 0.622954 1.018165 6.251252 -4.408413 -0.896320 -2.686207 -1.109237 0.453264 1.461550 -0.165673 0.604893 0.551100 -3.599694 -0.633859 -1.181055 0.493297
wb_dma_ch_rf/always_22/if_1 -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma_de/wire_mast1_dout -1.628700 -2.243918 1.456652 1.720841 -3.642158 0.431070 0.899615 1.585029 1.111712 -1.598055 -0.298977 -0.747660 -3.068831 -0.525470 2.689710 0.461342 -2.513554 0.747988 0.661997 -0.419553
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -0.996544 -2.371118 0.492258 0.089043 -1.353201 -1.182110 -3.036228 3.488805 1.804496 1.020436 1.001835 -0.753015 -2.038399 0.954885 -1.141896 -0.281090 0.422084 -0.793609 1.448047 -0.133018
wb_dma_de/always_8/stmt_1 -1.443969 1.141757 -1.288023 2.362190 0.530984 -0.641376 3.613878 0.855035 -1.584024 -0.881009 -1.812520 2.104728 0.655611 -0.034149 -1.401713 3.005820 -2.132729 -1.661675 0.694803 0.577863
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -0.996544 -2.371118 0.492258 0.089043 -1.353201 -1.182110 -3.036228 3.488805 1.804496 1.020436 1.001835 -0.753015 -2.038399 0.954885 -1.141896 -0.281090 0.422084 -0.793609 1.448047 -0.133018
wb_dma_ch_rf/wire_ch_done_we -1.245143 0.829926 -0.758437 2.574663 -0.410983 0.270605 3.846632 -0.150956 -1.042849 -2.186545 -3.600439 1.721827 1.222280 0.542408 -1.034759 -0.769207 -2.327890 -1.534683 0.151419 0.241845
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma_wb_slv/wire_wb_ack_o -0.953173 -1.753162 -0.499098 0.475277 -1.879358 -0.864689 -2.408411 2.214092 -0.644100 1.587203 0.110807 -1.106492 0.210757 -0.902401 -0.818758 2.594010 -1.785092 -1.736243 0.928022 -1.990354
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -1.377285 0.890678 0.810730 0.683496 0.197649 0.971568 -1.116431 3.380876 1.828722 0.620347 -1.404006 -0.545196 -0.427147 2.625370 -3.110150 -3.329156 -0.576196 -3.988638 0.006367 1.557761
wb_dma_de/reg_ld_desc_sel -1.377223 4.082382 0.457638 -2.311838 -0.796251 -2.129975 5.606980 2.019414 -0.504077 -2.601031 2.372955 -1.416939 3.932715 -1.375639 -2.630413 -0.054937 0.055386 2.276067 0.725477 3.883546
wb_dma_wb_mast/assign_2_mast_pt_out -0.953173 -1.753162 -0.499098 0.475277 -1.879358 -0.864689 -2.408411 2.214092 -0.644100 1.587203 0.110807 -1.106492 0.210757 -0.902401 -0.818758 2.594010 -1.785092 -1.736243 0.928022 -1.990354
wb_dma_de/assign_83_wr_ack -0.844240 0.783587 -0.595551 1.913036 -1.215278 0.027223 3.195609 0.569357 -1.239859 -1.926587 -3.026959 1.492245 -1.228414 -0.057114 -1.358090 1.697918 -2.620306 -1.746054 0.069023 -0.388229
wb_dma/wire_dma_done_all -1.069075 0.124113 -0.167495 1.408071 -2.431558 -1.207438 3.492541 2.174682 -0.161079 -2.579608 -2.498968 0.592549 -1.361873 0.246580 -1.553832 -0.739100 -2.720723 1.263856 -0.061224 0.162135
assert_wb_dma_rf/input_ch0_am1 1.573126 -1.226451 -0.629287 2.245238 1.843403 -0.902665 -2.531739 2.407228 0.862455 1.420945 1.578080 0.595484 -0.683867 0.414901 -1.286729 1.993667 0.599378 -1.942848 1.793162 0.550322
wb_dma_ch_arb/reg_state 0.378189 2.891563 1.457255 0.998859 0.405132 2.319736 -0.530866 0.772612 1.617554 -1.105053 -2.912608 0.573364 1.747070 2.076710 0.451723 -4.694794 -1.216302 -4.295751 -1.672038 2.555351
wb_dma_ch_sel/input_ch0_csr 0.790781 0.894604 0.312334 4.385622 1.698362 0.944337 4.953780 -2.708839 -3.181440 -4.017267 -4.381923 2.150221 -0.135015 -1.999719 2.958404 0.790219 0.664522 1.974973 -0.853061 1.190664
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -0.025945 -4.244368 -2.171895 4.023521 -0.377803 -0.036134 -0.085196 -0.615682 0.792729 0.714960 -1.541797 -0.492717 -1.309455 2.398455 -1.933352 -2.818127 -2.067440 1.146908 1.493608 -3.106309
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -1.202244 3.657810 2.649092 0.649881 -0.029632 2.739784 4.242517 0.813228 0.385262 -2.017282 -0.156712 2.548059 -1.578860 0.642538 4.008137 1.830256 -1.235132 -0.917250 -1.906458 5.302969
wb_dma_ch_sel/assign_153_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_wb_mast -0.154592 -3.707846 -0.412833 1.427797 -3.383404 0.285851 0.507839 -2.377425 -0.358223 -1.118088 -3.693510 -1.902822 1.819497 0.953639 2.494457 -4.011981 -3.766514 -2.249321 -1.530373 -2.183204
wb_dma_ch_sel/assign_124_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_de/always_18/stmt_1 -1.727048 -2.675956 -2.410884 0.148351 -3.160973 -3.072165 -0.545274 1.847889 0.960283 3.164039 1.062671 -2.441745 -0.425550 2.242562 0.604246 -2.612731 -2.158303 2.095358 -1.674787 0.537653
wb_dma_ch_rf/wire_ch_csr_dewe -2.175345 -1.724450 3.097669 1.240258 -3.907625 0.447886 2.694327 1.660227 1.041602 -5.256646 -3.302559 -1.076566 -0.937783 -1.168664 1.885422 -2.855596 -2.318195 -0.585181 0.903595 -0.254626
wb_dma_ch_pri_enc/input_pri2 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_pri_enc/input_pri3 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_pri_enc/input_pri1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_wb_if/input_slv_pt_in -0.953173 -1.753162 -0.499098 0.475277 -1.879358 -0.864689 -2.408411 2.214092 -0.644100 1.587203 0.110807 -1.106492 0.210757 -0.902401 -0.818758 2.594010 -1.785092 -1.736243 0.928022 -1.990354
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -1.679694 -2.124103 -1.041619 2.407544 1.322441 -1.400743 -0.249460 0.844993 0.333444 0.946775 0.761528 -0.703401 3.715623 0.106264 -0.431380 -1.587879 0.732850 0.260277 2.377942 0.094682
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma/wire_de_adr1_we -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_ch_sel/assign_6_pri1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/assign_129_req_p0/expr_1 -1.212926 1.599864 -1.160042 1.029849 -2.089765 -1.636462 0.937852 2.378101 -0.902885 0.837667 -0.566121 2.826037 1.254032 -0.021207 2.988327 1.528006 -1.821688 3.082762 -1.912276 2.592297
wb_dma_rf/wire_csr -1.596494 -1.861081 -2.361717 2.219218 -0.442547 -1.564065 1.119433 -0.468074 -0.990351 2.009545 1.557716 -2.757736 -0.518593 -0.939520 -0.191386 2.042301 -0.400873 0.322115 1.485416 -0.833054
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -1.679694 -2.124103 -1.041619 2.407544 1.322441 -1.400743 -0.249460 0.844993 0.333444 0.946775 0.761528 -0.703401 3.715623 0.106264 -0.431380 -1.587879 0.732850 0.260277 2.377942 0.094682
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 -0.601144 -4.058496 -2.392959 3.974016 0.272157 1.188009 -0.468877 -1.923705 0.149605 1.728153 -2.392396 0.693452 -1.673164 2.702389 -1.376744 -1.884013 -1.273916 -1.633785 1.023941 -3.074497
wb_dma_ch_sel/always_37/if_1 0.085520 5.025132 0.893436 0.086573 3.463441 2.933927 2.711203 -1.574815 1.942182 -2.182056 -0.679040 1.341829 2.058547 -1.467177 -3.243242 -3.154238 1.107959 -2.063735 2.524709 0.012011
wb_dma_de/always_6/if_1/cond -0.717004 -3.313775 -1.050424 2.739862 -1.294691 -1.011682 2.559404 0.539109 -0.128580 -1.235434 -1.441499 0.782144 -1.912805 1.314902 -0.655510 1.067241 -4.403752 3.151660 0.675569 -2.865815
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -1.202244 3.657810 2.649092 0.649881 -0.029632 2.739784 4.242517 0.813228 0.385262 -2.017282 -0.156712 2.548059 -1.578860 0.642538 4.008137 1.830256 -1.235132 -0.917250 -1.906458 5.302969
wb_dma_ch_rf/always_8/stmt_1 -0.376048 3.734941 -0.561018 -1.477504 0.624101 -2.310103 0.636290 2.372435 0.599203 -0.576437 2.439003 1.342646 1.914583 -3.444682 -2.911206 3.144383 0.259961 0.494123 2.846967 -0.413364
wb_dma_ch_sel/assign_108_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_ch_pri_enc/wire_pri9_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_ch_sel/wire_pri2 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_sel/wire_pri3 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_sel/wire_pri0 -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_ch_sel/wire_pri1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_de/always_4/if_1/if_1/cond/expr_1 -1.814013 0.423034 -0.908125 2.289988 -0.282940 -1.791932 4.376306 2.605670 -0.503343 -1.843536 -1.765907 1.220265 0.507625 0.617983 -2.481367 0.540801 -2.668159 0.531385 0.879854 0.913396
wb_dma_rf/input_ptr_set -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_rf/always_2/if_1/if_1 -0.456897 -2.204417 0.391810 1.353460 3.620116 -0.994871 2.856685 -2.094638 -2.649030 -2.997101 -1.201078 -2.050884 3.876357 -0.044639 -1.442563 2.077362 -0.302610 -2.315211 1.969495 -1.045343
wb_dma_de/assign_77_read_hold -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_pri_enc_sub/input_valid -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond -3.413987 2.137330 0.843210 1.817618 -2.830579 0.621732 0.989448 2.824317 -0.182643 -0.551804 -2.154878 2.265524 1.613195 -1.674934 3.540635 -1.118501 0.368684 0.028032 -0.266203 3.449481
wb_dma_ch_rf/always_27/stmt_1 2.189358 0.010549 -2.151786 2.910491 1.840284 -0.791928 3.669205 -2.162375 -0.357196 -2.353940 -2.944619 2.135000 1.252970 1.456342 -2.029761 -2.285576 -1.723174 -0.025855 0.197706 -0.433498
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -3.061440 1.286712 0.353149 1.527188 -5.465091 3.083791 -2.179798 0.110233 -0.426105 1.121998 -2.165329 1.924774 -1.283756 -4.061130 5.303283 1.726674 -2.071167 -1.661214 -0.031255 -1.901783
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -0.025945 -4.244368 -2.171895 4.023521 -0.377803 -0.036134 -0.085196 -0.615682 0.792729 0.714960 -1.541797 -0.492717 -1.309455 2.398455 -1.933352 -2.818127 -2.067440 1.146908 1.493608 -3.106309
wb_dma_ch_sel/wire_valid -0.229239 2.636210 -2.226698 1.351581 1.042805 2.147930 0.973081 -3.320309 0.992234 2.932904 0.258691 -3.620738 0.770906 0.689650 -0.498332 -4.644165 0.125672 -3.404581 -0.758649 0.997272
wb_dma_ch_sel/assign_162_req_p1/expr_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_de/wire_chunk_cnt_is_0_d -1.443969 1.141757 -1.288023 2.362190 0.530984 -0.641376 3.613878 0.855035 -1.584024 -0.881009 -1.812520 2.104728 0.655611 -0.034149 -1.401713 3.005820 -2.132729 -1.661675 0.694803 0.577863
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_ch_sel/assign_109_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.652594 -0.790691 -1.310817 1.732619 2.960347 -2.252313 -1.229160 0.795977 -0.394718 0.940591 1.362558 1.686301 8.129479 0.768735 0.629698 1.652355 -1.658023 0.590396 1.930492 -0.179840
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_de/assign_75_mast1_dout -1.628700 -2.243918 1.456652 1.720841 -3.642158 0.431070 0.899615 1.585029 1.111712 -1.598055 -0.298977 -0.747660 -3.068831 -0.525470 2.689710 0.461342 -2.513554 0.747988 0.661997 -0.419553
wb_dma/constraint_csr -0.726923 -0.111905 -0.970256 0.615423 -0.495073 -2.298770 1.871738 1.939048 -0.667026 -0.367308 0.859446 0.680709 -1.166513 -1.435474 -1.583066 2.765786 0.016966 2.316929 1.361097 -0.029424
wb_dma_ch_rf/always_5/if_1 -0.996544 -2.371118 0.492258 0.089043 -1.353201 -1.182110 -3.036228 3.488805 1.804496 1.020436 1.001835 -0.753015 -2.038399 0.954885 -1.141896 -0.281090 0.422084 -0.793609 1.448047 -0.133018
wb_dma_ch_pri_enc/wire_pri21_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/assign_157_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_wb_mast/assign_1/expr_1 -0.479395 -2.983126 -0.310314 4.539287 -2.724408 0.265405 -0.968109 -0.411185 0.992127 0.903199 -1.364539 0.129112 -2.267863 0.743959 7.295771 0.443389 -3.589036 -2.716644 -1.585004 0.831584
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma_de/reg_mast1_adr 1.957723 1.791003 -2.629485 5.975412 -1.728536 -0.284802 -1.645517 -0.496853 2.001572 0.815669 0.832909 -1.399921 1.960873 -3.007482 3.391183 -2.753210 0.459683 -2.056605 2.440028 2.162402
wb_dma_ch_pri_enc/wire_pri17_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/assign_141_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_sel/input_ch2_csr -0.718862 -1.993784 -0.480653 1.769328 0.170535 -0.423496 5.002364 -2.317249 -0.473398 -2.987484 -3.485630 3.195713 -0.628388 0.231467 1.238726 -3.244735 0.727200 3.334491 -0.312967 -0.018618
wb_dma_ch_rf/assign_13_ch_txsz_we 0.320694 1.187684 -0.611295 0.168329 -1.917345 -0.460117 3.016977 2.207470 0.882145 -1.176727 -1.205414 0.307143 -3.497457 2.085233 -3.268778 -0.479535 -4.176505 2.205078 -1.150208 -0.337107
wb_dma_ch_sel/assign_130_req_p0 -1.212926 1.599864 -1.160042 1.029849 -2.089765 -1.636462 0.937852 2.378101 -0.902885 0.837667 -0.566121 2.826037 1.254032 -0.021207 2.988327 1.528006 -1.821688 3.082762 -1.912276 2.592297
wb_dma_ch_arb/always_1/if_1/stmt_2 0.378189 2.891563 1.457255 0.998859 0.405132 2.319736 -0.530866 0.772612 1.617554 -1.105053 -2.912608 0.573364 1.747070 2.076710 0.451723 -4.694794 -1.216302 -4.295751 -1.672038 2.555351
wb_dma_ch_sel/assign_106_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -1.280562 -0.387252 -0.798969 1.000626 -0.394263 -1.828774 1.601141 1.635783 -1.095842 -0.146488 0.459168 1.532270 0.911725 -0.944800 0.164704 2.832896 -0.884999 2.810698 0.856543 0.088507
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_rf/always_11/if_1/if_1 -2.604072 2.102799 -0.729847 2.136544 -0.905105 0.251848 1.391715 1.562560 -1.616617 0.864885 -1.452416 2.752270 2.381765 -0.492744 2.308763 2.771701 -1.034857 -2.521704 -0.423091 2.880303
wb_dma_wb_if/wire_slv_adr -2.199545 -3.808995 1.676957 3.651186 5.099058 4.021472 -0.647039 -3.309858 -0.320240 0.584550 0.795568 2.533432 3.277066 1.336260 4.741523 2.925127 -0.552002 -0.012670 2.518659 -2.173300
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma_ch_sel/input_ch1_csr -0.718862 -1.993784 -0.480653 1.769328 0.170535 -0.423496 5.002364 -2.317249 -0.473398 -2.987484 -3.485630 3.195713 -0.628388 0.231467 1.238726 -3.244735 0.727200 3.334491 -0.312967 -0.018618
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma/wire_pt1_sel_i -1.432805 -1.971602 1.882860 3.272179 -3.837390 1.312599 -0.502657 1.942022 2.135974 -1.471421 -1.067320 -0.202759 -2.053729 -0.710017 4.985705 -1.886391 -2.404305 0.445393 0.526775 0.561156
wb_dma_ch_sel/always_47/case_1/stmt_1 1.047547 0.269897 -2.181918 3.599066 0.773735 -1.500375 0.813172 1.143319 1.755549 1.552370 1.848948 -0.555628 -2.211691 -0.094330 -0.044370 -0.565405 0.836661 -0.240770 1.250376 2.636299
wb_dma/wire_pt1_sel_o -2.279643 0.263847 0.015015 1.238052 -0.880078 0.729061 -0.856556 1.069550 -1.109183 0.965679 -1.104088 1.010808 -3.223606 -0.493781 0.063279 3.240855 2.054291 -2.781192 0.525994 0.471711
wb_dma_ch_sel/assign_127_req_p0/expr_1 -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_ch_pri_enc/inst_u16 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 0.438490 0.684010 -1.082519 0.332114 -0.701090 -1.354625 -1.762225 3.196327 1.152336 2.560750 0.880419 -0.332028 0.060126 3.120307 -0.403559 0.341141 -3.733361 -0.598239 -2.151742 1.461564
wb_dma_ch_sel/always_48/case_1 0.378189 2.891563 1.457255 0.998859 0.405132 2.319736 -0.530866 0.772612 1.617554 -1.105053 -2.912608 0.573364 1.747070 2.076710 0.451723 -4.694794 -1.216302 -4.295751 -1.672038 2.555351
wb_dma_ch_sel/input_ch7_csr 0.033207 1.494637 0.248419 0.312015 -0.098291 0.715607 3.343667 -1.174375 0.254345 -2.039836 -2.563252 1.278707 0.157642 0.965166 0.666443 -3.912083 -0.294574 0.979658 -1.779297 1.765554
assert_wb_dma_rf/input_ch0_txsz -1.025954 -3.001119 0.027161 0.790905 -0.294081 -0.499254 -2.414614 2.697863 0.902968 1.436417 0.588027 2.028620 -0.447898 2.870819 0.080346 2.189610 -2.338953 -0.107600 0.589434 -0.839094
assert_wb_dma_rf 1.288862 -2.748724 -0.665129 2.267797 1.834965 -0.701395 -2.756402 2.271946 0.962173 1.735934 1.335195 1.939454 -0.509870 2.452116 -0.407546 2.443486 -1.188069 -0.771552 1.096282 -0.116383
wb_dma_ch_rf/reg_ch_am0_r -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma_ch_rf/always_4/if_1 -2.613786 -2.910336 0.740580 -0.278766 -0.238098 -1.148813 -2.566397 3.335558 1.361645 1.993132 2.715208 -2.694066 -2.243177 0.092404 -1.365340 0.988495 1.877896 0.497235 2.557880 -0.354277
wb_dma_de/always_4/if_1/if_1/stmt_1 -1.814013 0.423034 -0.908125 2.289988 -0.282940 -1.791932 4.376306 2.605670 -0.503343 -1.843536 -1.765907 1.220265 0.507625 0.617983 -2.481367 0.540801 -2.668159 0.531385 0.879854 0.913396
wb_dma_de/always_14/stmt_1/expr_1 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_de/wire_use_ed -4.397453 -2.382334 5.719869 -0.123188 0.643762 1.081228 5.861687 1.598185 1.308239 -5.677876 0.485190 -1.803703 0.913094 -1.194199 2.844846 -0.609438 0.466588 -0.706975 2.583248 2.821138
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -1.075971 1.249291 -1.819507 0.606688 1.298557 -1.697699 0.022762 0.088310 -0.016415 1.799664 3.342847 -2.288734 2.289720 -2.810212 -1.551264 2.673057 0.679625 -1.234229 3.155138 -0.674103
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma_ch_sel/always_7/stmt_1/expr_1 -1.054122 -1.992516 0.016260 1.938331 -2.463389 -0.178966 0.753618 1.981601 0.552096 -1.236408 -2.464942 -0.747705 -2.784166 1.162265 -1.987672 -1.352503 -2.459836 -0.860393 0.504971 -1.433506
wb_dma_ch_sel/input_nd_i -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_ch_rf/reg_ch_rl -0.315974 -1.881477 -2.377508 1.937321 1.522694 -3.629610 1.689685 0.895582 -0.231846 -0.081572 1.133419 -0.091487 1.954129 -0.936622 -3.258338 -0.735750 1.413061 3.669221 2.937616 -0.914527
wb_dma_de/reg_paused -1.596494 -1.861081 -2.361717 2.219218 -0.442547 -1.564065 1.119433 -0.468074 -0.990351 2.009545 1.557716 -2.757736 -0.518593 -0.939520 -0.191386 2.042301 -0.400873 0.322115 1.485416 -0.833054
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond -0.844240 0.783587 -0.595551 1.913036 -1.215278 0.027223 3.195609 0.569357 -1.239859 -1.926587 -3.026959 1.492245 -1.228414 -0.057114 -1.358090 1.697918 -2.620306 -1.746054 0.069023 -0.388229
wb_dma_wb_if/wire_mast_drdy -5.391313 -2.439226 -2.471419 -0.998013 -3.494834 -0.272780 3.787514 -2.505411 -1.913749 1.849674 -3.172823 -1.385937 -0.573594 1.605070 -0.356298 -3.347755 0.580974 -2.746782 -1.593026 0.158515
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -1.679694 -2.124103 -1.041619 2.407544 1.322441 -1.400743 -0.249460 0.844993 0.333444 0.946775 0.761528 -0.703401 3.715623 0.106264 -0.431380 -1.587879 0.732850 0.260277 2.377942 0.094682
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 -1.054122 -1.992516 0.016260 1.938331 -2.463389 -0.178966 0.753618 1.981601 0.552096 -1.236408 -2.464942 -0.747705 -2.784166 1.162265 -1.987672 -1.352503 -2.459836 -0.860393 0.504971 -1.433506
wb_dma_ch_sel/assign_100_valid/expr_1 -0.078343 1.507307 -1.775892 0.674031 2.596680 -0.688502 2.190568 -0.296745 1.015733 1.581692 0.645834 1.115720 3.784888 3.357206 -0.086755 -4.226673 -0.430859 2.352670 -1.602151 3.375888
wb_dma_wb_if/inst_u1 0.321005 1.487617 0.287369 0.393331 1.803198 3.985540 -2.060334 -2.241793 1.879405 2.063083 0.112015 1.137885 0.417000 2.781036 2.416492 -1.073711 -1.714743 -2.968486 -1.073027 0.282229
wb_dma_wb_if/inst_u0 -0.154592 -3.707846 -0.412833 1.427797 -3.383404 0.285851 0.507839 -2.377425 -0.358223 -1.118088 -3.693510 -1.902822 1.819497 0.953639 2.494457 -4.011981 -3.766514 -2.249321 -1.530373 -2.183204
wb_dma_ch_sel 0.354545 3.473402 -0.705392 -0.273298 1.538361 0.202390 4.700260 -2.809939 -0.540799 -2.018976 -0.924095 0.494677 1.938811 -1.010682 -0.507479 -1.757096 0.251375 0.908032 -0.426996 1.123970
wb_dma_rf/input_de_csr_we -2.175345 -1.724450 3.097669 1.240258 -3.907625 0.447886 2.694327 1.660227 1.041602 -5.256646 -3.302559 -1.076566 -0.937783 -1.168664 1.885422 -2.855596 -2.318195 -0.585181 0.903595 -0.254626
wb_dma_rf/wire_ch0_adr0 -3.280937 -3.096357 0.220650 2.678531 2.250576 -1.347948 2.462494 0.426965 1.091243 0.129004 2.815333 -0.613561 2.969109 -1.142386 2.037716 -1.290603 2.854191 2.691769 3.571902 1.818714
wb_dma_rf/wire_ch0_adr1 -0.127617 -2.264781 -0.911818 0.930327 -0.165675 -1.485135 -2.319039 2.819033 0.593160 2.148616 0.427834 1.829351 0.414768 4.043320 0.419332 1.331495 -2.952428 1.340784 -1.147585 0.317247
wb_dma_de/always_9/stmt_1/expr_1 -0.698399 1.156100 -0.874280 0.894408 -3.752126 -1.785231 2.847563 2.292311 -0.642498 -1.590654 -1.419505 1.197502 -1.475180 -1.100983 -0.086440 0.676215 -2.150106 3.137030 -0.539883 0.718572
wb_dma_ch_sel/always_42/case_1/cond -0.142860 0.134586 -0.315107 1.335188 0.640091 -0.666178 2.153818 -0.731811 -0.369722 -2.924935 -2.084663 -0.583699 0.035990 -2.303854 -3.833699 -1.431625 1.454709 -1.861065 2.898273 -1.946964
wb_dma_wb_slv/input_wb_cyc_i -2.144871 0.283829 -0.780761 3.396543 -4.813396 2.061092 -3.907084 -0.181550 -0.384315 0.780372 -3.242674 2.121631 2.496257 -2.078405 4.331276 -2.266575 -1.706303 2.179857 0.182960 -2.929362
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 0.234790 0.466349 1.911185 0.524281 0.780236 -0.565445 1.073428 2.809024 2.728257 -2.256593 0.660935 -3.375902 -1.434144 0.183031 -2.807459 -0.909337 -1.852630 -4.061065 1.670111 0.633494
wb_dma_de/reg_tsz_cnt -0.149130 1.206248 -0.812255 0.374278 -1.155461 0.880266 2.619205 0.416301 -0.317196 -0.319770 -2.017168 1.303961 -3.455613 2.027460 -2.109963 1.649663 -3.955737 -0.780041 -1.515455 -0.774636
wb_dma_ch_sel/reg_ndr -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_de/assign_83_wr_ack/expr_1 -0.844240 0.783587 -0.595551 1.913036 -1.215278 0.027223 3.195609 0.569357 -1.239859 -1.926587 -3.026959 1.492245 -1.228414 -0.057114 -1.358090 1.697918 -2.620306 -1.746054 0.069023 -0.388229
wb_dma_de/reg_de_txsz_we -1.297509 -1.406160 -0.589791 1.979267 -3.250796 -1.178764 1.591805 1.878032 -0.848096 -1.237954 -1.403284 1.440231 -0.816125 -0.281620 0.818802 2.042634 -3.915606 3.881949 0.190941 -1.697804
wb_dma_ch_rf/reg_pointer_sr -0.996544 -2.371118 0.492258 0.089043 -1.353201 -1.182110 -3.036228 3.488805 1.804496 1.020436 1.001835 -0.753015 -2.038399 0.954885 -1.141896 -0.281090 0.422084 -0.793609 1.448047 -0.133018
wb_dma_rf/input_de_adr1_we -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -2.425288 3.332259 2.175721 1.200202 -0.364755 3.768764 5.129129 -0.040395 0.337094 -1.641482 0.188797 2.222018 -2.701280 -0.141662 2.862349 1.446390 0.480685 -1.025088 -0.208347 4.796346
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/always_43/case_1/cond -0.149130 1.206248 -0.812255 0.374278 -1.155461 0.880266 2.619205 0.416301 -0.317196 -0.319770 -2.017168 1.303961 -3.455613 2.027460 -2.109963 1.649663 -3.955737 -0.780041 -1.515455 -0.774636
wb_dma_ch_rf/reg_ch_adr0_r -2.704725 -1.143062 0.637226 0.868694 2.277419 -0.842991 0.660005 1.143488 1.035843 0.361793 2.320466 -1.337535 3.599752 -0.911550 -0.455446 -2.763124 3.988342 0.727326 3.136107 2.076743
wb_dma_ch_pri_enc/input_valid -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_pri_enc/reg_pri_out1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -2.632702 -2.921501 -1.582393 0.261916 -3.166589 -1.809117 0.285877 1.024187 1.527632 2.436403 1.406936 -3.730993 -1.533855 0.959879 0.230448 -3.025172 -0.964462 0.599791 -0.006205 0.041344
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -1.679694 -2.124103 -1.041619 2.407544 1.322441 -1.400743 -0.249460 0.844993 0.333444 0.946775 0.761528 -0.703401 3.715623 0.106264 -0.431380 -1.587879 0.732850 0.260277 2.377942 0.094682
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -0.378081 -0.980712 0.698440 1.372311 0.030082 -1.050448 0.053140 1.409166 2.369981 -1.099959 1.432042 -3.244506 -1.801576 -2.404682 -1.165679 -0.994427 0.739424 -1.888136 3.244389 -0.690388
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -1.318875 1.570462 0.510710 0.418675 0.983702 1.863129 -1.642363 1.928655 0.406962 1.368906 -1.604192 0.569470 -0.285972 1.746970 -2.514011 -0.484289 0.171602 -5.861638 -0.047311 1.041292
wb_dma_ch_sel/input_req_i 0.541436 -3.320850 -0.771840 3.041001 0.786912 -0.182616 0.386689 -0.528949 1.968876 -1.070048 -0.861713 -1.895082 -1.191849 1.151322 -2.752853 -3.533513 -1.375901 -0.033503 2.597838 -3.058022
wb_dma_rf/assign_4_dma_abort/expr_1 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_rf/always_1/case_1/stmt_8 -0.015245 -0.624572 0.933124 0.144609 1.169323 -0.372340 1.445087 2.391835 -0.379275 0.158578 2.485992 -1.110417 -0.064882 -1.172123 -1.082773 1.426426 1.383892 0.722579 1.293074 2.640978
wb_dma_ch_rf/wire_ptr_inv -0.653270 1.329510 0.752252 0.326517 -1.314476 -0.054622 -0.777169 3.356726 1.458003 0.623462 0.571071 -0.788565 -1.746330 0.419948 -0.307635 0.437839 -1.284748 -2.003596 -0.297270 1.787079
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -1.904771 -1.627970 -0.002456 2.119849 0.523003 0.841794 0.745300 0.059886 -0.959023 0.098029 -1.451184 1.083539 0.763198 1.143672 0.709314 2.297666 -2.328772 -2.154575 0.481160 -0.876853
wb_dma_ch_sel/assign_138_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_rf/always_1/case_1/stmt_1 -1.596494 -1.861081 -2.361717 2.219218 -0.442547 -1.564065 1.119433 -0.468074 -0.990351 2.009545 1.557716 -2.757736 -0.518593 -0.939520 -0.191386 2.042301 -0.400873 0.322115 1.485416 -0.833054
wb_dma_rf/always_1/case_1/stmt_6 -3.524239 0.024090 -0.043396 -0.163867 0.192793 -0.834087 -2.554369 2.517968 -0.077204 2.439006 3.053421 1.868883 4.300416 -2.212353 2.381950 3.062021 0.508235 -0.439331 2.418883 0.882935
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_ch_sel/always_43/case_1 -0.149130 1.206248 -0.812255 0.374278 -1.155461 0.880266 2.619205 0.416301 -0.317196 -0.319770 -2.017168 1.303961 -3.455613 2.027460 -2.109963 1.649663 -3.955737 -0.780041 -1.515455 -0.774636
wb_dma_ch_sel/assign_9_pri2 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_pri_enc_sub/always_1/case_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_rf/always_2/if_1 -0.456897 -2.204417 0.391810 1.353460 3.620116 -0.994871 2.856685 -2.094638 -2.649030 -2.997101 -1.201078 -2.050884 3.876357 -0.044639 -1.442563 2.077362 -0.302610 -2.315211 1.969495 -1.045343
wb_dma/wire_dma_abort -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -0.025945 -4.244368 -2.171895 4.023521 -0.377803 -0.036134 -0.085196 -0.615682 0.792729 0.714960 -1.541797 -0.492717 -1.309455 2.398455 -1.933352 -2.818127 -2.067440 1.146908 1.493608 -3.106309
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_wb_if/input_wb_stb_i -2.142019 -2.627906 -1.593196 2.839710 0.727214 -1.626037 0.009894 0.929248 -0.820127 1.654719 0.177172 1.342188 5.211696 1.636828 1.978187 0.363045 -2.177560 2.228345 0.522269 0.149723
wb_dma_rf/input_de_txsz -0.698399 1.156100 -0.874280 0.894408 -3.752126 -1.785231 2.847563 2.292311 -0.642498 -1.590654 -1.419505 1.197502 -1.475180 -1.100983 -0.086440 0.676215 -2.150106 3.137030 -0.539883 0.718572
wb_dma_ch_pri_enc/wire_pri3_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/wire_gnt_p1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_sel/wire_gnt_p0 1.078860 2.683931 1.895545 1.523108 -0.437348 1.129187 -0.383175 2.517068 2.889823 -2.275358 -2.196786 -0.250367 1.613818 1.744670 0.306543 -6.286884 -1.791221 -1.707411 -1.144348 2.959685
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -1.596494 -1.861081 -2.361717 2.219218 -0.442547 -1.564065 1.119433 -0.468074 -0.990351 2.009545 1.557716 -2.757736 -0.518593 -0.939520 -0.191386 2.042301 -0.400873 0.322115 1.485416 -0.833054
wb_dma/input_wb0_err_i -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_sel/always_44/case_1/stmt_4 -1.462813 1.080688 0.379507 0.793036 -0.001406 -0.345178 -2.140946 2.484391 1.229670 0.960718 1.301983 -1.855567 1.924813 -1.578672 -1.117124 -1.956277 2.932179 -3.311939 2.444263 2.023328
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.079495 -3.252255 0.145835 3.349203 2.791604 -0.152577 -0.690926 0.950771 1.593422 0.964512 1.537988 -1.182955 1.635114 -0.335192 0.623893 -2.159456 0.808521 1.396701 2.602218 0.191664
wb_dma_wb_mast/wire_wb_data_o -1.628700 -2.243918 1.456652 1.720841 -3.642158 0.431070 0.899615 1.585029 1.111712 -1.598055 -0.298977 -0.747660 -3.068831 -0.525470 2.689710 0.461342 -2.513554 0.747988 0.661997 -0.419553
wb_dma_de/always_6/if_1/if_1/stmt_1 -0.038006 3.536027 -0.410729 0.173771 -2.731001 -0.397028 2.959987 2.021281 -0.423106 -0.827130 -0.484612 1.948275 -2.579654 -1.250057 0.585977 3.619360 -3.031909 -0.199683 -1.240680 1.883066
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_sel/always_38/case_1/cond 1.548069 0.686287 -2.977735 3.187121 1.763929 -0.963294 3.862212 -1.300406 -0.436929 -0.502867 -1.628883 2.903041 0.489353 1.923165 -1.386324 -0.769407 -1.600774 0.870503 -0.288908 1.119752
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 0.063919 -3.316978 -1.525480 2.754211 -0.983076 -0.218084 0.443851 0.456910 1.112461 0.550705 -1.053653 -0.838154 -3.741527 2.442922 -2.026888 -1.180725 -2.784766 0.451610 0.608251 -2.309250
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 -0.698399 1.156100 -0.874280 0.894408 -3.752126 -1.785231 2.847563 2.292311 -0.642498 -1.590654 -1.419505 1.197502 -1.475180 -1.100983 -0.086440 0.676215 -2.150106 3.137030 -0.539883 0.718572
wb_dma_de/assign_4_use_ed -4.397453 -2.382334 5.719869 -0.123188 0.643762 1.081228 5.861687 1.598185 1.308239 -5.677876 0.485190 -1.803703 0.913094 -1.194199 2.844846 -0.609438 0.466588 -0.706975 2.583248 2.821138
assert_wb_dma_wb_if/assert_a_wb_stb -2.681150 -0.144684 0.361724 1.084920 -2.042870 0.117046 -1.869478 2.576174 -0.400992 1.371116 -0.508996 -0.531398 -2.762407 -0.731438 0.136753 1.581682 2.006931 -1.646045 0.458254 0.670232
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 -1.732803 1.214304 -1.093171 1.404956 -0.960895 -1.930830 3.343589 2.146368 -1.095227 -0.632562 -0.295898 1.868065 1.097107 -0.830411 0.088296 2.065773 -1.304540 2.204970 0.307709 1.788269
wb_dma_ch_sel/assign_132_req_p0 -1.334942 2.845458 -0.124463 -1.157303 -0.071922 -0.830583 0.624350 2.764230 -0.461320 -0.184399 -2.698669 2.464332 4.664638 2.544392 -1.389015 -2.938766 -2.292289 0.902832 -2.607149 1.973793
wb_dma_ch_rf/always_25/if_1 2.767479 -0.464966 -1.569186 3.344100 2.281040 -1.445576 -0.943656 1.782080 1.659394 1.359798 2.372267 0.915271 -1.910246 0.450257 -0.472414 1.226077 1.069662 -0.577826 1.586632 2.272554
wb_dma_de/wire_rd_ack -0.844240 0.783587 -0.595551 1.913036 -1.215278 0.027223 3.195609 0.569357 -1.239859 -1.926587 -3.026959 1.492245 -1.228414 -0.057114 -1.358090 1.697918 -2.620306 -1.746054 0.069023 -0.388229
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma/wire_slv0_adr -2.014650 -2.634957 2.224940 2.677987 5.490222 3.380242 -0.101096 -2.251430 0.117322 -0.277447 1.601450 2.918918 2.409502 1.433039 3.640443 4.090058 -1.459558 1.702406 2.484041 -2.420382
wb_dma_rf/input_dma_busy -0.376048 3.734941 -0.561018 -1.477504 0.624101 -2.310103 0.636290 2.372435 0.599203 -0.576437 2.439003 1.342646 1.914583 -3.444682 -2.911206 3.144383 0.259961 0.494123 2.846967 -0.413364
wb_dma_ch_sel/assign_96_valid/expr_1 0.280482 -3.637371 -1.865646 0.641924 4.392160 -4.526530 4.711704 -2.343340 1.532821 -0.862369 -0.600173 1.584671 3.214553 1.497004 2.206677 -2.418601 -0.274757 -1.420234 -0.574083 1.669112
wb_dma_ch_sel/always_4/stmt_1 1.548069 0.686287 -2.977735 3.187121 1.763929 -0.963294 3.862212 -1.300406 -0.436929 -0.502867 -1.628883 2.903041 0.489353 1.923165 -1.386324 -0.769407 -1.600774 0.870503 -0.288908 1.119752
wb_dma_rf/wire_pointer2_s -0.996544 -2.371118 0.492258 0.089043 -1.353201 -1.182110 -3.036228 3.488805 1.804496 1.020436 1.001835 -0.753015 -2.038399 0.954885 -1.141896 -0.281090 0.422084 -0.793609 1.448047 -0.133018
wb_dma_de/reg_chunk_dec -1.443969 1.141757 -1.288023 2.362190 0.530984 -0.641376 3.613878 0.855035 -1.584024 -0.881009 -1.812520 2.104728 0.655611 -0.034149 -1.401713 3.005820 -2.132729 -1.661675 0.694803 0.577863
wb_dma_de/reg_chunk_cnt_is_0_r -1.814013 0.423034 -0.908125 2.289988 -0.282940 -1.791932 4.376306 2.605670 -0.503343 -1.843536 -1.765907 1.220265 0.507625 0.617983 -2.481367 0.540801 -2.668159 0.531385 0.879854 0.913396
wb_dma_ch_sel/assign_158_req_p1/expr_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma/wire_wb0_cyc_o -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.029280 3.504416 0.712807 0.742720 0.215149 3.061903 0.867663 -1.946914 2.745885 -0.182073 -0.692789 -1.744620 1.575102 -0.885799 0.978783 -5.663567 -0.702160 -4.050774 -0.178086 0.815542
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 -2.674133 3.741287 2.326509 -1.184112 0.508976 2.754887 1.301633 0.888978 0.139790 -2.608037 -4.526548 1.373020 2.502632 -0.106412 -2.713036 -4.675313 0.468760 -1.887032 -0.069032 -0.018829
wb_dma_ch_rf/always_23/if_1/block_1/if_1 0.438490 0.684010 -1.082519 0.332114 -0.701090 -1.354625 -1.762225 3.196327 1.152336 2.560750 0.880419 -0.332028 0.060126 3.120307 -0.403559 0.341141 -3.733361 -0.598239 -2.151742 1.461564
wb_dma_ch_rf/reg_ch_adr1_r 0.438490 0.684010 -1.082519 0.332114 -0.701090 -1.354625 -1.762225 3.196327 1.152336 2.560750 0.880419 -0.332028 0.060126 3.120307 -0.403559 0.341141 -3.733361 -0.598239 -2.151742 1.461564
wb_dma/input_wb0_cyc_i -0.280404 -1.418976 0.141633 2.468954 -3.927943 1.158213 -1.671656 0.572780 1.372679 -0.204809 -0.431778 0.935334 3.626332 -3.311510 5.015046 -2.295816 -5.571938 1.407017 1.049774 -2.588931
wb_dma_ch_sel/always_8/stmt_1 -0.458557 -1.880801 0.894202 1.284361 0.894714 -0.733556 0.444416 1.253166 1.479793 -1.872200 -0.179078 -2.784230 -0.620607 -0.532112 -3.118904 -1.587208 0.159793 -2.771076 2.999561 -1.329663
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 -0.585865 -1.548085 0.782800 1.480050 -1.392668 -0.273469 0.871581 1.395875 1.585400 -2.369772 -1.668238 -2.044966 -2.559636 -0.434523 -2.492492 -2.712713 -0.644584 -1.595388 1.979221 -1.485836
wb_dma_wb_slv 0.321005 1.487617 0.287369 0.393331 1.803198 3.985540 -2.060334 -2.241793 1.879405 2.063083 0.112015 1.137885 0.417000 2.781036 2.416492 -1.073711 -1.714743 -2.968486 -1.073027 0.282229
wb_dma_de/inst_u0 -0.732015 0.268169 -0.870104 3.076035 0.893311 -1.174372 -0.129977 1.536491 2.894974 1.382828 2.117018 -0.291813 -1.820051 -0.957574 1.011228 -2.590755 4.351209 -1.245871 2.353175 3.778449
wb_dma_de/inst_u1 0.379853 1.739033 -0.104042 3.026226 -1.436538 0.270350 -0.536232 2.952702 2.467306 1.491268 1.032563 0.466960 -3.704449 -0.127670 3.560086 0.410424 -1.101666 -0.807249 -0.879697 3.872880
wb_dma_pri_enc_sub/input_pri_in -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -1.297509 -1.406160 -0.589791 1.979267 -3.250796 -1.178764 1.591805 1.878032 -0.848096 -1.237954 -1.403284 1.440231 -0.816125 -0.281620 0.818802 2.042634 -3.915606 3.881949 0.190941 -1.697804
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_ch_sel/assign_146_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_sel/assign_101_valid/expr_1 -0.078343 1.507307 -1.775892 0.674031 2.596680 -0.688502 2.190568 -0.296745 1.015733 1.581692 0.645834 1.115720 3.784888 3.357206 -0.086755 -4.226673 -0.430859 2.352670 -1.602151 3.375888
wb_dma_de/reg_de_adr1_we -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 2.390327 -2.499368 -1.983338 4.920360 1.573582 -0.023662 0.535273 -2.228892 1.430341 -0.318221 -1.790115 -0.748228 0.499373 2.604124 0.372128 -3.288184 -2.693332 -3.038467 0.406624 -0.589834
wb_dma_ch_sel/always_46/case_1 -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma_ch_rf/assign_11_ch_csr_we -0.592767 2.900120 1.068807 0.330543 0.167949 3.205886 1.423910 -1.439924 1.171648 -0.807943 -1.185640 2.554202 3.942976 0.962195 3.712734 -4.556184 -1.771083 -0.676261 -1.657062 2.645216
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 -0.185223 0.131206 -0.446955 0.695265 -3.193639 -1.676438 1.978029 2.341054 -0.078598 -1.604860 -0.289054 -0.107811 -3.700377 -1.462798 -1.563078 2.131483 -1.955725 2.064207 0.749278 -0.865494
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma/wire_de_adr0_we -1.679694 -2.124103 -1.041619 2.407544 1.322441 -1.400743 -0.249460 0.844993 0.333444 0.946775 0.761528 -0.703401 3.715623 0.106264 -0.431380 -1.587879 0.732850 0.260277 2.377942 0.094682
wb_dma_wb_slv/wire_rf_sel -0.453135 0.971556 -1.940025 0.008104 -0.666996 -2.797879 -2.264269 1.036128 -2.234133 1.529512 -0.490568 -0.666286 8.894715 -1.297543 -0.662690 1.423281 -2.206443 -0.092233 0.078725 -1.662820
assert_wb_dma_wb_if -2.681150 -0.144684 0.361724 1.084920 -2.042870 0.117046 -1.869478 2.576174 -0.400992 1.371116 -0.508996 -0.531398 -2.762407 -0.731438 0.136753 1.581682 2.006931 -1.646045 0.458254 0.670232
wb_dma_ch_sel/assign_120_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma/wire_wb1s_data_o -1.628700 -2.243918 1.456652 1.720841 -3.642158 0.431070 0.899615 1.585029 1.111712 -1.598055 -0.298977 -0.747660 -3.068831 -0.525470 2.689710 0.461342 -2.513554 0.747988 0.661997 -0.419553
wb_dma_de/wire_adr0_cnt_next1 -0.732015 0.268169 -0.870104 3.076035 0.893311 -1.174372 -0.129977 1.536491 2.894974 1.382828 2.117018 -0.291813 -1.820051 -0.957574 1.011228 -2.590755 4.351209 -1.245871 2.353175 3.778449
wb_dma/wire_pt0_sel_o -1.432805 -1.971602 1.882860 3.272179 -3.837390 1.312599 -0.502657 1.942022 2.135974 -1.471421 -1.067320 -0.202759 -2.053729 -0.710017 4.985705 -1.886391 -2.404305 0.445393 0.526775 0.561156
wb_dma/wire_pt0_sel_i -2.279643 0.263847 0.015015 1.238052 -0.880078 0.729061 -0.856556 1.069550 -1.109183 0.965679 -1.104088 1.010808 -3.223606 -0.493781 0.063279 3.240855 2.054291 -2.781192 0.525994 0.471711
wb_dma_ch_rf/always_11 -2.604072 2.102799 -0.729847 2.136544 -0.905105 0.251848 1.391715 1.562560 -1.616617 0.864885 -1.452416 2.752270 2.381765 -0.492744 2.308763 2.771701 -1.034857 -2.521704 -0.423091 2.880303
wb_dma_ch_rf/always_10 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_rf/always_17 -0.149130 1.206248 -0.812255 0.374278 -1.155461 0.880266 2.619205 0.416301 -0.317196 -0.319770 -2.017168 1.303961 -3.455613 2.027460 -2.109963 1.649663 -3.955737 -0.780041 -1.515455 -0.774636
wb_dma_ch_rf/always_19 -0.726923 -0.111905 -0.970256 0.615423 -0.495073 -2.298770 1.871738 1.939048 -0.667026 -0.367308 0.859446 0.680709 -1.166513 -1.435474 -1.583066 2.765786 0.016966 2.316929 1.361097 -0.029424
wb_dma_ch_rf/input_de_csr_we -2.175345 -1.724450 3.097669 1.240258 -3.907625 0.447886 2.694327 1.660227 1.041602 -5.256646 -3.302559 -1.076566 -0.937783 -1.168664 1.885422 -2.855596 -2.318195 -0.585181 0.903595 -0.254626
wb_dma_ch_sel/assign_147_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -2.244403 -0.439628 -0.255982 1.786166 -0.622651 -0.713168 0.822780 2.045045 -0.719031 0.298269 -0.353868 1.358077 2.121366 0.008962 1.270931 1.588584 -1.464086 0.685487 0.526398 0.958687
wb_dma_wb_if/wire_slv_dout -3.735913 -5.652438 0.537534 1.756547 2.734061 1.231312 -0.261060 -2.548045 0.564834 1.085540 0.687650 -1.040366 4.248336 3.577713 3.439024 -1.418868 -3.182259 2.770720 1.015991 -3.097599
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -0.793828 -1.011890 -2.590488 2.643473 0.374132 -0.142583 4.264700 -2.731906 -2.428113 -0.359431 -1.791537 0.325890 -0.297693 0.146284 -1.171256 2.058155 -1.996978 0.406957 0.538164 -1.836947
wb_dma/wire_pointer 0.234790 0.466349 1.911185 0.524281 0.780236 -0.565445 1.073428 2.809024 2.728257 -2.256593 0.660935 -3.375902 -1.434144 0.183031 -2.807459 -0.909337 -1.852630 -4.061065 1.670111 0.633494
wb_dma_de/assign_75_mast1_dout/expr_1 -1.628700 -2.243918 1.456652 1.720841 -3.642158 0.431070 0.899615 1.585029 1.111712 -1.598055 -0.298977 -0.747660 -3.068831 -0.525470 2.689710 0.461342 -2.513554 0.747988 0.661997 -0.419553
wb_dma/wire_ch3_csr -0.718862 -1.993784 -0.480653 1.769328 0.170535 -0.423496 5.002364 -2.317249 -0.473398 -2.987484 -3.485630 3.195713 -0.628388 0.231467 1.238726 -3.244735 0.727200 3.334491 -0.312967 -0.018618
wb_dma_ch_rf/assign_27_ptr_inv -0.653270 1.329510 0.752252 0.326517 -1.314476 -0.054622 -0.777169 3.356726 1.458003 0.623462 0.571071 -0.788565 -1.746330 0.419948 -0.307635 0.437839 -1.284748 -2.003596 -0.297270 1.787079
wb_dma_de/reg_adr1_inc -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_ch_sel/input_ch6_csr 0.033207 1.494637 0.248419 0.312015 -0.098291 0.715607 3.343667 -1.174375 0.254345 -2.039836 -2.563252 1.278707 0.157642 0.965166 0.666443 -3.912083 -0.294574 0.979658 -1.779297 1.765554
wb_dma_de/input_mast0_err -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_de/assign_68_de_txsz/expr_1 0.595963 0.387550 -2.303785 1.653451 -2.566064 -2.068681 3.595654 1.329296 -0.134354 -0.793530 -0.024842 1.530587 -2.725227 -0.308738 -1.176009 1.597847 -2.834161 4.771852 0.176604 -0.237642
wb_dma/wire_ch2_csr -0.718862 -1.993784 -0.480653 1.769328 0.170535 -0.423496 5.002364 -2.317249 -0.473398 -2.987484 -3.485630 3.195713 -0.628388 0.231467 1.238726 -3.244735 0.727200 3.334491 -0.312967 -0.018618
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_rf/input_ndnr -1.158919 1.373415 0.776269 1.304746 -2.968889 0.341604 1.796404 3.348588 1.392864 -1.699831 -2.943715 0.143556 -1.445001 1.903216 -0.912850 -3.209186 -3.216119 -1.397463 -1.338661 1.955013
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_de/always_19/stmt_1 1.957723 1.791003 -2.629485 5.975412 -1.728536 -0.284802 -1.645517 -0.496853 2.001572 0.815669 0.832909 -1.399921 1.960873 -3.007482 3.391183 -2.753210 0.459683 -2.056605 2.440028 2.162402
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -1.725189 -2.207182 -0.134981 1.495837 1.029760 -1.360745 2.986651 1.227206 -0.613229 -1.607679 -0.542714 0.317316 0.266919 0.698245 -2.314694 1.728019 -2.214813 1.473011 1.775561 -1.607815
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 -2.482575 -1.064096 2.409477 1.544220 3.572735 -0.274173 3.311479 0.347649 2.430862 -1.650153 1.538922 0.329721 -3.184956 1.956312 2.123835 1.420464 -1.013953 -0.857408 0.139631 1.701921
wb_dma_ch_sel/assign_139_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_de/assign_78_mast0_go/expr_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma/assign_6_pt1_sel_i -1.432805 -1.971602 1.882860 3.272179 -3.837390 1.312599 -0.502657 1.942022 2.135974 -1.471421 -1.067320 -0.202759 -2.053729 -0.710017 4.985705 -1.886391 -2.404305 0.445393 0.526775 0.561156
wb_dma/wire_mast1_adr 1.957723 1.791003 -2.629485 5.975412 -1.728536 -0.284802 -1.645517 -0.496853 2.001572 0.815669 0.832909 -1.399921 1.960873 -3.007482 3.391183 -2.753210 0.459683 -2.056605 2.440028 2.162402
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_wb_slv/input_wb_stb_i -2.142019 -2.627906 -1.593196 2.839710 0.727214 -1.626037 0.009894 0.929248 -0.820127 1.654719 0.177172 1.342188 5.211696 1.636828 1.978187 0.363045 -2.177560 2.228345 0.522269 0.149723
wb_dma_de/reg_adr1_cnt 1.047456 1.390503 -1.322719 2.742711 -1.021185 -0.697016 -1.322596 2.579636 2.150696 2.807127 1.512502 -0.019468 -1.954259 1.456300 3.025662 0.049335 -2.464306 -0.119985 -1.910771 3.404871
wb_dma_ch_sel/always_42/case_1/stmt_4 -0.585865 -1.548085 0.782800 1.480050 -1.392668 -0.273469 0.871581 1.395875 1.585400 -2.369772 -1.668238 -2.044966 -2.559636 -0.434523 -2.492492 -2.712713 -0.644584 -1.595388 1.979221 -1.485836
wb_dma_ch_sel/always_42/case_1/stmt_2 -0.781718 -1.105214 -0.216267 1.985607 -1.753054 0.776372 0.523323 0.764111 -0.505040 -0.704291 -2.576450 0.102302 -3.283954 0.383739 -1.539676 1.602279 -2.200189 -3.160447 0.525228 -1.775656
wb_dma_ch_sel/always_42/case_1/stmt_3 -1.054122 -1.992516 0.016260 1.938331 -2.463389 -0.178966 0.753618 1.981601 0.552096 -1.236408 -2.464942 -0.747705 -2.784166 1.162265 -1.987672 -1.352503 -2.459836 -0.860393 0.504971 -1.433506
wb_dma_ch_sel/always_42/case_1/stmt_1 -3.962875 0.523827 2.824319 1.244304 -1.458251 0.894017 5.217831 1.378903 -0.938323 -4.545002 -3.230675 2.592918 0.148525 -2.352623 2.439951 -2.095327 1.709110 4.380848 0.437090 2.128091
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -2.613786 -2.910336 0.740580 -0.278766 -0.238098 -1.148813 -2.566397 3.335558 1.361645 1.993132 2.715208 -2.694066 -2.243177 0.092404 -1.365340 0.988495 1.877896 0.497235 2.557880 -0.354277
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 0.440639 1.356743 0.956981 2.625767 1.546375 -1.922883 -1.172422 2.858963 2.202088 -1.199550 0.426113 -0.145953 2.032929 -0.658945 1.489640 -1.349874 -2.219272 4.583293 0.356917 -0.214509
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -2.927217 0.624940 2.064836 1.957011 3.954083 -0.211302 1.842867 0.494533 2.815118 -0.878332 0.575064 0.529516 -2.905159 0.463217 3.056638 1.026357 -1.479770 -0.354859 -0.255241 0.508534
wb_dma_ch_sel/always_3/stmt_1/expr_1 -1.158919 1.373415 0.776269 1.304746 -2.968889 0.341604 1.796404 3.348588 1.392864 -1.699831 -2.943715 0.143556 -1.445001 1.903216 -0.912850 -3.209186 -3.216119 -1.397463 -1.338661 1.955013
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -3.413987 2.137330 0.843210 1.817618 -2.830579 0.621732 0.989448 2.824317 -0.182643 -0.551804 -2.154878 2.265524 1.613195 -1.674934 3.540635 -1.118501 0.368684 0.028032 -0.266203 3.449481
wb_dma/wire_txsz -0.149130 1.206248 -0.812255 0.374278 -1.155461 0.880266 2.619205 0.416301 -0.317196 -0.319770 -2.017168 1.303961 -3.455613 2.027460 -2.109963 1.649663 -3.955737 -0.780041 -1.515455 -0.774636
wb_dma_de/always_14/stmt_1 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_wb_slv/reg_rf_ack -2.142019 -2.627906 -1.593196 2.839710 0.727214 -1.626037 0.009894 0.929248 -0.820127 1.654719 0.177172 1.342188 5.211696 1.636828 1.978187 0.363045 -2.177560 2.228345 0.522269 0.149723
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 1.548069 0.686287 -2.977735 3.187121 1.763929 -0.963294 3.862212 -1.300406 -0.436929 -0.502867 -1.628883 2.903041 0.489353 1.923165 -1.386324 -0.769407 -1.600774 0.870503 -0.288908 1.119752
wb_dma/wire_de_csr_we -2.175345 -1.724450 3.097669 1.240258 -3.907625 0.447886 2.694327 1.660227 1.041602 -5.256646 -3.302559 -1.076566 -0.937783 -1.168664 1.885422 -2.855596 -2.318195 -0.585181 0.903595 -0.254626
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -0.453135 0.971556 -1.940025 0.008104 -0.666996 -2.797879 -2.264269 1.036128 -2.234133 1.529512 -0.490568 -0.666286 8.894715 -1.297543 -0.662690 1.423281 -2.206443 -0.092233 0.078725 -1.662820
wb_dma/wire_ch1_txsz -0.781718 -1.105214 -0.216267 1.985607 -1.753054 0.776372 0.523323 0.764111 -0.505040 -0.704291 -2.576450 0.102302 -3.283954 0.383739 -1.539676 1.602279 -2.200189 -3.160447 0.525228 -1.775656
wb_dma_rf/inst_u9 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_rf/inst_u8 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_rf/inst_u7 0.033207 1.494637 0.248419 0.312015 -0.098291 0.715607 3.343667 -1.174375 0.254345 -2.039836 -2.563252 1.278707 0.157642 0.965166 0.666443 -3.912083 -0.294574 0.979658 -1.779297 1.765554
wb_dma_rf/inst_u6 0.033207 1.494637 0.248419 0.312015 -0.098291 0.715607 3.343667 -1.174375 0.254345 -2.039836 -2.563252 1.278707 0.157642 0.965166 0.666443 -3.912083 -0.294574 0.979658 -1.779297 1.765554
wb_dma_rf/inst_u5 0.033207 1.494637 0.248419 0.312015 -0.098291 0.715607 3.343667 -1.174375 0.254345 -2.039836 -2.563252 1.278707 0.157642 0.965166 0.666443 -3.912083 -0.294574 0.979658 -1.779297 1.765554
wb_dma_rf/inst_u4 0.033207 1.494637 0.248419 0.312015 -0.098291 0.715607 3.343667 -1.174375 0.254345 -2.039836 -2.563252 1.278707 0.157642 0.965166 0.666443 -3.912083 -0.294574 0.979658 -1.779297 1.765554
wb_dma_rf/inst_u3 0.033207 1.494637 0.248419 0.312015 -0.098291 0.715607 3.343667 -1.174375 0.254345 -2.039836 -2.563252 1.278707 0.157642 0.965166 0.666443 -3.912083 -0.294574 0.979658 -1.779297 1.765554
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma_rf/inst_u1 0.033207 1.494637 0.248419 0.312015 -0.098291 0.715607 3.343667 -1.174375 0.254345 -2.039836 -2.563252 1.278707 0.157642 0.965166 0.666443 -3.912083 -0.294574 0.979658 -1.779297 1.765554
wb_dma_rf/inst_u0 0.793071 1.993432 -0.603055 0.244163 3.110351 0.657218 3.832554 -3.036068 -0.543105 -0.698182 0.444582 1.320917 2.033206 0.284689 1.313458 -0.450847 -0.071066 2.649658 -0.926864 1.378357
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -1.202244 3.657810 2.649092 0.649881 -0.029632 2.739784 4.242517 0.813228 0.385262 -2.017282 -0.156712 2.548059 -1.578860 0.642538 4.008137 1.830256 -1.235132 -0.917250 -1.906458 5.302969
wb_dma_inc30r/assign_2_out 0.767663 2.744818 -0.439685 1.959915 -1.002078 -0.950072 0.557927 3.679178 1.629359 1.945963 2.321138 0.785749 -3.439769 -2.010058 3.335849 2.273012 -0.235482 0.951912 -0.988743 4.774144
wb_dma/wire_mast1_din -1.628700 -2.243918 1.456652 1.720841 -3.642158 0.431070 0.899615 1.585029 1.111712 -1.598055 -0.298977 -0.747660 -3.068831 -0.525470 2.689710 0.461342 -2.513554 0.747988 0.661997 -0.419553
wb_dma_ch_sel/assign_2_pri0 -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_rf/input_de_adr0_we -1.679694 -2.124103 -1.041619 2.407544 1.322441 -1.400743 -0.249460 0.844993 0.333444 0.946775 0.761528 -0.703401 3.715623 0.106264 -0.431380 -1.587879 0.732850 0.260277 2.377942 0.094682
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_wb_mast/always_1/if_1/stmt_1 -0.821306 -4.230020 2.607662 2.007796 -1.871817 0.503509 -0.342698 0.018298 0.812039 -4.039987 -1.887352 -2.748651 1.543433 -0.686374 0.700206 -3.361376 -1.080560 -1.179202 2.483521 -2.564353
wb_dma_ch_sel/always_48/case_1/cond -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_rf/input_wb_rf_we 2.866531 1.519742 1.259229 -0.726296 2.079592 1.583797 -0.761195 -0.625520 2.504387 -2.096767 -0.374762 4.173124 2.948561 3.996861 0.941093 -2.793357 -2.024550 -1.183023 -0.869628 1.913949
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma/assign_7_pt0_sel_i -2.279643 0.263847 0.015015 1.238052 -0.880078 0.729061 -0.856556 1.069550 -1.109183 0.965679 -1.104088 1.010808 -3.223606 -0.493781 0.063279 3.240855 2.054291 -2.781192 0.525994 0.471711
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 -0.653270 1.329510 0.752252 0.326517 -1.314476 -0.054622 -0.777169 3.356726 1.458003 0.623462 0.571071 -0.788565 -1.746330 0.419948 -0.307635 0.437839 -1.284748 -2.003596 -0.297270 1.787079
wb_dma_wb_mast/wire_mast_pt_out -0.953173 -1.753162 -0.499098 0.475277 -1.879358 -0.864689 -2.408411 2.214092 -0.644100 1.587203 0.110807 -1.106492 0.210757 -0.902401 -0.818758 2.594010 -1.785092 -1.736243 0.928022 -1.990354
assert_wb_dma_ch_arb/input_state -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma/wire_ch0_csr 0.418167 1.971711 -1.365699 4.112799 0.828872 0.176710 4.101089 -3.638395 0.220972 -2.912940 -2.976626 4.039945 -1.361588 -2.750479 3.946879 -0.024303 -0.201394 0.630656 0.691429 -0.736777
wb_dma_de/assign_69_de_adr0/expr_1 -2.704725 -1.143062 0.637226 0.868694 2.277419 -0.842991 0.660005 1.143488 1.035843 0.361793 2.320466 -1.337535 3.599752 -0.911550 -0.455446 -2.763124 3.988342 0.727326 3.136107 2.076743
wb_dma_wb_slv/wire_pt_sel -3.061440 1.286712 0.353149 1.527188 -5.465091 3.083791 -2.179798 0.110233 -0.426105 1.121998 -2.165329 1.924774 -1.283756 -4.061130 5.303283 1.726674 -2.071167 -1.661214 -0.031255 -1.901783
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -1.254282 -0.702220 -1.009470 1.862192 2.208203 -1.167203 4.303168 -2.426792 -2.944156 -1.418245 -1.259737 -4.356201 2.300811 -0.848551 -1.592039 0.548422 0.378990 -2.811379 0.806844 0.263337
wb_dma_ch_sel/wire_de_start 1.230104 1.095107 -3.627001 3.191364 1.696803 -0.541717 4.188529 -2.637290 -1.658021 0.542454 -0.992275 1.354297 0.163472 1.290833 -0.815056 1.341547 -2.190041 0.749758 -0.686398 0.455970
wb_dma_wb_mast/assign_3_mast_drdy -5.391313 -2.439226 -2.471419 -0.998013 -3.494834 -0.272780 3.787514 -2.505411 -1.913749 1.849674 -3.172823 -1.385937 -0.573594 1.605070 -0.356298 -3.347755 0.580974 -2.746782 -1.593026 0.158515
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 -1.069075 0.124113 -0.167495 1.408071 -2.431558 -1.207438 3.492541 2.174682 -0.161079 -2.579608 -2.498968 0.592549 -1.361873 0.246580 -1.553832 -0.739100 -2.720723 1.263856 -0.061224 0.162135
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma_de/always_5/stmt_1 -1.814013 0.423034 -0.908125 2.289988 -0.282940 -1.791932 4.376306 2.605670 -0.503343 -1.843536 -1.765907 1.220265 0.507625 0.617983 -2.481367 0.540801 -2.668159 0.531385 0.879854 0.913396
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_de/input_mast1_err -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_de/reg_mast0_adr -1.727048 -2.675956 -2.410884 0.148351 -3.160973 -3.072165 -0.545274 1.847889 0.960283 3.164039 1.062671 -2.441745 -0.425550 2.242562 0.604246 -2.612731 -2.158303 2.095358 -1.674787 0.537653
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -1.737695 -3.755692 -0.594821 3.278174 -2.549582 0.488896 -0.786242 0.357778 0.322395 -0.403767 -3.162453 -0.703954 0.149904 1.406337 -0.653047 -4.356213 -1.354580 0.001316 1.048159 -2.389758
wb_dma_ch_rf/assign_15_ch_am0_we -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_rf/inst_u2 -0.247977 1.445463 1.003057 -1.181950 0.294124 1.124317 2.613066 -0.504330 1.943160 -2.065899 -2.275162 1.248475 -1.375538 2.642925 -0.725406 -5.202567 -0.091780 -0.255916 -1.464304 2.035241
wb_dma_ch_rf/wire_ch_adr1_dewe -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_ch_rf/always_17/if_1 -0.149130 1.206248 -0.812255 0.374278 -1.155461 0.880266 2.619205 0.416301 -0.317196 -0.319770 -2.017168 1.303961 -3.455613 2.027460 -2.109963 1.649663 -3.955737 -0.780041 -1.515455 -0.774636
wb_dma_de/assign_71_de_csr -0.585865 -1.548085 0.782800 1.480050 -1.392668 -0.273469 0.871581 1.395875 1.585400 -2.369772 -1.668238 -2.044966 -2.559636 -0.434523 -2.492492 -2.712713 -0.644584 -1.595388 1.979221 -1.485836
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_sel/always_42/case_1 -3.095496 -0.492934 3.155842 0.918237 -0.367518 0.793654 4.432108 -0.472526 -0.813378 -5.156199 -3.615372 2.122658 0.427925 -3.303477 3.543275 -0.755263 1.152057 1.148816 0.867833 0.346112
wb_dma_ch_sel/always_1/stmt_1/expr_1 0.541436 -3.320850 -0.771840 3.041001 0.786912 -0.182616 0.386689 -0.528949 1.968876 -1.070048 -0.861713 -1.895082 -1.191849 1.151322 -2.752853 -3.533513 -1.375901 -0.033503 2.597838 -3.058022
wb_dma_ch_sel/always_6/stmt_1 -0.025945 -4.244368 -2.171895 4.023521 -0.377803 -0.036134 -0.085196 -0.615682 0.792729 0.714960 -1.541797 -0.492717 -1.309455 2.398455 -1.933352 -2.818127 -2.067440 1.146908 1.493608 -3.106309
wb_dma_ch_rf/reg_ch_chk_sz_r -1.443969 1.141757 -1.288023 2.362190 0.530984 -0.641376 3.613878 0.855035 -1.584024 -0.881009 -1.812520 2.104728 0.655611 -0.034149 -1.401713 3.005820 -2.132729 -1.661675 0.694803 0.577863
wb_dma_ch_sel/always_3/stmt_1 -1.158919 1.373415 0.776269 1.304746 -2.968889 0.341604 1.796404 3.348588 1.392864 -1.699831 -2.943715 0.143556 -1.445001 1.903216 -0.912850 -3.209186 -3.216119 -1.397463 -1.338661 1.955013
wb_dma/wire_pointer2_s -0.996544 -2.371118 0.492258 0.089043 -1.353201 -1.182110 -3.036228 3.488805 1.804496 1.020436 1.001835 -0.753015 -2.038399 0.954885 -1.141896 -0.281090 0.422084 -0.793609 1.448047 -0.133018
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -1.486659 0.549409 -0.525123 -0.191841 -2.144804 -0.697032 -1.904103 2.210406 -0.599423 2.340958 1.307162 -3.091732 1.623747 -3.064503 -0.770370 2.010790 -1.054913 -2.979465 1.121380 -0.923548
wb_dma_ch_rf/input_de_txsz -0.698399 1.156100 -0.874280 0.894408 -3.752126 -1.785231 2.847563 2.292311 -0.642498 -1.590654 -1.419505 1.197502 -1.475180 -1.100983 -0.086440 0.676215 -2.150106 3.137030 -0.539883 0.718572
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_wb_if/input_pt_sel_i -2.649001 -0.869716 0.334070 4.048897 -3.806346 2.285758 -1.062992 -0.151423 -0.022296 0.344439 -2.580124 1.162439 -4.038448 0.351672 5.418413 0.453515 0.545183 -1.668099 -0.583671 1.279096
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -4.634607 -3.534952 -1.071896 -0.606571 -3.796791 -0.368579 1.866390 -0.015150 0.383747 1.543387 -1.917193 -2.659062 -2.943920 2.571918 -0.662057 -4.083514 -1.039813 -1.362137 -1.218777 -0.521349
wb_dma/wire_mast0_go -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/always_1/stmt_1 -0.315974 -1.881477 -2.377508 1.937321 1.522694 -3.629610 1.689685 0.895582 -0.231846 -0.081572 1.133419 -0.091487 1.954129 -0.936622 -3.258338 -0.735750 1.413061 3.669221 2.937616 -0.914527
wb_dma_ch_rf/always_10/if_1 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_sel/assign_165_req_p1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond -1.443969 1.141757 -1.288023 2.362190 0.530984 -0.641376 3.613878 0.855035 -1.584024 -0.881009 -1.812520 2.104728 0.655611 -0.034149 -1.401713 3.005820 -2.132729 -1.661675 0.694803 0.577863
wb_dma_de/always_23/block_1/case_1/block_8/if_2 -0.597012 -1.243937 -0.199262 1.531587 -3.571645 -0.729671 0.276185 2.289248 0.786772 -0.591061 -0.939163 -0.698354 -3.752610 -0.289396 -0.292579 -0.137132 -1.958867 0.753055 0.310951 -0.750962
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -0.025945 -4.244368 -2.171895 4.023521 -0.377803 -0.036134 -0.085196 -0.615682 0.792729 0.714960 -1.541797 -0.492717 -1.309455 2.398455 -1.933352 -2.818127 -2.067440 1.146908 1.493608 -3.106309
wb_dma_de/always_23/block_1/case_1/block_8/if_1 -1.054122 -1.992516 0.016260 1.938331 -2.463389 -0.178966 0.753618 1.981601 0.552096 -1.236408 -2.464942 -0.747705 -2.784166 1.162265 -1.987672 -1.352503 -2.459836 -0.860393 0.504971 -1.433506
wb_dma_ch_sel/always_2/stmt_1 -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_ch_sel/assign_115_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -0.107843 1.639526 2.163572 -0.381619 -1.234087 1.650213 5.579440 -0.259828 -0.375241 -4.077590 1.301095 -1.043254 -2.298864 -0.802502 -1.080332 1.559912 0.985530 -2.084058 1.484058 3.588501
wb_dma/wire_de_txsz 0.595963 0.387550 -2.303785 1.653451 -2.566064 -2.068681 3.595654 1.329296 -0.134354 -0.793530 -0.024842 1.530587 -2.725227 -0.308738 -1.176009 1.597847 -2.834161 4.771852 0.176604 -0.237642
wb_dma_wb_slv/input_slv_pt_in -0.953173 -1.753162 -0.499098 0.475277 -1.879358 -0.864689 -2.408411 2.214092 -0.644100 1.587203 0.110807 -1.106492 0.210757 -0.902401 -0.818758 2.594010 -1.785092 -1.736243 0.928022 -1.990354
wb_dma_ch_sel/assign_113_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -2.014702 -3.596889 -2.433632 1.170211 -2.595393 -0.428387 1.792701 -0.603266 1.339802 2.143678 -0.650115 -2.024430 -4.698968 3.039384 -1.339977 -2.918166 -2.400784 0.108582 -0.630836 -1.515775
wb_dma_ch_sel/assign_149_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_de/wire_adr0_cnt_next -0.732015 0.268169 -0.870104 3.076035 0.893311 -1.174372 -0.129977 1.536491 2.894974 1.382828 2.117018 -0.291813 -1.820051 -0.957574 1.011228 -2.590755 4.351209 -1.245871 2.353175 3.778449
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 1.055257 2.547438 -0.654834 1.914997 0.044428 1.546326 6.438704 -3.535755 -1.510885 -2.836568 -2.204287 -0.080679 0.749703 1.429214 1.517174 -1.058498 -2.895715 0.054170 -2.327766 2.642990
wb_dma_ch_rf/always_23/if_1/block_1 0.438490 0.684010 -1.082519 0.332114 -0.701090 -1.354625 -1.762225 3.196327 1.152336 2.560750 0.880419 -0.332028 0.060126 3.120307 -0.403559 0.341141 -3.733361 -0.598239 -2.151742 1.461564
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_rf/wire_ch0_txsz 0.550795 -2.255074 0.404800 0.022143 -0.913137 -0.482750 1.931720 2.175666 0.335638 -2.827062 -1.416658 4.258014 -2.159721 2.849067 -2.474759 2.075857 -4.243896 3.738342 0.636251 -2.212275
wb_dma_ch_sel/assign_134_req_p0/expr_1 -1.334942 2.845458 -0.124463 -1.157303 -0.071922 -0.830583 0.624350 2.764230 -0.461320 -0.184399 -2.698669 2.464332 4.664638 2.544392 -1.389015 -2.938766 -2.292289 0.902832 -2.607149 1.973793
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 0.777346 -3.953750 -1.258017 2.555664 2.941240 -1.583975 0.639357 -0.629651 1.974629 -0.341704 0.704858 -2.105753 0.476355 1.381290 -3.260930 -2.702487 -0.529137 -0.331269 3.092124 -2.461415
wb_dma_de/always_6/if_1/if_1 -0.149130 1.206248 -0.812255 0.374278 -1.155461 0.880266 2.619205 0.416301 -0.317196 -0.319770 -2.017168 1.303961 -3.455613 2.027460 -2.109963 1.649663 -3.955737 -0.780041 -1.515455 -0.774636
wb_dma_ch_sel/assign_128_req_p0 -1.212926 1.599864 -1.160042 1.029849 -2.089765 -1.636462 0.937852 2.378101 -0.902885 0.837667 -0.566121 2.826037 1.254032 -0.021207 2.988327 1.528006 -1.821688 3.082762 -1.912276 2.592297
wb_dma_de/assign_77_read_hold/expr_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_de/wire_de_adr0 -2.704725 -1.143062 0.637226 0.868694 2.277419 -0.842991 0.660005 1.143488 1.035843 0.361793 2.320466 -1.337535 3.599752 -0.911550 -0.455446 -2.763124 3.988342 0.727326 3.136107 2.076743
wb_dma_de/wire_de_adr1 -0.653270 1.329510 0.752252 0.326517 -1.314476 -0.054622 -0.777169 3.356726 1.458003 0.623462 0.571071 -0.788565 -1.746330 0.419948 -0.307635 0.437839 -1.284748 -2.003596 -0.297270 1.787079
wb_dma_wb_mast/always_4 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_wb_mast/always_1 -0.821306 -4.230020 2.607662 2.007796 -1.871817 0.503509 -0.342698 0.018298 0.812039 -4.039987 -1.887352 -2.748651 1.543433 -0.686374 0.700206 -3.361376 -1.080560 -1.179202 2.483521 -2.564353
wb_dma_rf/wire_ch3_csr -0.718862 -1.993784 -0.480653 1.769328 0.170535 -0.423496 5.002364 -2.317249 -0.473398 -2.987484 -3.485630 3.195713 -0.628388 0.231467 1.238726 -3.244735 0.727200 3.334491 -0.312967 -0.018618
wb_dma_ch_rf/reg_ptr_valid 0.234790 0.466349 1.911185 0.524281 0.780236 -0.565445 1.073428 2.809024 2.728257 -2.256593 0.660935 -3.375902 -1.434144 0.183031 -2.807459 -0.909337 -1.852630 -4.061065 1.670111 0.633494
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_de/input_mast0_drdy -4.825777 -1.717405 -2.939649 -2.008947 -2.677492 -1.352117 3.784472 -2.689770 -1.258535 1.211786 -1.188596 -0.254384 -0.991135 0.404711 -2.834436 -2.089819 1.463949 -1.639860 0.513627 -1.422141
wb_dma_rf/assign_6_csr_we/expr_1 0.212473 -1.280790 1.439985 0.354564 3.458844 -0.805328 1.649777 -0.206241 -0.831940 -3.879559 -1.413042 1.132644 4.218295 -0.230529 -2.304947 0.863743 -0.228171 -1.512714 2.580543 -1.360275
wb_dma_wb_slv/always_5/stmt_1/expr_1 -2.142019 -2.627906 -1.593196 2.839710 0.727214 -1.626037 0.009894 0.929248 -0.820127 1.654719 0.177172 1.342188 5.211696 1.636828 1.978187 0.363045 -2.177560 2.228345 0.522269 0.149723
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -1.297509 -1.406160 -0.589791 1.979267 -3.250796 -1.178764 1.591805 1.878032 -0.848096 -1.237954 -1.403284 1.440231 -0.816125 -0.281620 0.818802 2.042634 -3.915606 3.881949 0.190941 -1.697804
wb_dma/wire_ch5_csr 0.033207 1.494637 0.248419 0.312015 -0.098291 0.715607 3.343667 -1.174375 0.254345 -2.039836 -2.563252 1.278707 0.157642 0.965166 0.666443 -3.912083 -0.294574 0.979658 -1.779297 1.765554
wb_dma_ch_pri_enc/wire_pri10_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_rf/assign_20_ch_done_we -1.245143 0.829926 -0.758437 2.574663 -0.410983 0.270605 3.846632 -0.150956 -1.042849 -2.186545 -3.600439 1.721827 1.222280 0.542408 -1.034759 -0.769207 -2.327890 -1.534683 0.151419 0.241845
wb_dma_wb_mast/input_wb_ack_i -1.217326 -4.101947 -0.000280 -0.042062 -3.961115 0.950798 1.948473 -2.690063 -0.159907 -1.909224 -3.565141 -2.703326 0.103218 0.161350 -0.306787 -4.226307 -3.000055 -2.962450 0.008134 -3.630423
wb_dma_ch_rf/always_17/if_1/block_1/if_1 -0.149130 1.206248 -0.812255 0.374278 -1.155461 0.880266 2.619205 0.416301 -0.317196 -0.319770 -2.017168 1.303961 -3.455613 2.027460 -2.109963 1.649663 -3.955737 -0.780041 -1.515455 -0.774636
wb_dma_rf/input_dma_rest -0.378081 -0.980712 0.698440 1.372311 0.030082 -1.050448 0.053140 1.409166 2.369981 -1.099959 1.432042 -3.244506 -1.801576 -2.404682 -1.165679 -0.994427 0.739424 -1.888136 3.244389 -0.690388
wb_dma_ch_sel/always_5/stmt_1 0.495747 0.918842 -3.358201 3.430435 1.677396 0.099498 4.698383 -2.684204 -1.311090 0.569149 -0.436711 0.636004 -1.859669 0.322156 -1.585333 1.510579 -0.498179 0.129598 0.629878 0.476133
wb_dma_ch_sel/always_40/case_1 0.234790 0.466349 1.911185 0.524281 0.780236 -0.565445 1.073428 2.809024 2.728257 -2.256593 0.660935 -3.375902 -1.434144 0.183031 -2.807459 -0.909337 -1.852630 -4.061065 1.670111 0.633494
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.653270 1.329510 0.752252 0.326517 -1.314476 -0.054622 -0.777169 3.356726 1.458003 0.623462 0.571071 -0.788565 -1.746330 0.419948 -0.307635 0.437839 -1.284748 -2.003596 -0.297270 1.787079
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma/wire_de_csr -0.585865 -1.548085 0.782800 1.480050 -1.392668 -0.273469 0.871581 1.395875 1.585400 -2.369772 -1.668238 -2.044966 -2.559636 -0.434523 -2.492492 -2.712713 -0.644584 -1.595388 1.979221 -1.485836
wb_dma_de/always_23/block_1/case_1/block_1/if_1 1.055257 2.547438 -0.654834 1.914997 0.044428 1.546326 6.438704 -3.535755 -1.510885 -2.836568 -2.204287 -0.080679 0.749703 1.429214 1.517174 -1.058498 -2.895715 0.054170 -2.327766 2.642990
wb_dma_ch_sel/always_37/if_1/if_1 0.085520 5.025132 0.893436 0.086573 3.463441 2.933927 2.711203 -1.574815 1.942182 -2.182056 -0.679040 1.341829 2.058547 -1.467177 -3.243242 -3.154238 1.107959 -2.063735 2.524709 0.012011
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -0.025945 -4.244368 -2.171895 4.023521 -0.377803 -0.036134 -0.085196 -0.615682 0.792729 0.714960 -1.541797 -0.492717 -1.309455 2.398455 -1.933352 -2.818127 -2.067440 1.146908 1.493608 -3.106309
wb_dma_ch_rf/always_10/if_1/if_1 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_pri_enc/assign_1_pri_out_tmp -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/input_ch3_adr0 -1.462813 1.080688 0.379507 0.793036 -0.001406 -0.345178 -2.140946 2.484391 1.229670 0.960718 1.301983 -1.855567 1.924813 -1.578672 -1.117124 -1.956277 2.932179 -3.311939 2.444263 2.023328
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 0.541436 -3.320850 -0.771840 3.041001 0.786912 -0.182616 0.386689 -0.528949 1.968876 -1.070048 -0.861713 -1.895082 -1.191849 1.151322 -2.752853 -3.533513 -1.375901 -0.033503 2.597838 -3.058022
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_de/wire_de_txsz 0.595963 0.387550 -2.303785 1.653451 -2.566064 -2.068681 3.595654 1.329296 -0.134354 -0.793530 -0.024842 1.530587 -2.725227 -0.308738 -1.176009 1.597847 -2.834161 4.771852 0.176604 -0.237642
wb_dma_rf/input_de_adr1 -0.653270 1.329510 0.752252 0.326517 -1.314476 -0.054622 -0.777169 3.356726 1.458003 0.623462 0.571071 -0.788565 -1.746330 0.419948 -0.307635 0.437839 -1.284748 -2.003596 -0.297270 1.787079
wb_dma_rf/input_de_adr0 -1.868945 -0.421779 -1.209844 -0.466825 0.430521 -1.902225 2.043012 0.303818 -0.970178 0.235761 2.118100 -1.496446 3.019227 -1.403167 -3.228968 -1.667414 4.752982 0.185497 2.922216 2.042635
wb_dma_de/always_2/if_1 -0.489022 -0.358710 -0.724468 2.456279 3.489917 -1.038235 1.080404 0.809999 1.836894 1.021718 2.992510 -0.719570 1.449184 -0.173368 -1.016528 -2.604631 4.144600 0.561603 3.026050 3.250835
wb_dma_ch_sel/assign_102_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -1.075616 0.918935 1.211322 1.502948 0.360165 3.962902 0.225987 -1.908237 2.112503 0.057783 -0.864982 1.099295 2.672042 0.185168 4.003767 -5.467425 -1.376139 -2.080321 -0.382202 1.094369
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_wb_mast/assign_4_mast_err -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -1.737695 -3.755692 -0.594821 3.278174 -2.549582 0.488896 -0.786242 0.357778 0.322395 -0.403767 -3.162453 -0.703954 0.149904 1.406337 -0.653047 -4.356213 -1.354580 0.001316 1.048159 -2.389758
wb_dma_ch_rf/always_2/if_1 0.234790 0.466349 1.911185 0.524281 0.780236 -0.565445 1.073428 2.809024 2.728257 -2.256593 0.660935 -3.375902 -1.434144 0.183031 -2.807459 -0.909337 -1.852630 -4.061065 1.670111 0.633494
wb_dma/input_wb1_err_i -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_sel/assign_133_req_p0/expr_1 -1.334942 2.845458 -0.124463 -1.157303 -0.071922 -0.830583 0.624350 2.764230 -0.461320 -0.184399 -2.698669 2.464332 4.664638 2.544392 -1.389015 -2.938766 -2.292289 0.902832 -2.607149 1.973793
wb_dma_ch_sel/assign_136_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma_ch_sel/assign_4_pri1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_de/always_2/if_1/cond 1.794028 -0.464370 -3.003170 5.042898 2.384184 -2.127293 0.655928 0.411407 2.074665 1.505753 2.160126 -0.877480 0.771084 0.255172 -0.405303 -1.979261 0.783451 -0.308099 2.350066 2.395242
wb_dma_ch_rf/reg_ch_csr_r -0.846090 1.974496 -0.743370 1.571113 0.147230 2.442716 1.687333 -3.473569 1.099429 1.293294 0.167579 -3.953929 0.575770 -0.073695 1.822119 -3.677516 -0.478861 -3.651124 -0.574298 1.109129
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_wb_if/wire_slv_we 2.277380 -0.298398 1.440345 0.180027 2.392325 1.990758 -2.144009 -1.176335 3.726307 -1.419016 -0.003046 3.042115 2.513594 3.156916 1.850567 -4.073967 -1.290290 -3.133179 0.476777 0.921235
wb_dma_de/assign_70_de_adr1 -0.653270 1.329510 0.752252 0.326517 -1.314476 -0.054622 -0.777169 3.356726 1.458003 0.623462 0.571071 -0.788565 -1.746330 0.419948 -0.307635 0.437839 -1.284748 -2.003596 -0.297270 1.787079
wb_dma_ch_sel/always_38/case_1/stmt_4 -1.054122 -1.992516 0.016260 1.938331 -2.463389 -0.178966 0.753618 1.981601 0.552096 -1.236408 -2.464942 -0.747705 -2.784166 1.162265 -1.987672 -1.352503 -2.459836 -0.860393 0.504971 -1.433506
wb_dma_ch_sel/reg_ch_sel_r 0.085520 5.025132 0.893436 0.086573 3.463441 2.933927 2.711203 -1.574815 1.942182 -2.182056 -0.679040 1.341829 2.058547 -1.467177 -3.243242 -3.154238 1.107959 -2.063735 2.524709 0.012011
wb_dma_ch_sel/always_38/case_1/stmt_1 3.014477 1.517673 -3.310183 4.043579 1.156636 -1.603799 2.925255 -0.627479 -0.196616 -0.162829 0.786681 -1.208775 0.456398 0.629315 -1.660349 0.141084 -3.626647 3.893684 0.262071 -0.032403
wb_dma_ch_sel/always_38/case_1/stmt_3 -1.054122 -1.992516 0.016260 1.938331 -2.463389 -0.178966 0.753618 1.981601 0.552096 -1.236408 -2.464942 -0.747705 -2.784166 1.162265 -1.987672 -1.352503 -2.459836 -0.860393 0.504971 -1.433506
wb_dma_ch_sel/always_38/case_1/stmt_2 -0.781718 -1.105214 -0.216267 1.985607 -1.753054 0.776372 0.523323 0.764111 -0.505040 -0.704291 -2.576450 0.102302 -3.283954 0.383739 -1.539676 1.602279 -2.200189 -3.160447 0.525228 -1.775656
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_pri_enc/wire_pri30_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/reg_ch_sel_d 0.378189 2.891563 1.457255 0.998859 0.405132 2.319736 -0.530866 0.772612 1.617554 -1.105053 -2.912608 0.573364 1.747070 2.076710 0.451723 -4.694794 -1.216302 -4.295751 -1.672038 2.555351
wb_dma_ch_rf/assign_14_ch_adr0_we -2.704725 -1.143062 0.637226 0.868694 2.277419 -0.842991 0.660005 1.143488 1.035843 0.361793 2.320466 -1.337535 3.599752 -0.911550 -0.455446 -2.763124 3.988342 0.727326 3.136107 2.076743
wb_dma_rf/wire_ch1_csr -0.718862 -1.993784 -0.480653 1.769328 0.170535 -0.423496 5.002364 -2.317249 -0.473398 -2.987484 -3.485630 3.195713 -0.628388 0.231467 1.238726 -3.244735 0.727200 3.334491 -0.312967 -0.018618
wb_dma_inc30r/always_1/stmt_1/expr_1 -1.043203 -1.334971 1.180649 3.238456 3.839207 0.709802 0.348226 3.412203 4.546167 2.684147 2.942574 -0.943532 -4.221626 2.865078 0.721303 -1.427009 -0.383272 1.459748 0.479566 2.635099
wb_dma_rf/wire_pause_req -0.295005 1.673282 -0.562025 0.532185 2.952903 -0.250753 2.380734 -2.163460 -1.652492 -1.784449 -0.345012 -0.804560 4.011851 -2.335403 -2.377415 2.388849 -0.311748 -3.363112 2.614417 -1.733333
wb_dma_ch_sel/assign_95_valid -1.197196 -0.360435 -3.026409 1.160515 1.865533 -1.011604 6.215744 -2.472461 -0.466564 0.372679 -1.100901 4.524994 2.264403 2.946344 0.265166 -2.378646 -0.365599 3.282410 -1.133509 2.283491
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond -0.653270 1.329510 0.752252 0.326517 -1.314476 -0.054622 -0.777169 3.356726 1.458003 0.623462 0.571071 -0.788565 -1.746330 0.419948 -0.307635 0.437839 -1.284748 -2.003596 -0.297270 1.787079
wb_dma_ch_rf/reg_ch_stop -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_sel/assign_146_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_de/input_dma_abort -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_de/input_adr1 -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_de/input_adr0 -1.887400 -1.869565 0.700076 0.903294 2.796536 0.814711 -2.157649 1.429067 0.796340 2.115737 1.535811 -2.213451 3.625972 0.987193 -1.633322 -3.326655 2.194675 -0.557891 2.072213 0.637114
wb_dma_ch_arb/reg_next_state 0.378189 2.891563 1.457255 0.998859 0.405132 2.319736 -0.530866 0.772612 1.617554 -1.105053 -2.912608 0.573364 1.747070 2.076710 0.451723 -4.694794 -1.216302 -4.295751 -1.672038 2.555351
wb_dma_wb_mast/input_wb_err_i -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_wb_if/wire_wbs_data_o -1.628700 -2.243918 1.456652 1.720841 -3.642158 0.431070 0.899615 1.585029 1.111712 -1.598055 -0.298977 -0.747660 -3.068831 -0.525470 2.689710 0.461342 -2.513554 0.747988 0.661997 -0.419553
wb_dma_de/assign_73_dma_busy -0.376048 3.734941 -0.561018 -1.477504 0.624101 -2.310103 0.636290 2.372435 0.599203 -0.576437 2.439003 1.342646 1.914583 -3.444682 -2.911206 3.144383 0.259961 0.494123 2.846967 -0.413364
wb_dma_de/always_22/if_1 1.186578 3.923606 -1.242996 0.406838 0.622954 1.018165 6.251252 -4.408413 -0.896320 -2.686207 -1.109237 0.453264 1.461550 -0.165673 0.604893 0.551100 -3.599694 -0.633859 -1.181055 0.493297
wb_dma_rf/wire_ch2_csr -0.718862 -1.993784 -0.480653 1.769328 0.170535 -0.423496 5.002364 -2.317249 -0.473398 -2.987484 -3.485630 3.195713 -0.628388 0.231467 1.238726 -3.244735 0.727200 3.334491 -0.312967 -0.018618
wb_dma_de/input_de_start 1.230104 1.095107 -3.627001 3.191364 1.696803 -0.541717 4.188529 -2.637290 -1.658021 0.542454 -0.992275 1.354297 0.163472 1.290833 -0.815056 1.341547 -2.190041 0.749758 -0.686398 0.455970
wb_dma_pri_enc_sub/always_3/if_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/wire_pri28_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_ch_sel/assign_132_req_p0/expr_1 -1.334942 2.845458 -0.124463 -1.157303 -0.071922 -0.830583 0.624350 2.764230 -0.461320 -0.184399 -2.698669 2.464332 4.664638 2.544392 -1.389015 -2.938766 -2.292289 0.902832 -2.607149 1.973793
wb_dma_ch_rf/always_25/if_1/if_1 2.767479 -0.464966 -1.569186 3.344100 2.281040 -1.445576 -0.943656 1.782080 1.659394 1.359798 2.372267 0.915271 -1.910246 0.450257 -0.472414 1.226077 1.069662 -0.577826 1.586632 2.272554
wb_dma_ch_sel/assign_98_valid/expr_1 -0.078343 1.507307 -1.775892 0.674031 2.596680 -0.688502 2.190568 -0.296745 1.015733 1.581692 0.645834 1.115720 3.784888 3.357206 -0.086755 -4.226673 -0.430859 2.352670 -1.602151 3.375888
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -0.446270 4.146842 -1.247511 0.673774 -0.341871 2.027687 3.729984 -3.200269 -0.462839 0.414353 -0.731007 -1.446475 1.614681 -0.087634 1.337502 -2.578889 -1.118053 -1.524426 -1.931509 2.180135
wb_dma_ch_sel/reg_pointer 0.234790 0.466349 1.911185 0.524281 0.780236 -0.565445 1.073428 2.809024 2.728257 -2.256593 0.660935 -3.375902 -1.434144 0.183031 -2.807459 -0.909337 -1.852630 -4.061065 1.670111 0.633494
wb_dma_wb_if/input_wb_err_i -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_rf/input_de_csr -0.585865 -1.548085 0.782800 1.480050 -1.392668 -0.273469 0.871581 1.395875 1.585400 -2.369772 -1.668238 -2.044966 -2.559636 -0.434523 -2.492492 -2.712713 -0.644584 -1.595388 1.979221 -1.485836
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -0.996544 -2.371118 0.492258 0.089043 -1.353201 -1.182110 -3.036228 3.488805 1.804496 1.020436 1.001835 -0.753015 -2.038399 0.954885 -1.141896 -0.281090 0.422084 -0.793609 1.448047 -0.133018
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/assign_165_req_p1/expr_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/input_de_adr0_we -1.679694 -2.124103 -1.041619 2.407544 1.322441 -1.400743 -0.249460 0.844993 0.333444 0.946775 0.761528 -0.703401 3.715623 0.106264 -0.431380 -1.587879 0.732850 0.260277 2.377942 0.094682
wb_dma_ch_sel/assign_161_req_p1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -0.846090 1.974496 -0.743370 1.571113 0.147230 2.442716 1.687333 -3.473569 1.099429 1.293294 0.167579 -3.953929 0.575770 -0.073695 1.822119 -3.677516 -0.478861 -3.651124 -0.574298 1.109129
wb_dma_ch_sel/assign_129_req_p0 -1.212926 1.599864 -1.160042 1.029849 -2.089765 -1.636462 0.937852 2.378101 -0.902885 0.837667 -0.566121 2.826037 1.254032 -0.021207 2.988327 1.528006 -1.821688 3.082762 -1.912276 2.592297
wb_dma_de/wire_de_ack 0.541436 -3.320850 -0.771840 3.041001 0.786912 -0.182616 0.386689 -0.528949 1.968876 -1.070048 -0.861713 -1.895082 -1.191849 1.151322 -2.752853 -3.533513 -1.375901 -0.033503 2.597838 -3.058022
wb_dma_ch_arb 0.259325 3.977306 1.072289 0.344788 0.747193 1.329840 1.173918 0.818077 0.757863 -2.138452 -3.577919 1.661260 3.115018 1.726909 -0.544294 -4.636684 -1.276044 -2.725399 -1.880114 2.728379
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_pri_enc_sub/always_3/if_1/cond -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 -0.653270 1.329510 0.752252 0.326517 -1.314476 -0.054622 -0.777169 3.356726 1.458003 0.623462 0.571071 -0.788565 -1.746330 0.419948 -0.307635 0.437839 -1.284748 -2.003596 -0.297270 1.787079
wb_dma/wire_de_txsz_we -1.297509 -1.406160 -0.589791 1.979267 -3.250796 -1.178764 1.591805 1.878032 -0.848096 -1.237954 -1.403284 1.440231 -0.816125 -0.281620 0.818802 2.042634 -3.915606 3.881949 0.190941 -1.697804
wb_dma_ch_pri_enc/wire_pri16_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_rf/always_11/if_1/if_1/cond -2.604072 2.102799 -0.729847 2.136544 -0.905105 0.251848 1.391715 1.562560 -1.616617 0.864885 -1.452416 2.752270 2.381765 -0.492744 2.308763 2.771701 -1.034857 -2.521704 -0.423091 2.880303
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_ch_pri_enc/wire_pri7_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/always_6/stmt_1/expr_1 -0.025945 -4.244368 -2.171895 4.023521 -0.377803 -0.036134 -0.085196 -0.615682 0.792729 0.714960 -1.541797 -0.492717 -1.309455 2.398455 -1.933352 -2.818127 -2.067440 1.146908 1.493608 -3.106309
wb_dma_wb_if/wire_mast_err -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 0.320694 1.187684 -0.611295 0.168329 -1.917345 -0.460117 3.016977 2.207470 0.882145 -1.176727 -1.205414 0.307143 -3.497457 2.085233 -3.268778 -0.479535 -4.176505 2.205078 -1.150208 -0.337107
wb_dma_wb_if/input_wb_cyc_i -2.144871 0.283829 -0.780761 3.396543 -4.813396 2.061092 -3.907084 -0.181550 -0.384315 0.780372 -3.242674 2.121631 2.496257 -2.078405 4.331276 -2.266575 -1.706303 2.179857 0.182960 -2.929362
wb_dma_ch_sel/assign_97_valid -1.291886 -1.708750 -2.488804 1.665682 2.463737 -2.457654 5.386805 -1.289368 0.324836 0.510947 0.587401 2.011060 3.320125 2.715591 1.240117 -2.837874 -0.496951 4.180307 -0.636974 2.787883
wb_dma/wire_mast0_drdy -4.825777 -1.717405 -2.939649 -2.008947 -2.677492 -1.352117 3.784472 -2.689770 -1.258535 1.211786 -1.188596 -0.254384 -0.991135 0.404711 -2.834436 -2.089819 1.463949 -1.639860 0.513627 -1.422141
wb_dma_ch_pri_enc/wire_pri8_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_wb_if/wire_pt_sel_o -2.649001 -0.869716 0.334070 4.048897 -3.806346 2.285758 -1.062992 -0.151423 -0.022296 0.344439 -2.580124 1.162439 -4.038448 0.351672 5.418413 0.453515 0.545183 -1.668099 -0.583671 1.279096
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 0.438490 0.684010 -1.082519 0.332114 -0.701090 -1.354625 -1.762225 3.196327 1.152336 2.560750 0.880419 -0.332028 0.060126 3.120307 -0.403559 0.341141 -3.733361 -0.598239 -2.151742 1.461564
wb_dma_ch_pri_enc/wire_pri22_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma_ch_sel/assign_143_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_sel/assign_135_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_sel/wire_gnt_p0_d 1.078860 2.683931 1.895545 1.523108 -0.437348 1.129187 -0.383175 2.517068 2.889823 -2.275358 -2.196786 -0.250367 1.613818 1.744670 0.306543 -6.286884 -1.791221 -1.707411 -1.144348 2.959685
wb_dma_de/assign_20_adr0_cnt_next -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma_wb_if/inst_check_wb_dma_wb_if -2.681150 -0.144684 0.361724 1.084920 -2.042870 0.117046 -1.869478 2.576174 -0.400992 1.371116 -0.508996 -0.531398 -2.762407 -0.731438 0.136753 1.581682 2.006931 -1.646045 0.458254 0.670232
wb_dma_ch_sel/assign_153_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_de/assign_82_rd_ack/expr_1 -0.844240 0.783587 -0.595551 1.913036 -1.215278 0.027223 3.195609 0.569357 -1.239859 -1.926587 -3.026959 1.492245 -1.228414 -0.057114 -1.358090 1.697918 -2.620306 -1.746054 0.069023 -0.388229
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 -1.245143 0.829926 -0.758437 2.574663 -0.410983 0.270605 3.846632 -0.150956 -1.042849 -2.186545 -3.600439 1.721827 1.222280 0.542408 -1.034759 -0.769207 -2.327890 -1.534683 0.151419 0.241845
wb_dma_de/reg_de_csr_we -2.175345 -1.724450 3.097669 1.240258 -3.907625 0.447886 2.694327 1.660227 1.041602 -5.256646 -3.302559 -1.076566 -0.937783 -1.168664 1.885422 -2.855596 -2.318195 -0.585181 0.903595 -0.254626
wb_dma/wire_wb0_ack_o -0.953173 -1.753162 -0.499098 0.475277 -1.879358 -0.864689 -2.408411 2.214092 -0.644100 1.587203 0.110807 -1.106492 0.210757 -0.902401 -0.818758 2.594010 -1.785092 -1.736243 0.928022 -1.990354
wb_dma_ch_sel/always_9/stmt_1/expr_1 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_pri_enc/wire_pri23_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/assign_103_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -0.315974 -1.881477 -2.377508 1.937321 1.522694 -3.629610 1.689685 0.895582 -0.231846 -0.081572 1.133419 -0.091487 1.954129 -0.936622 -3.258338 -0.735750 1.413061 3.669221 2.937616 -0.914527
wb_dma_rf/wire_ch1_txsz -0.781718 -1.105214 -0.216267 1.985607 -1.753054 0.776372 0.523323 0.764111 -0.505040 -0.704291 -2.576450 0.102302 -3.283954 0.383739 -1.539676 1.602279 -2.200189 -3.160447 0.525228 -1.775656
wb_dma_de/always_23/block_1/stmt_13 1.646101 -1.508673 -3.600976 5.281622 1.518498 -0.842641 1.939149 -0.558107 2.204456 1.082222 0.696299 0.074691 -3.721562 1.430204 -3.531580 -2.917785 -0.234154 2.852861 2.507618 -1.081438
wb_dma_de/always_23/block_1/stmt_14 -2.465086 3.873396 1.549010 -2.787728 -1.112686 -0.981625 5.093797 2.666297 -0.487434 -2.327660 2.299121 -0.630090 0.969208 -1.647686 -2.065921 1.297561 1.528157 1.238876 0.869458 4.369123
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 -0.501196 2.930144 0.040609 0.470484 -1.289258 0.621478 2.532124 1.458931 -0.521388 -1.352882 -2.481588 1.652673 -1.540628 0.477176 -1.358683 1.126211 -2.445360 -2.099019 -1.208381 1.160795
wb_dma_ch_rf/assign_25_ch_adr0_dewe -1.679694 -2.124103 -1.041619 2.407544 1.322441 -1.400743 -0.249460 0.844993 0.333444 0.946775 0.761528 -0.703401 3.715623 0.106264 -0.431380 -1.587879 0.732850 0.260277 2.377942 0.094682
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 -1.814013 0.423034 -0.908125 2.289988 -0.282940 -1.791932 4.376306 2.605670 -0.503343 -1.843536 -1.765907 1.220265 0.507625 0.617983 -2.481367 0.540801 -2.668159 0.531385 0.879854 0.913396
wb_dma_ch_rf/input_ch_sel -0.493067 2.019010 0.115667 0.552407 -0.012345 -0.434976 0.535400 -0.074810 2.955248 -3.314803 0.482891 -0.295922 1.885788 -5.002903 -3.241396 -1.876133 -1.491552 0.645023 5.713938 -5.352186
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.653270 1.329510 0.752252 0.326517 -1.314476 -0.054622 -0.777169 3.356726 1.458003 0.623462 0.571071 -0.788565 -1.746330 0.419948 -0.307635 0.437839 -1.284748 -2.003596 -0.297270 1.787079
wb_dma_wb_if/wire_wb_addr_o -1.668031 -0.487835 -0.463663 1.662763 -2.068143 -1.184100 -2.217060 3.090454 0.753689 2.287616 0.194163 0.448671 1.559093 0.990308 3.496026 -1.083736 -1.007229 1.094902 -1.326061 2.489236
wb_dma_ch_rf/wire_ch_txsz_we 0.320694 1.187684 -0.611295 0.168329 -1.917345 -0.460117 3.016977 2.207470 0.882145 -1.176727 -1.205414 0.307143 -3.497457 2.085233 -3.268778 -0.479535 -4.176505 2.205078 -1.150208 -0.337107
wb_dma_de/assign_70_de_adr1/expr_1 -0.653270 1.329510 0.752252 0.326517 -1.314476 -0.054622 -0.777169 3.356726 1.458003 0.623462 0.571071 -0.788565 -1.746330 0.419948 -0.307635 0.437839 -1.284748 -2.003596 -0.297270 1.787079
wb_dma_ch_sel/assign_116_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -0.004339 -3.961972 -2.420003 3.141658 2.262587 -0.848751 0.286361 -0.597995 1.119857 1.604349 0.214352 -0.541764 -0.123884 2.712510 -2.950147 -2.177328 -0.765701 0.537892 2.047125 -2.106770
wb_dma_ch_rf/always_22/if_1/if_1/cond -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma_wb_mast/wire_wb_addr_o -1.668031 -0.487835 -0.463663 1.662763 -2.068143 -1.184100 -2.217060 3.090454 0.753689 2.287616 0.194163 0.448671 1.559093 0.990308 3.496026 -1.083736 -1.007229 1.094902 -1.326061 2.489236
wb_dma_ch_rf/reg_ch_csr_r2 -2.604072 2.102799 -0.729847 2.136544 -0.905105 0.251848 1.391715 1.562560 -1.616617 0.864885 -1.452416 2.752270 2.381765 -0.492744 2.308763 2.771701 -1.034857 -2.521704 -0.423091 2.880303
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 2.767479 -0.464966 -1.569186 3.344100 2.281040 -1.445576 -0.943656 1.782080 1.659394 1.359798 2.372267 0.915271 -1.910246 0.450257 -0.472414 1.226077 1.069662 -0.577826 1.586632 2.272554
wb_dma_de 0.631215 3.282335 -0.668717 0.185709 1.599840 1.017265 4.345439 -3.497012 -0.458913 -1.824144 -0.752255 0.064231 3.643224 0.247408 0.171671 -1.692079 -1.492384 -0.572158 -0.654011 1.086914
wb_dma_wb_slv/wire_wb_data_o -3.869697 0.271325 -0.118240 0.272691 -0.776902 0.243852 -2.850589 2.765156 0.988069 4.235278 3.936839 0.183226 1.336761 -1.995300 3.216279 2.450270 0.256127 -1.327474 1.643836 1.442756
wb_dma_inc30r/always_1/stmt_1 -1.066829 0.785162 0.460769 2.956603 1.930104 1.277135 -0.414801 3.992457 2.853486 4.011856 1.760570 0.914112 -4.510475 0.306435 2.290210 -0.038128 0.655481 2.357718 -0.761466 3.419121
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_sel/assign_127_req_p0 -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/assign_94_valid 1.230104 1.095107 -3.627001 3.191364 1.696803 -0.541717 4.188529 -2.637290 -1.658021 0.542454 -0.992275 1.354297 0.163472 1.290833 -0.815056 1.341547 -2.190041 0.749758 -0.686398 0.455970
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 -0.149130 1.206248 -0.812255 0.374278 -1.155461 0.880266 2.619205 0.416301 -0.317196 -0.319770 -2.017168 1.303961 -3.455613 2.027460 -2.109963 1.649663 -3.955737 -0.780041 -1.515455 -0.774636
wb_dma_ch_pri_enc/wire_pri12_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_rf/always_20/if_1/block_1 -2.704725 -1.143062 0.637226 0.868694 2.277419 -0.842991 0.660005 1.143488 1.035843 0.361793 2.320466 -1.337535 3.599752 -0.911550 -0.455446 -2.763124 3.988342 0.727326 3.136107 2.076743
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 -2.170710 0.923731 -0.560297 3.164934 -0.281416 0.523561 2.369538 1.644510 -0.730531 -0.603354 -3.063626 1.799251 1.097876 1.192137 -0.486017 0.854746 -2.826993 -4.052811 0.135364 1.358433
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -0.726923 -0.111905 -0.970256 0.615423 -0.495073 -2.298770 1.871738 1.939048 -0.667026 -0.367308 0.859446 0.680709 -1.166513 -1.435474 -1.583066 2.765786 0.016966 2.316929 1.361097 -0.029424
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 -0.458557 -1.880801 0.894202 1.284361 0.894714 -0.733556 0.444416 1.253166 1.479793 -1.872200 -0.179078 -2.784230 -0.620607 -0.532112 -3.118904 -1.587208 0.159793 -2.771076 2.999561 -1.329663
wb_dma_wb_if/input_slv_din -3.869697 0.271325 -0.118240 0.272691 -0.776902 0.243852 -2.850589 2.765156 0.988069 4.235278 3.936839 0.183226 1.336761 -1.995300 3.216279 2.450270 0.256127 -1.327474 1.643836 1.442756
wb_dma_ch_sel/assign_94_valid/expr_1 1.230104 1.095107 -3.627001 3.191364 1.696803 -0.541717 4.188529 -2.637290 -1.658021 0.542454 -0.992275 1.354297 0.163472 1.290833 -0.815056 1.341547 -2.190041 0.749758 -0.686398 0.455970
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -2.320408 -3.014203 0.133787 1.942356 0.800856 -1.067302 2.960761 1.339131 -1.076244 -1.668263 -0.974382 1.010366 1.069580 1.227795 -1.148466 2.692475 -3.732742 2.184533 1.469172 -2.165570
wb_dma_de/always_21 -1.737695 -3.755692 -0.594821 3.278174 -2.549582 0.488896 -0.786242 0.357778 0.322395 -0.403767 -3.162453 -0.703954 0.149904 1.406337 -0.653047 -4.356213 -1.354580 0.001316 1.048159 -2.389758
wb_dma_de/always_22 1.186578 3.923606 -1.242996 0.406838 0.622954 1.018165 6.251252 -4.408413 -0.896320 -2.686207 -1.109237 0.453264 1.461550 -0.165673 0.604893 0.551100 -3.599694 -0.633859 -1.181055 0.493297
wb_dma_de/always_23 1.186578 3.923606 -1.242996 0.406838 0.622954 1.018165 6.251252 -4.408413 -0.896320 -2.686207 -1.109237 0.453264 1.461550 -0.165673 0.604893 0.551100 -3.599694 -0.633859 -1.181055 0.493297
wb_dma_ch_pri_enc/wire_pri1_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_de/assign_78_mast0_go -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_de/wire_dma_done 1.466017 0.073323 -1.555508 2.992984 1.539831 -0.199662 3.642676 -1.739009 0.174959 -2.166235 -2.023321 1.154424 -1.067699 0.124481 -2.221276 -1.703658 0.058706 -0.901976 1.389980 -0.074863
wb_dma_ch_sel/assign_150_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_rf/input_wb_rf_adr -2.014650 -2.634957 2.224940 2.677987 5.490222 3.380242 -0.101096 -2.251430 0.117322 -0.277447 1.601450 2.918918 2.409502 1.433039 3.640443 4.090058 -1.459558 1.702406 2.484041 -2.420382
wb_dma_wb_if 1.253899 0.545858 0.906870 -0.038336 1.055858 3.133156 -2.093830 -2.333723 0.808079 0.484866 -0.136456 -0.497999 2.332549 2.412432 1.536992 -1.462576 -1.549408 -3.418688 -0.928323 -0.104065
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond -2.175345 -1.724450 3.097669 1.240258 -3.907625 0.447886 2.694327 1.660227 1.041602 -5.256646 -3.302559 -1.076566 -0.937783 -1.168664 1.885422 -2.855596 -2.318195 -0.585181 0.903595 -0.254626
wb_dma_ch_pri_enc/wire_pri25_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_wb_mast/reg_mast_cyc -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/input_wb_rf_we 2.004996 2.774797 0.936338 -0.464784 0.983289 2.906726 -0.237870 -0.331501 2.745537 -0.077899 0.156864 2.619628 0.987386 4.167943 1.733767 -3.539453 -2.616100 -1.279851 -2.286447 3.101612
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -2.704725 -1.143062 0.637226 0.868694 2.277419 -0.842991 0.660005 1.143488 1.035843 0.361793 2.320466 -1.337535 3.599752 -0.911550 -0.455446 -2.763124 3.988342 0.727326 3.136107 2.076743
wb_dma_ch_rf/always_20 -2.704725 -1.143062 0.637226 0.868694 2.277419 -0.842991 0.660005 1.143488 1.035843 0.361793 2.320466 -1.337535 3.599752 -0.911550 -0.455446 -2.763124 3.988342 0.727326 3.136107 2.076743
wb_dma_de/always_6/if_1 -0.149130 1.206248 -0.812255 0.374278 -1.155461 0.880266 2.619205 0.416301 -0.317196 -0.319770 -2.017168 1.303961 -3.455613 2.027460 -2.109963 1.649663 -3.955737 -0.780041 -1.515455 -0.774636
wb_dma_wb_slv/always_4/stmt_1 -3.735913 -5.652438 0.537534 1.756547 2.734061 1.231312 -0.261060 -2.548045 0.564834 1.085540 0.687650 -1.040366 4.248336 3.577713 3.439024 -1.418868 -3.182259 2.770720 1.015991 -3.097599
wb_dma_de/assign_3_ptr_valid 0.234790 0.466349 1.911185 0.524281 0.780236 -0.565445 1.073428 2.809024 2.728257 -2.256593 0.660935 -3.375902 -1.434144 0.183031 -2.807459 -0.909337 -1.852630 -4.061065 1.670111 0.633494
wb_dma_wb_mast/input_pt_sel -1.294616 -1.954660 0.870739 4.257167 -2.620670 1.818557 0.122056 0.082413 1.504970 -0.185239 -1.006942 0.720550 -2.989854 -1.027706 6.625044 0.554074 -2.369769 -2.315446 0.262024 0.964388
wb_dma_ch_pri_enc/wire_pri15_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_wb_slv/input_wb_we_i -2.250726 -5.641563 -0.762040 2.512525 -0.867372 -3.204796 1.924308 -2.296101 -1.360690 -0.674281 -0.463428 1.676758 2.598953 0.478279 5.699913 1.632834 1.176222 -1.741930 0.057657 1.118890
wb_dma_de/reg_tsz_cnt_is_0_r -0.698399 1.156100 -0.874280 0.894408 -3.752126 -1.785231 2.847563 2.292311 -0.642498 -1.590654 -1.419505 1.197502 -1.475180 -1.100983 -0.086440 0.676215 -2.150106 3.137030 -0.539883 0.718572
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -1.395819 1.352349 2.004599 0.306603 0.148865 1.852617 6.883270 0.078108 -0.301936 -2.990056 1.429434 2.242906 -3.666103 -0.087489 0.822319 4.015302 0.296535 -0.296506 0.755162 4.003072
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma/wire_mast1_drdy -0.956821 1.324706 -0.727713 2.083577 0.179268 0.170088 1.462585 1.190364 -0.447011 -0.408642 -2.164305 0.838415 0.160865 0.237448 -1.901676 0.514646 -0.991308 -4.212639 0.654450 0.896089
wb_dma_ch_rf/wire_ch_csr_we -0.592767 2.900120 1.068807 0.330543 0.167949 3.205886 1.423910 -1.439924 1.171648 -0.807943 -1.185640 2.554202 3.942976 0.962195 3.712734 -4.556184 -1.771083 -0.676261 -1.657062 2.645216
wb_dma_ch_pri_enc/inst_u9 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_rf/assign_8_ch_csr -0.463751 3.764589 -0.278123 -0.687643 0.978228 0.719172 3.682314 -2.538920 -0.163898 -1.098586 -0.075920 1.181445 3.724958 -1.499587 1.973500 -2.420374 0.193939 1.201152 -0.826511 2.095924
wb_dma_ch_rf/wire_this_ptr_set -0.458557 -1.880801 0.894202 1.284361 0.894714 -0.733556 0.444416 1.253166 1.479793 -1.872200 -0.179078 -2.784230 -0.620607 -0.532112 -3.118904 -1.587208 0.159793 -2.771076 2.999561 -1.329663
wb_dma_ch_pri_enc/inst_u5 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u4 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u7 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u6 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u0 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u3 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u2 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma/wire_de_start 1.230104 1.095107 -3.627001 3.191364 1.696803 -0.541717 4.188529 -2.637290 -1.658021 0.542454 -0.992275 1.354297 0.163472 1.290833 -0.815056 1.341547 -2.190041 0.749758 -0.686398 0.455970
wb_dma_ch_sel/assign_130_req_p0/expr_1 -1.212926 1.599864 -1.160042 1.029849 -2.089765 -1.636462 0.937852 2.378101 -0.902885 0.837667 -0.566121 2.826037 1.254032 -0.021207 2.988327 1.528006 -1.821688 3.082762 -1.912276 2.592297
wb_dma_rf/wire_ch_stop -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma/wire_mast0_dout -0.821306 -4.230020 2.607662 2.007796 -1.871817 0.503509 -0.342698 0.018298 0.812039 -4.039987 -1.887352 -2.748651 1.543433 -0.686374 0.700206 -3.361376 -1.080560 -1.179202 2.483521 -2.564353
wb_dma_ch_rf/input_de_adr0 -1.868945 -0.421779 -1.209844 -0.466825 0.430521 -1.902225 2.043012 0.303818 -0.970178 0.235761 2.118100 -1.496446 3.019227 -1.403167 -3.228968 -1.667414 4.752982 0.185497 2.922216 2.042635
wb_dma_ch_rf/input_de_adr1 -0.653270 1.329510 0.752252 0.326517 -1.314476 -0.054622 -0.777169 3.356726 1.458003 0.623462 0.571071 -0.788565 -1.746330 0.419948 -0.307635 0.437839 -1.284748 -2.003596 -0.297270 1.787079
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_wb_if/input_wbs_data_i -0.821306 -4.230020 2.607662 2.007796 -1.871817 0.503509 -0.342698 0.018298 0.812039 -4.039987 -1.887352 -2.748651 1.543433 -0.686374 0.700206 -3.361376 -1.080560 -1.179202 2.483521 -2.564353
wb_dma_de/reg_tsz_dec -0.698399 1.156100 -0.874280 0.894408 -3.752126 -1.785231 2.847563 2.292311 -0.642498 -1.590654 -1.419505 1.197502 -1.475180 -1.100983 -0.086440 0.676215 -2.150106 3.137030 -0.539883 0.718572
wb_dma_ch_sel/input_ch0_am0 -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma_ch_sel/input_ch0_am1 1.047547 0.269897 -2.181918 3.599066 0.773735 -1.500375 0.813172 1.143319 1.755549 1.552370 1.848948 -0.555628 -2.211691 -0.094330 -0.044370 -0.565405 0.836661 -0.240770 1.250376 2.636299
wb_dma_ch_sel/assign_162_req_p1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond -0.597012 -1.243937 -0.199262 1.531587 -3.571645 -0.729671 0.276185 2.289248 0.786772 -0.591061 -0.939163 -0.698354 -3.752610 -0.289396 -0.292579 -0.137132 -1.958867 0.753055 0.310951 -0.750962
wb_dma_rf/wire_ch5_csr 0.033207 1.494637 0.248419 0.312015 -0.098291 0.715607 3.343667 -1.174375 0.254345 -2.039836 -2.563252 1.278707 0.157642 0.965166 0.666443 -3.912083 -0.294574 0.979658 -1.779297 1.765554
wb_dma_ch_rf/wire_ch_am1_we 2.767479 -0.464966 -1.569186 3.344100 2.281040 -1.445576 -0.943656 1.782080 1.659394 1.359798 2.372267 0.915271 -1.910246 0.450257 -0.472414 1.226077 1.069662 -0.577826 1.586632 2.272554
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/always_2/if_1/if_1/block_1 0.234790 0.466349 1.911185 0.524281 0.780236 -0.565445 1.073428 2.809024 2.728257 -2.256593 0.660935 -3.375902 -1.434144 0.183031 -2.807459 -0.909337 -1.852630 -4.061065 1.670111 0.633494
wb_dma_inc30r/wire_out -1.577648 2.144716 0.399909 1.762083 -0.458117 -0.038348 -0.798175 2.878289 3.086026 1.797808 1.472122 -0.103144 -1.641436 -0.463211 2.466925 -2.811568 2.899497 -1.561205 0.163017 4.868094
wb_dma_ch_pri_enc/reg_pri_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma/input_wb0_we_i -2.250726 -5.641563 -0.762040 2.512525 -0.867372 -3.204796 1.924308 -2.296101 -1.360690 -0.674281 -0.463428 1.676758 2.598953 0.478279 5.699913 1.632834 1.176222 -1.741930 0.057657 1.118890
wb_dma_de/always_2/if_1/if_1/stmt_1 -0.732015 0.268169 -0.870104 3.076035 0.893311 -1.174372 -0.129977 1.536491 2.894974 1.382828 2.117018 -0.291813 -1.820051 -0.957574 1.011228 -2.590755 4.351209 -1.245871 2.353175 3.778449
wb_dma_ch_rf/wire_ch_txsz_dewe -1.297509 -1.406160 -0.589791 1.979267 -3.250796 -1.178764 1.591805 1.878032 -0.848096 -1.237954 -1.403284 1.440231 -0.816125 -0.281620 0.818802 2.042634 -3.915606 3.881949 0.190941 -1.697804
wb_dma_de/always_22/if_1/stmt_2 1.186578 3.923606 -1.242996 0.406838 0.622954 1.018165 6.251252 -4.408413 -0.896320 -2.686207 -1.109237 0.453264 1.461550 -0.165673 0.604893 0.551100 -3.599694 -0.633859 -1.181055 0.493297
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 2.767479 -0.464966 -1.569186 3.344100 2.281040 -1.445576 -0.943656 1.782080 1.659394 1.359798 2.372267 0.915271 -1.910246 0.450257 -0.472414 1.226077 1.069662 -0.577826 1.586632 2.272554
wb_dma_ch_sel/assign_149_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma/wire_de_ack 0.541436 -3.320850 -0.771840 3.041001 0.786912 -0.182616 0.386689 -0.528949 1.968876 -1.070048 -0.861713 -1.895082 -1.191849 1.151322 -2.752853 -3.533513 -1.375901 -0.033503 2.597838 -3.058022
wb_dma_wb_mast/always_1/if_1 -0.821306 -4.230020 2.607662 2.007796 -1.871817 0.503509 -0.342698 0.018298 0.812039 -4.039987 -1.887352 -2.748651 1.543433 -0.686374 0.700206 -3.361376 -1.080560 -1.179202 2.483521 -2.564353
wb_dma_wb_if/wire_wb_cyc_o -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_sel/assign_143_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_wb_mast/wire_mast_err -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma/wire_slv0_dout -3.796947 -4.391772 0.550550 1.111864 3.274787 0.599997 0.581206 -1.735774 0.846919 1.088084 1.192787 -0.492515 2.438697 3.653759 2.315428 -0.289302 -3.728528 4.515913 0.410085 -3.273747
wb_dma_ch_sel/reg_am1 1.047547 0.269897 -2.181918 3.599066 0.773735 -1.500375 0.813172 1.143319 1.755549 1.552370 1.848948 -0.555628 -2.211691 -0.094330 -0.044370 -0.565405 0.836661 -0.240770 1.250376 2.636299
wb_dma_ch_sel/input_next_ch 1.466017 0.073323 -1.555508 2.992984 1.539831 -0.199662 3.642676 -1.739009 0.174959 -2.166235 -2.023321 1.154424 -1.067699 0.124481 -2.221276 -1.703658 0.058706 -0.901976 1.389980 -0.074863
wb_dma_de/always_9 -0.698399 1.156100 -0.874280 0.894408 -3.752126 -1.785231 2.847563 2.292311 -0.642498 -1.590654 -1.419505 1.197502 -1.475180 -1.100983 -0.086440 0.676215 -2.150106 3.137030 -0.539883 0.718572
wb_dma_de/always_8 -1.443969 1.141757 -1.288023 2.362190 0.530984 -0.641376 3.613878 0.855035 -1.584024 -0.881009 -1.812520 2.104728 0.655611 -0.034149 -1.401713 3.005820 -2.132729 -1.661675 0.694803 0.577863
wb_dma_wb_mast/always_1/if_1/cond -0.821306 -4.230020 2.607662 2.007796 -1.871817 0.503509 -0.342698 0.018298 0.812039 -4.039987 -1.887352 -2.748651 1.543433 -0.686374 0.700206 -3.361376 -1.080560 -1.179202 2.483521 -2.564353
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_rf/always_1/case_1/stmt_12 -2.705455 -3.333744 0.604156 0.897910 -0.285830 -1.026524 -0.860956 2.346345 -0.585221 1.199755 1.411618 -2.317723 -1.505432 -0.889959 -0.473098 2.469695 1.228456 1.046035 1.984008 -0.988483
wb_dma_rf/always_1/case_1/stmt_13 1.573126 -1.226451 -0.629287 2.245238 1.843403 -0.902665 -2.531739 2.407228 0.862455 1.420945 1.578080 0.595484 -0.683867 0.414901 -1.286729 1.993667 0.599378 -1.942848 1.793162 0.550322
wb_dma_de/always_3 1.047456 1.390503 -1.322719 2.742711 -1.021185 -0.697016 -1.322596 2.579636 2.150696 2.807127 1.512502 -0.019468 -1.954259 1.456300 3.025662 0.049335 -2.464306 -0.119985 -1.910771 3.404871
wb_dma_de/always_2 -0.489022 -0.358710 -0.724468 2.456279 3.489917 -1.038235 1.080404 0.809999 1.836894 1.021718 2.992510 -0.719570 1.449184 -0.173368 -1.016528 -2.604631 4.144600 0.561603 3.026050 3.250835
wb_dma_de/always_5 -1.814013 0.423034 -0.908125 2.289988 -0.282940 -1.791932 4.376306 2.605670 -0.503343 -1.843536 -1.765907 1.220265 0.507625 0.617983 -2.481367 0.540801 -2.668159 0.531385 0.879854 0.913396
wb_dma_de/always_4 -1.443969 1.141757 -1.288023 2.362190 0.530984 -0.641376 3.613878 0.855035 -1.584024 -0.881009 -1.812520 2.104728 0.655611 -0.034149 -1.401713 3.005820 -2.132729 -1.661675 0.694803 0.577863
wb_dma_de/always_7 -0.698399 1.156100 -0.874280 0.894408 -3.752126 -1.785231 2.847563 2.292311 -0.642498 -1.590654 -1.419505 1.197502 -1.475180 -1.100983 -0.086440 0.676215 -2.150106 3.137030 -0.539883 0.718572
wb_dma_de/always_6 -0.149130 1.206248 -0.812255 0.374278 -1.155461 0.880266 2.619205 0.416301 -0.317196 -0.319770 -2.017168 1.303961 -3.455613 2.027460 -2.109963 1.649663 -3.955737 -0.780041 -1.515455 -0.774636
wb_dma_ch_sel/input_ch3_txsz -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -0.726923 -0.111905 -0.970256 0.615423 -0.495073 -2.298770 1.871738 1.939048 -0.667026 -0.367308 0.859446 0.680709 -1.166513 -1.435474 -1.583066 2.765786 0.016966 2.316929 1.361097 -0.029424
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/always_11/if_1 -2.604072 2.102799 -0.729847 2.136544 -0.905105 0.251848 1.391715 1.562560 -1.616617 0.864885 -1.452416 2.752270 2.381765 -0.492744 2.308763 2.771701 -1.034857 -2.521704 -0.423091 2.880303
wb_dma_ch_sel/assign_147_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_sel/always_45/case_1/cond 0.438490 0.684010 -1.082519 0.332114 -0.701090 -1.354625 -1.762225 3.196327 1.152336 2.560750 0.880419 -0.332028 0.060126 3.120307 -0.403559 0.341141 -3.733361 -0.598239 -2.151742 1.461564
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_de/assign_68_de_txsz 0.595963 0.387550 -2.303785 1.653451 -2.566064 -2.068681 3.595654 1.329296 -0.134354 -0.793530 -0.024842 1.530587 -2.725227 -0.308738 -1.176009 1.597847 -2.834161 4.771852 0.176604 -0.237642
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -0.025945 -4.244368 -2.171895 4.023521 -0.377803 -0.036134 -0.085196 -0.615682 0.792729 0.714960 -1.541797 -0.492717 -1.309455 2.398455 -1.933352 -2.818127 -2.067440 1.146908 1.493608 -3.106309
wb_dma_ch_rf/always_20/if_1 -2.704725 -1.143062 0.637226 0.868694 2.277419 -0.842991 0.660005 1.143488 1.035843 0.361793 2.320466 -1.337535 3.599752 -0.911550 -0.455446 -2.763124 3.988342 0.727326 3.136107 2.076743
wb_dma/input_wb0s_data_i -0.821306 -4.230020 2.607662 2.007796 -1.871817 0.503509 -0.342698 0.018298 0.812039 -4.039987 -1.887352 -2.748651 1.543433 -0.686374 0.700206 -3.361376 -1.080560 -1.179202 2.483521 -2.564353
wb_dma_de/reg_dma_done_d 0.209940 -0.585329 -0.752117 1.645402 0.161788 0.263924 3.114610 -1.605422 -0.828623 -2.572037 -3.316562 0.584562 -0.265203 0.444280 -2.483799 -0.794600 -2.054780 -1.388007 0.675839 -2.191708
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -1.679694 -2.124103 -1.041619 2.407544 1.322441 -1.400743 -0.249460 0.844993 0.333444 0.946775 0.761528 -0.703401 3.715623 0.106264 -0.431380 -1.587879 0.732850 0.260277 2.377942 0.094682
wb_dma_wb_slv/assign_1_rf_sel -0.453135 0.971556 -1.940025 0.008104 -0.666996 -2.797879 -2.264269 1.036128 -2.234133 1.529512 -0.490568 -0.666286 8.894715 -1.297543 -0.662690 1.423281 -2.206443 -0.092233 0.078725 -1.662820
wb_dma_ch_rf/assign_23_ch_csr_dewe -2.175345 -1.724450 3.097669 1.240258 -3.907625 0.447886 2.694327 1.660227 1.041602 -5.256646 -3.302559 -1.076566 -0.937783 -1.168664 1.885422 -2.855596 -2.318195 -0.585181 0.903595 -0.254626
wb_dma_de/always_4/if_1/if_1/cond -1.443969 1.141757 -1.288023 2.362190 0.530984 -0.641376 3.613878 0.855035 -1.584024 -0.881009 -1.812520 2.104728 0.655611 -0.034149 -1.401713 3.005820 -2.132729 -1.661675 0.694803 0.577863
wb_dma_ch_sel/assign_376_gnt_p1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_de/wire_wr_ack -0.844240 0.783587 -0.595551 1.913036 -1.215278 0.027223 3.195609 0.569357 -1.239859 -1.926587 -3.026959 1.492245 -1.228414 -0.057114 -1.358090 1.697918 -2.620306 -1.746054 0.069023 -0.388229
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 -0.597012 -1.243937 -0.199262 1.531587 -3.571645 -0.729671 0.276185 2.289248 0.786772 -0.591061 -0.939163 -0.698354 -3.752610 -0.289396 -0.292579 -0.137132 -1.958867 0.753055 0.310951 -0.750962
wb_dma_ch_arb/always_1 0.378189 2.891563 1.457255 0.998859 0.405132 2.319736 -0.530866 0.772612 1.617554 -1.105053 -2.912608 0.573364 1.747070 2.076710 0.451723 -4.694794 -1.216302 -4.295751 -1.672038 2.555351
wb_dma_ch_arb/always_2 0.378189 2.891563 1.457255 0.998859 0.405132 2.319736 -0.530866 0.772612 1.617554 -1.105053 -2.912608 0.573364 1.747070 2.076710 0.451723 -4.694794 -1.216302 -4.295751 -1.672038 2.555351
wb_dma/wire_ch0_txsz 0.268419 -0.871442 -1.275200 1.463090 -1.946378 -1.432605 3.492128 1.140552 -0.013702 -1.715814 -1.587842 0.605194 -3.068830 1.093331 -2.103180 0.112907 -3.440983 2.978917 -0.244405 -1.075387
wb_dma_de/always_19 1.957723 1.791003 -2.629485 5.975412 -1.728536 -0.284802 -1.645517 -0.496853 2.001572 0.815669 0.832909 -1.399921 1.960873 -3.007482 3.391183 -2.753210 0.459683 -2.056605 2.440028 2.162402
wb_dma_de/always_18 -1.727048 -2.675956 -2.410884 0.148351 -3.160973 -3.072165 -0.545274 1.847889 0.960283 3.164039 1.062671 -2.441745 -0.425550 2.242562 0.604246 -2.612731 -2.158303 2.095358 -1.674787 0.537653
wb_dma_de/always_15 -1.069075 0.124113 -0.167495 1.408071 -2.431558 -1.207438 3.492541 2.174682 -0.161079 -2.579608 -2.498968 0.592549 -1.361873 0.246580 -1.553832 -0.739100 -2.720723 1.263856 -0.061224 0.162135
wb_dma_de/always_14 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_de/always_11 -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_de/always_13 1.466017 0.073323 -1.555508 2.992984 1.539831 -0.199662 3.642676 -1.739009 0.174959 -2.166235 -2.023321 1.154424 -1.067699 0.124481 -2.221276 -1.703658 0.058706 -0.901976 1.389980 -0.074863
wb_dma_de/always_12 -1.443969 1.141757 -1.288023 2.362190 0.530984 -0.641376 3.613878 0.855035 -1.584024 -0.881009 -1.812520 2.104728 0.655611 -0.034149 -1.401713 3.005820 -2.132729 -1.661675 0.694803 0.577863
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -1.506872 -2.282795 -0.081797 1.605099 2.989507 -0.820668 1.041963 -0.454506 -0.918996 -1.675550 -0.799801 3.320522 3.917131 -0.579162 -1.425586 2.732045 -0.725742 -0.097083 3.453371 -3.110946
wb_dma_ch_sel/assign_155_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_pri_enc/wire_pri13_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_de/reg_read_r -1.069075 0.124113 -0.167495 1.408071 -2.431558 -1.207438 3.492541 2.174682 -0.161079 -2.579608 -2.498968 0.592549 -1.361873 0.246580 -1.553832 -0.739100 -2.720723 1.263856 -0.061224 0.162135
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 -1.540977 -0.319241 -0.151847 2.956430 -2.065521 1.078889 1.857288 0.945586 -0.506965 -1.478988 -4.278354 1.103766 -0.925517 1.306917 -0.311978 -0.494138 -3.346484 -3.602567 -0.360767 -0.180326
wb_dma/assign_9_slv0_pt_in -0.953173 -1.753162 -0.499098 0.475277 -1.879358 -0.864689 -2.408411 2.214092 -0.644100 1.587203 0.110807 -1.106492 0.210757 -0.902401 -0.818758 2.594010 -1.785092 -1.736243 0.928022 -1.990354
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -0.025945 -4.244368 -2.171895 4.023521 -0.377803 -0.036134 -0.085196 -0.615682 0.792729 0.714960 -1.541797 -0.492717 -1.309455 2.398455 -1.933352 -2.818127 -2.067440 1.146908 1.493608 -3.106309
wb_dma_ch_rf/always_17/if_1/block_1 -0.149130 1.206248 -0.812255 0.374278 -1.155461 0.880266 2.619205 0.416301 -0.317196 -0.319770 -2.017168 1.303961 -3.455613 2.027460 -2.109963 1.649663 -3.955737 -0.780041 -1.515455 -0.774636
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -0.229239 2.636210 -2.226698 1.351581 1.042805 2.147930 0.973081 -3.320309 0.992234 2.932904 0.258691 -3.620738 0.770906 0.689650 -0.498332 -4.644165 0.125672 -3.404581 -0.758649 0.997272
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond -1.814013 0.423034 -0.908125 2.289988 -0.282940 -1.791932 4.376306 2.605670 -0.503343 -1.843536 -1.765907 1.220265 0.507625 0.617983 -2.481367 0.540801 -2.668159 0.531385 0.879854 0.913396
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma_ch_pri_enc/wire_pri2_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_de/always_11/stmt_1 -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_ch_rf/wire_ch_adr1_we 0.438490 0.684010 -1.082519 0.332114 -0.701090 -1.354625 -1.762225 3.196327 1.152336 2.560750 0.880419 -0.332028 0.060126 3.120307 -0.403559 0.341141 -3.733361 -0.598239 -2.151742 1.461564
wb_dma_ch_sel_checker/input_ch_sel -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_sel/input_ch1_adr1 -0.653270 1.329510 0.752252 0.326517 -1.314476 -0.054622 -0.777169 3.356726 1.458003 0.623462 0.571071 -0.788565 -1.746330 0.419948 -0.307635 0.437839 -1.284748 -2.003596 -0.297270 1.787079
wb_dma/wire_slv0_pt_in -0.953173 -1.753162 -0.499098 0.475277 -1.879358 -0.864689 -2.408411 2.214092 -0.644100 1.587203 0.110807 -1.106492 0.210757 -0.902401 -0.818758 2.594010 -1.785092 -1.736243 0.928022 -1.990354
wb_dma_rf/always_2/if_1/if_1/cond 0.212473 -1.280790 1.439985 0.354564 3.458844 -0.805328 1.649777 -0.206241 -0.831940 -3.879559 -1.413042 1.132644 4.218295 -0.230529 -2.304947 0.863743 -0.228171 -1.512714 2.580543 -1.360275
wb_dma_pri_enc_sub/reg_pri_out_d -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/always_4/case_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/wire_pri29_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 -1.054122 -1.992516 0.016260 1.938331 -2.463389 -0.178966 0.753618 1.981601 0.552096 -1.236408 -2.464942 -0.747705 -2.784166 1.162265 -1.987672 -1.352503 -2.459836 -0.860393 0.504971 -1.433506
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 -0.149130 1.206248 -0.812255 0.374278 -1.155461 0.880266 2.619205 0.416301 -0.317196 -0.319770 -2.017168 1.303961 -3.455613 2.027460 -2.109963 1.649663 -3.955737 -0.780041 -1.515455 -0.774636
wb_dma_de/wire_read_hold -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 0.438490 0.684010 -1.082519 0.332114 -0.701090 -1.354625 -1.762225 3.196327 1.152336 2.560750 0.880419 -0.332028 0.060126 3.120307 -0.403559 0.341141 -3.733361 -0.598239 -2.151742 1.461564
wb_dma_ch_rf/wire_sw_pointer 4.582339 -1.227696 -1.903604 3.324046 2.409018 -1.126828 0.803798 -1.175233 -0.065640 -2.131544 -2.627533 3.374579 0.363515 1.752777 -1.783397 -1.159667 -0.865905 -0.788877 0.335961 -0.399612
wb_dma/wire_slv0_din -1.143578 -0.176870 0.309227 -0.306668 0.620528 0.162978 -0.012449 2.517152 -2.516506 2.036511 3.082545 -1.921128 1.372057 -2.215181 0.130113 2.963089 0.440479 1.698037 0.618070 2.747442
wb_dma_ch_rf/input_dma_err -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_sel/assign_158_req_p1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/assign_17_ch_am1_we 2.767479 -0.464966 -1.569186 3.344100 2.281040 -1.445576 -0.943656 1.782080 1.659394 1.359798 2.372267 0.915271 -1.910246 0.450257 -0.472414 1.226077 1.069662 -0.577826 1.586632 2.272554
wb_dma_ch_rf/assign_7_pointer_s -0.996544 -2.371118 0.492258 0.089043 -1.353201 -1.182110 -3.036228 3.488805 1.804496 1.020436 1.001835 -0.753015 -2.038399 0.954885 -1.141896 -0.281090 0.422084 -0.793609 1.448047 -0.133018
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_wb_slv/always_5/stmt_1 -2.142019 -2.627906 -1.593196 2.839710 0.727214 -1.626037 0.009894 0.929248 -0.820127 1.654719 0.177172 1.342188 5.211696 1.636828 1.978187 0.363045 -2.177560 2.228345 0.522269 0.149723
wb_dma_ch_sel/assign_161_req_p1/expr_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/input_dma_rest -0.378081 -0.980712 0.698440 1.372311 0.030082 -1.050448 0.053140 1.409166 2.369981 -1.099959 1.432042 -3.244506 -1.801576 -2.404682 -1.165679 -0.994427 0.739424 -1.888136 3.244389 -0.690388
wb_dma_ch_sel/input_de_ack 0.541436 -3.320850 -0.771840 3.041001 0.786912 -0.182616 0.386689 -0.528949 1.968876 -1.070048 -0.861713 -1.895082 -1.191849 1.151322 -2.752853 -3.533513 -1.375901 -0.033503 2.597838 -3.058022
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_ch_sel/reg_valid_sel 1.230104 1.095107 -3.627001 3.191364 1.696803 -0.541717 4.188529 -2.637290 -1.658021 0.542454 -0.992275 1.354297 0.163472 1.290833 -0.815056 1.341547 -2.190041 0.749758 -0.686398 0.455970
wb_dma_de/assign_63_chunk_cnt_is_0_d -1.443969 1.141757 -1.288023 2.362190 0.530984 -0.641376 3.613878 0.855035 -1.584024 -0.881009 -1.812520 2.104728 0.655611 -0.034149 -1.401713 3.005820 -2.132729 -1.661675 0.694803 0.577863
wb_dma_de/assign_64_tsz_cnt_is_0_d -0.501196 2.930144 0.040609 0.470484 -1.289258 0.621478 2.532124 1.458931 -0.521388 -1.352882 -2.481588 1.652673 -1.540628 0.477176 -1.358683 1.126211 -2.445360 -2.099019 -1.208381 1.160795
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -0.996544 -2.371118 0.492258 0.089043 -1.353201 -1.182110 -3.036228 3.488805 1.804496 1.020436 1.001835 -0.753015 -2.038399 0.954885 -1.141896 -0.281090 0.422084 -0.793609 1.448047 -0.133018
wb_dma_wb_mast/always_4/stmt_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_sel/assign_375_gnt_p0 1.078860 2.683931 1.895545 1.523108 -0.437348 1.129187 -0.383175 2.517068 2.889823 -2.275358 -2.196786 -0.250367 1.613818 1.744670 0.306543 -6.286884 -1.791221 -1.707411 -1.144348 2.959685
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma/inst_u2 0.631215 3.282335 -0.668717 0.185709 1.599840 1.017265 4.345439 -3.497012 -0.458913 -1.824144 -0.752255 0.064231 3.643224 0.247408 0.171671 -1.692079 -1.492384 -0.572158 -0.654011 1.086914
wb_dma/inst_u1 0.354545 3.473402 -0.705392 -0.273298 1.538361 0.202390 4.700260 -2.809939 -0.540799 -2.018976 -0.924095 0.494677 1.938811 -1.010682 -0.507479 -1.757096 0.251375 0.908032 -0.426996 1.123970
wb_dma/inst_u0 1.567880 1.752053 -0.412110 -0.562186 3.481210 0.545016 2.122466 -2.107837 1.254960 -0.376479 0.907496 2.501510 1.337289 1.994733 0.712473 -2.027491 0.349810 2.349140 -0.787864 2.010404
wb_dma/inst_u4 -2.732157 -0.291779 -0.215341 2.165315 -3.423370 1.706798 -0.780903 -1.268358 -2.502749 -0.153047 -5.800409 1.679675 1.430258 0.476183 3.558891 -1.265767 -0.143930 -1.768598 -2.336502 -0.291167
wb_dma_ch_rf/assign_2_ch_adr1 -0.225339 -0.447218 0.169477 -0.003636 0.199132 -0.199595 -1.599597 3.209628 1.292827 2.368946 1.328487 0.239746 -0.640176 4.548628 0.130316 2.053523 -4.794006 -0.266647 -2.145892 0.909480
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_de/wire_de_csr -0.585865 -1.548085 0.782800 1.480050 -1.392668 -0.273469 0.871581 1.395875 1.585400 -2.369772 -1.668238 -2.044966 -2.559636 -0.434523 -2.492492 -2.712713 -0.644584 -1.595388 1.979221 -1.485836
wb_dma_ch_sel/always_40/case_1/stmt_1 -0.840504 0.866306 0.900119 1.293891 -0.145117 0.348109 0.443008 3.539774 2.156639 -0.401580 -0.776522 -1.206984 -1.476544 2.216804 -2.572686 -1.612635 -2.497231 -3.671313 0.159157 1.467688
wb_dma_ch_sel/always_40/case_1/stmt_2 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_sel/always_40/case_1/stmt_3 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_sel/always_40/case_1/stmt_4 -0.458557 -1.880801 0.894202 1.284361 0.894714 -0.733556 0.444416 1.253166 1.479793 -1.872200 -0.179078 -2.784230 -0.620607 -0.532112 -3.118904 -1.587208 0.159793 -2.771076 2.999561 -1.329663
wb_dma_pri_enc_sub -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_rf/reg_ch_am1_r 2.767479 -0.464966 -1.569186 3.344100 2.281040 -1.445576 -0.943656 1.782080 1.659394 1.359798 2.372267 0.915271 -1.910246 0.450257 -0.472414 1.226077 1.069662 -0.577826 1.586632 2.272554
wb_dma_de/assign_72_dma_err -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_de/reg_ptr_adr_low -2.632702 -2.921501 -1.582393 0.261916 -3.166589 -1.809117 0.285877 1.024187 1.527632 2.436403 1.406936 -3.730993 -1.533855 0.959879 0.230448 -3.025172 -0.964462 0.599791 -0.006205 0.041344
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_de/reg_state 1.186578 3.923606 -1.242996 0.406838 0.622954 1.018165 6.251252 -4.408413 -0.896320 -2.686207 -1.109237 0.453264 1.461550 -0.165673 0.604893 0.551100 -3.599694 -0.633859 -1.181055 0.493297
wb_dma_ch_rf/always_26/if_1 4.582339 -1.227696 -1.903604 3.324046 2.409018 -1.126828 0.803798 -1.175233 -0.065640 -2.131544 -2.627533 3.374579 0.363515 1.752777 -1.783397 -1.159667 -0.865905 -0.788877 0.335961 -0.399612
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -0.107843 1.639526 2.163572 -0.381619 -1.234087 1.650213 5.579440 -0.259828 -0.375241 -4.077590 1.301095 -1.043254 -2.298864 -0.802502 -1.080332 1.559912 0.985530 -2.084058 1.484058 3.588501
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -0.025945 -4.244368 -2.171895 4.023521 -0.377803 -0.036134 -0.085196 -0.615682 0.792729 0.714960 -1.541797 -0.492717 -1.309455 2.398455 -1.933352 -2.818127 -2.067440 1.146908 1.493608 -3.106309
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -1.679694 -2.124103 -1.041619 2.407544 1.322441 -1.400743 -0.249460 0.844993 0.333444 0.946775 0.761528 -0.703401 3.715623 0.106264 -0.431380 -1.587879 0.732850 0.260277 2.377942 0.094682
wb_dma_inc30r/always_1 -1.066829 0.785162 0.460769 2.956603 1.930104 1.277135 -0.414801 3.992457 2.853486 4.011856 1.760570 0.914112 -4.510475 0.306435 2.290210 -0.038128 0.655481 2.357718 -0.761466 3.419121
wb_dma_de/always_23/block_1/case_1/cond 1.186578 3.923606 -1.242996 0.406838 0.622954 1.018165 6.251252 -4.408413 -0.896320 -2.686207 -1.109237 0.453264 1.461550 -0.165673 0.604893 0.551100 -3.599694 -0.633859 -1.181055 0.493297
wb_dma_ch_sel/assign_128_req_p0/expr_1 -1.212926 1.599864 -1.160042 1.029849 -2.089765 -1.636462 0.937852 2.378101 -0.902885 0.837667 -0.566121 2.826037 1.254032 -0.021207 2.988327 1.528006 -1.821688 3.082762 -1.912276 2.592297
wb_dma_de/always_8/stmt_1/expr_1/expr_1 -1.814013 0.423034 -0.908125 2.289988 -0.282940 -1.791932 4.376306 2.605670 -0.503343 -1.843536 -1.765907 1.220265 0.507625 0.617983 -2.481367 0.540801 -2.668159 0.531385 0.879854 0.913396
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_de/always_9/stmt_1/expr_1/expr_1 0.399068 2.084804 -1.577505 0.802757 -3.877812 -2.463671 2.615225 2.524683 -0.039723 -1.661233 -1.169052 -0.083506 -3.290856 -2.226634 -2.616228 -0.345861 -0.153700 1.060928 0.480702 1.020268
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -1.593303 1.042087 0.484737 0.419047 -0.545540 0.417498 -0.932743 2.703277 0.811916 0.478958 -2.743793 1.248768 3.509659 3.453322 0.231954 -4.118039 -2.661978 -1.407751 -2.326725 2.008339
wb_dma_ch_sel/assign_148_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma/wire_ndr -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_pri_enc_sub/always_3/if_1/if_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/always_8/stmt_1/expr_1 -0.458557 -1.880801 0.894202 1.284361 0.894714 -0.733556 0.444416 1.253166 1.479793 -1.872200 -0.179078 -2.784230 -0.620607 -0.532112 -3.118904 -1.587208 0.159793 -2.771076 2.999561 -1.329663
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -1.377285 0.890678 0.810730 0.683496 0.197649 0.971568 -1.116431 3.380876 1.828722 0.620347 -1.404006 -0.545196 -0.427147 2.625370 -3.110150 -3.329156 -0.576196 -3.988638 0.006367 1.557761
wb_dma_rf/input_dma_done_all -1.069075 0.124113 -0.167495 1.408071 -2.431558 -1.207438 3.492541 2.174682 -0.161079 -2.579608 -2.498968 0.592549 -1.361873 0.246580 -1.553832 -0.739100 -2.720723 1.263856 -0.061224 0.162135
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -0.996544 -2.371118 0.492258 0.089043 -1.353201 -1.182110 -3.036228 3.488805 1.804496 1.020436 1.001835 -0.753015 -2.038399 0.954885 -1.141896 -0.281090 0.422084 -0.793609 1.448047 -0.133018
wb_dma_de/assign_66_dma_done 1.466017 0.073323 -1.555508 2.992984 1.539831 -0.199662 3.642676 -1.739009 0.174959 -2.166235 -2.023321 1.154424 -1.067699 0.124481 -2.221276 -1.703658 0.058706 -0.901976 1.389980 -0.074863
wb_dma/wire_ch4_csr 0.033207 1.494637 0.248419 0.312015 -0.098291 0.715607 3.343667 -1.174375 0.254345 -2.039836 -2.563252 1.278707 0.157642 0.965166 0.666443 -3.912083 -0.294574 0.979658 -1.779297 1.765554
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_sel/input_ch3_csr -0.718862 -1.993784 -0.480653 1.769328 0.170535 -0.423496 5.002364 -2.317249 -0.473398 -2.987484 -3.485630 3.195713 -0.628388 0.231467 1.238726 -3.244735 0.727200 3.334491 -0.312967 -0.018618
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_de/wire_adr1_cnt_next 0.379853 1.739033 -0.104042 3.026226 -1.436538 0.270350 -0.536232 2.952702 2.467306 1.491268 1.032563 0.466960 -3.704449 -0.127670 3.560086 0.410424 -1.101666 -0.807249 -0.879697 3.872880
wb_dma/wire_de_adr0 -2.704725 -1.143062 0.637226 0.868694 2.277419 -0.842991 0.660005 1.143488 1.035843 0.361793 2.320466 -1.337535 3.599752 -0.911550 -0.455446 -2.763124 3.988342 0.727326 3.136107 2.076743
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_de/reg_adr0_cnt -0.489022 -0.358710 -0.724468 2.456279 3.489917 -1.038235 1.080404 0.809999 1.836894 1.021718 2.992510 -0.719570 1.449184 -0.173368 -1.016528 -2.604631 4.144600 0.561603 3.026050 3.250835
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma/wire_am0 -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma/wire_am1 1.047547 0.269897 -2.181918 3.599066 0.773735 -1.500375 0.813172 1.143319 1.755549 1.552370 1.848948 -0.555628 -2.211691 -0.094330 -0.044370 -0.565405 0.836661 -0.240770 1.250376 2.636299
wb_dma_ch_sel/assign_137_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_sel/assign_140_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_rf/always_22/if_1/if_1 -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma_de/assign_69_de_adr0 -2.704725 -1.143062 0.637226 0.868694 2.277419 -0.842991 0.660005 1.143488 1.035843 0.361793 2.320466 -1.337535 3.599752 -0.911550 -0.455446 -2.763124 3.988342 0.727326 3.136107 2.076743
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma_de/wire_mast0_go -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_wb_slv/input_slv_din -3.869697 0.271325 -0.118240 0.272691 -0.776902 0.243852 -2.850589 2.765156 0.988069 4.235278 3.936839 0.183226 1.336761 -1.995300 3.216279 2.450270 0.256127 -1.327474 1.643836 1.442756
wb_dma_de/always_3/if_1/if_1 1.047456 1.390503 -1.322719 2.742711 -1.021185 -0.697016 -1.322596 2.579636 2.150696 2.807127 1.512502 -0.019468 -1.954259 1.456300 3.025662 0.049335 -2.464306 -0.119985 -1.910771 3.404871
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_ch_sel/always_47/case_1 1.047547 0.269897 -2.181918 3.599066 0.773735 -1.500375 0.813172 1.143319 1.755549 1.552370 1.848948 -0.555628 -2.211691 -0.094330 -0.044370 -0.565405 0.836661 -0.240770 1.250376 2.636299
wb_dma_ch_sel/assign_152_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -0.025945 -4.244368 -2.171895 4.023521 -0.377803 -0.036134 -0.085196 -0.615682 0.792729 0.714960 -1.541797 -0.492717 -1.309455 2.398455 -1.933352 -2.818127 -2.067440 1.146908 1.493608 -3.106309
wb_dma_de/reg_de_adr0_we -1.679694 -2.124103 -1.041619 2.407544 1.322441 -1.400743 -0.249460 0.844993 0.333444 0.946775 0.761528 -0.703401 3.715623 0.106264 -0.431380 -1.587879 0.732850 0.260277 2.377942 0.094682
wb_dma_ch_sel/assign_114_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_ch_rf/assign_4_ch_am1 2.767479 -0.464966 -1.569186 3.344100 2.281040 -1.445576 -0.943656 1.782080 1.659394 1.359798 2.372267 0.915271 -1.910246 0.450257 -0.472414 1.226077 1.069662 -0.577826 1.586632 2.272554
wb_dma_de/wire_dma_done_all -1.069075 0.124113 -0.167495 1.408071 -2.431558 -1.207438 3.492541 2.174682 -0.161079 -2.579608 -2.498968 0.592549 -1.361873 0.246580 -1.553832 -0.739100 -2.720723 1.263856 -0.061224 0.162135
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 1.230104 1.095107 -3.627001 3.191364 1.696803 -0.541717 4.188529 -2.637290 -1.658021 0.542454 -0.992275 1.354297 0.163472 1.290833 -0.815056 1.341547 -2.190041 0.749758 -0.686398 0.455970
wb_dma_wb_slv/input_wb_data_i -3.735913 -5.652438 0.537534 1.756547 2.734061 1.231312 -0.261060 -2.548045 0.564834 1.085540 0.687650 -1.040366 4.248336 3.577713 3.439024 -1.418868 -3.182259 2.770720 1.015991 -3.097599
wb_dma_de/input_nd -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_ch_sel/assign_126_ch_sel 0.819058 5.193073 0.113080 -0.236292 3.134700 1.442980 2.641221 -1.400650 0.509571 -2.112323 -1.411177 2.538758 4.426381 -0.708891 -2.380163 -2.583729 -0.006158 -0.864911 0.695662 0.630396
wb_dma/wire_mast1_err -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_de/wire_ptr_valid 0.234790 0.466349 1.911185 0.524281 0.780236 -0.565445 1.073428 2.809024 2.728257 -2.256593 0.660935 -3.375902 -1.434144 0.183031 -2.807459 -0.909337 -1.852630 -4.061065 1.670111 0.633494
wb_dma/wire_ch_sel -0.493067 2.019010 0.115667 0.552407 -0.012345 -0.434976 0.535400 -0.074810 2.955248 -3.314803 0.482891 -0.295922 1.885788 -5.002903 -3.241396 -1.876133 -1.491552 0.645023 5.713938 -5.352186
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -1.377285 0.890678 0.810730 0.683496 0.197649 0.971568 -1.116431 3.380876 1.828722 0.620347 -1.404006 -0.545196 -0.427147 2.625370 -3.110150 -3.329156 -0.576196 -3.988638 0.006367 1.557761
wb_dma_de/always_12/stmt_1/expr_1 -1.443969 1.141757 -1.288023 2.362190 0.530984 -0.641376 3.613878 0.855035 -1.584024 -0.881009 -1.812520 2.104728 0.655611 -0.034149 -1.401713 3.005820 -2.132729 -1.661675 0.694803 0.577863
wb_dma/wire_dma_req 0.541436 -3.320850 -0.771840 3.041001 0.786912 -0.182616 0.386689 -0.528949 1.968876 -1.070048 -0.861713 -1.895082 -1.191849 1.151322 -2.752853 -3.533513 -1.375901 -0.033503 2.597838 -3.058022
wb_dma_ch_sel/assign_136_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_rf/assign_5_sw_pointer 4.582339 -1.227696 -1.903604 3.324046 2.409018 -1.126828 0.803798 -1.175233 -0.065640 -2.131544 -2.627533 3.374579 0.363515 1.752777 -1.783397 -1.159667 -0.865905 -0.788877 0.335961 -0.399612
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 -1.054122 -1.992516 0.016260 1.938331 -2.463389 -0.178966 0.753618 1.981601 0.552096 -1.236408 -2.464942 -0.747705 -2.784166 1.162265 -1.987672 -1.352503 -2.459836 -0.860393 0.504971 -1.433506
wb_dma_ch_rf/always_25/if_1/if_1/cond 2.767479 -0.464966 -1.569186 3.344100 2.281040 -1.445576 -0.943656 1.782080 1.659394 1.359798 2.372267 0.915271 -1.910246 0.450257 -0.472414 1.226077 1.069662 -0.577826 1.586632 2.272554
wb_dma_ch_sel/assign_97_valid/expr_1 -1.291886 -1.708750 -2.488804 1.665682 2.463737 -2.457654 5.386805 -1.289368 0.324836 0.510947 0.587401 2.011060 3.320125 2.715591 1.240117 -2.837874 -0.496951 4.180307 -0.636974 2.787883
wb_dma_de/always_9/stmt_1 -0.698399 1.156100 -0.874280 0.894408 -3.752126 -1.785231 2.847563 2.292311 -0.642498 -1.590654 -1.419505 1.197502 -1.475180 -1.100983 -0.086440 0.676215 -2.150106 3.137030 -0.539883 0.718572
wb_dma_de/input_pause_req -0.295005 1.673282 -0.562025 0.532185 2.952903 -0.250753 2.380734 -2.163460 -1.652492 -1.784449 -0.345012 -0.804560 4.011851 -2.335403 -2.377415 2.388849 -0.311748 -3.363112 2.614417 -1.733333
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -0.025945 -4.244368 -2.171895 4.023521 -0.377803 -0.036134 -0.085196 -0.615682 0.792729 0.714960 -1.541797 -0.492717 -1.309455 2.398455 -1.933352 -2.818127 -2.067440 1.146908 1.493608 -3.106309
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 -0.585865 -1.548085 0.782800 1.480050 -1.392668 -0.273469 0.871581 1.395875 1.585400 -2.369772 -1.668238 -2.044966 -2.559636 -0.434523 -2.492492 -2.712713 -0.644584 -1.595388 1.979221 -1.485836
wb_dma_de/wire_dma_busy -0.376048 3.734941 -0.561018 -1.477504 0.624101 -2.310103 0.636290 2.372435 0.599203 -0.576437 2.439003 1.342646 1.914583 -3.444682 -2.911206 3.144383 0.259961 0.494123 2.846967 -0.413364
wb_dma_ch_sel/always_37/if_1/if_1/cond -1.054122 -1.992516 0.016260 1.938331 -2.463389 -0.178966 0.753618 1.981601 0.552096 -1.236408 -2.464942 -0.747705 -2.784166 1.162265 -1.987672 -1.352503 -2.459836 -0.860393 0.504971 -1.433506
wb_dma_ch_pri_enc/always_2/if_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_de/always_6/if_1/stmt_1 0.644205 2.760036 -1.008923 -0.479333 -2.764100 -1.154689 3.180730 2.593218 0.577839 -0.758085 0.529332 0.719603 -3.440215 0.136037 -2.316499 2.010674 -4.094310 4.130186 -0.906614 0.013429
wb_dma_ch_rf/input_de_txsz_we -1.297509 -1.406160 -0.589791 1.979267 -3.250796 -1.178764 1.591805 1.878032 -0.848096 -1.237954 -1.403284 1.440231 -0.816125 -0.281620 0.818802 2.042634 -3.915606 3.881949 0.190941 -1.697804
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_wb_if/input_wb_addr_i -0.751865 -3.761963 1.112146 2.866142 4.453376 4.121134 -1.345793 -3.562717 -1.484978 1.761515 0.688187 2.141593 4.935853 -0.168533 4.535169 3.805501 -1.253383 -0.859868 1.760720 -2.770236
wb_dma_ch_sel/always_7/stmt_1 -1.054122 -1.992516 0.016260 1.938331 -2.463389 -0.178966 0.753618 1.981601 0.552096 -1.236408 -2.464942 -0.747705 -2.784166 1.162265 -1.987672 -1.352503 -2.459836 -0.860393 0.504971 -1.433506
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -0.229239 2.636210 -2.226698 1.351581 1.042805 2.147930 0.973081 -3.320309 0.992234 2.932904 0.258691 -3.620738 0.770906 0.689650 -0.498332 -4.644165 0.125672 -3.404581 -0.758649 0.997272
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 -2.221068 -1.701906 2.637170 1.601506 -2.476258 1.793813 2.290632 -0.204737 -0.310112 -4.135563 -3.945429 0.090302 -1.246615 -1.074939 2.275800 -0.556127 -1.532225 -3.302750 0.675340 -0.700453
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_ch_rf/always_4/if_1/block_1 -2.613786 -2.910336 0.740580 -0.278766 -0.238098 -1.148813 -2.566397 3.335558 1.361645 1.993132 2.715208 -2.694066 -2.243177 0.092404 -1.365340 0.988495 1.877896 0.497235 2.557880 -0.354277
wb_dma_de/reg_dma_abort_r -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_sel/input_ch2_txsz -1.054122 -1.992516 0.016260 1.938331 -2.463389 -0.178966 0.753618 1.981601 0.552096 -1.236408 -2.464942 -0.747705 -2.784166 1.162265 -1.987672 -1.352503 -2.459836 -0.860393 0.504971 -1.433506
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_sel/input_ch5_csr 0.033207 1.494637 0.248419 0.312015 -0.098291 0.715607 3.343667 -1.174375 0.254345 -2.039836 -2.563252 1.278707 0.157642 0.965166 0.666443 -3.912083 -0.294574 0.979658 -1.779297 1.765554
wb_dma_ch_sel/assign_150_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -1.679694 -2.124103 -1.041619 2.407544 1.322441 -1.400743 -0.249460 0.844993 0.333444 0.946775 0.761528 -0.703401 3.715623 0.106264 -0.431380 -1.587879 0.732850 0.260277 2.377942 0.094682
wb_dma_ch_sel/assign_155_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_sel/always_43/case_1/stmt_4 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_sel/always_43/case_1/stmt_3 -1.054122 -1.992516 0.016260 1.938331 -2.463389 -0.178966 0.753618 1.981601 0.552096 -1.236408 -2.464942 -0.747705 -2.784166 1.162265 -1.987672 -1.352503 -2.459836 -0.860393 0.504971 -1.433506
wb_dma_ch_sel/always_43/case_1/stmt_2 -0.781718 -1.105214 -0.216267 1.985607 -1.753054 0.776372 0.523323 0.764111 -0.505040 -0.704291 -2.576450 0.102302 -3.283954 0.383739 -1.539676 1.602279 -2.200189 -3.160447 0.525228 -1.775656
wb_dma_ch_sel/always_43/case_1/stmt_1 0.268419 -0.871442 -1.275200 1.463090 -1.946378 -1.432605 3.492128 1.140552 -0.013702 -1.715814 -1.587842 0.605194 -3.068830 1.093331 -2.103180 0.112907 -3.440983 2.978917 -0.244405 -1.075387
wb_dma_de/always_19/stmt_1/expr_1 1.957723 1.791003 -2.629485 5.975412 -1.728536 -0.284802 -1.645517 -0.496853 2.001572 0.815669 0.832909 -1.399921 1.960873 -3.007482 3.391183 -2.753210 0.459683 -2.056605 2.440028 2.162402
wb_dma_ch_rf/wire_ch_err_we -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -1.232285 1.942442 0.035940 -0.349181 1.156950 -1.213818 -1.150986 1.918514 1.032111 0.659253 2.946975 -0.416485 2.527526 -3.010420 -1.295511 2.783596 0.874547 -2.285840 3.463125 -0.256826
wb_dma_rf/wire_ch1_adr1 -0.653270 1.329510 0.752252 0.326517 -1.314476 -0.054622 -0.777169 3.356726 1.458003 0.623462 0.571071 -0.788565 -1.746330 0.419948 -0.307635 0.437839 -1.284748 -2.003596 -0.297270 1.787079
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -2.871723 -2.890392 2.362190 -4.229041 2.158390 -3.572708 6.732542 -0.456524 0.114936 -3.182706 0.670340 -1.004803 2.179344 2.140880 1.015764 0.743190 -1.319406 -2.859929 -1.860427 2.635107
assert_wb_dma_wb_if/input_pt_sel_i -2.681150 -0.144684 0.361724 1.084920 -2.042870 0.117046 -1.869478 2.576174 -0.400992 1.371116 -0.508996 -0.531398 -2.762407 -0.731438 0.136753 1.581682 2.006931 -1.646045 0.458254 0.670232
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -3.037962 1.488647 0.518425 2.851807 -2.202987 0.608799 0.642097 1.891660 0.229056 -0.998162 -2.365672 1.347922 3.706668 -2.116889 3.110786 -3.138061 0.599640 -0.115023 0.966960 2.435076
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_rf/input_paused -1.596494 -1.861081 -2.361717 2.219218 -0.442547 -1.564065 1.119433 -0.468074 -0.990351 2.009545 1.557716 -2.757736 -0.518593 -0.939520 -0.191386 2.042301 -0.400873 0.322115 1.485416 -0.833054
wb_dma/wire_mast0_adr -1.727048 -2.675956 -2.410884 0.148351 -3.160973 -3.072165 -0.545274 1.847889 0.960283 3.164039 1.062671 -2.441745 -0.425550 2.242562 0.604246 -2.612731 -2.158303 2.095358 -1.674787 0.537653
wb_dma_ch_pri_enc/inst_u8 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/assign_148_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -1.280562 -0.387252 -0.798969 1.000626 -0.394263 -1.828774 1.601141 1.635783 -1.095842 -0.146488 0.459168 1.532270 0.911725 -0.944800 0.164704 2.832896 -0.884999 2.810698 0.856543 0.088507
wb_dma_ch_arb/always_2/block_1 0.378189 2.891563 1.457255 0.998859 0.405132 2.319736 -0.530866 0.772612 1.617554 -1.105053 -2.912608 0.573364 1.747070 2.076710 0.451723 -4.694794 -1.216302 -4.295751 -1.672038 2.555351
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 -1.069075 0.124113 -0.167495 1.408071 -2.431558 -1.207438 3.492541 2.174682 -0.161079 -2.579608 -2.498968 0.592549 -1.361873 0.246580 -1.553832 -0.739100 -2.720723 1.263856 -0.061224 0.162135
wb_dma_ch_sel/always_40/case_1/cond 0.234790 0.466349 1.911185 0.524281 0.780236 -0.565445 1.073428 2.809024 2.728257 -2.256593 0.660935 -3.375902 -1.434144 0.183031 -2.807459 -0.909337 -1.852630 -4.061065 1.670111 0.633494
wb_dma_ch_rf/assign_22_ch_err_we -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_ch_rf/wire_pointer -2.152449 -1.196491 4.110649 -0.353347 3.273916 1.650691 1.461559 2.574050 1.287026 -1.254010 1.110441 -5.580692 -1.752427 1.504889 -2.313778 0.801085 -2.315363 -1.107471 0.713865 -0.703159
wb_dma_ch_pri_enc/always_2/if_1/if_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/wire_pri19_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/assign_5_pri1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_rf/inst_u26 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_rf/inst_u27 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_de/always_23/block_1/case_1/block_10 -0.025945 -4.244368 -2.171895 4.023521 -0.377803 -0.036134 -0.085196 -0.615682 0.792729 0.714960 -1.541797 -0.492717 -1.309455 2.398455 -1.933352 -2.818127 -2.067440 1.146908 1.493608 -3.106309
wb_dma_de/always_23/block_1/case_1/block_11 -1.737695 -3.755692 -0.594821 3.278174 -2.549582 0.488896 -0.786242 0.357778 0.322395 -0.403767 -3.162453 -0.703954 0.149904 1.406337 -0.653047 -4.356213 -1.354580 0.001316 1.048159 -2.389758
wb_dma_rf/inst_u22 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_rf/inst_u23 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_rf/inst_u20 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_de/assign_86_de_ack 0.541436 -3.320850 -0.771840 3.041001 0.786912 -0.182616 0.386689 -0.528949 1.968876 -1.070048 -0.861713 -1.895082 -1.191849 1.151322 -2.752853 -3.533513 -1.375901 -0.033503 2.597838 -3.058022
wb_dma_rf/inst_u28 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_rf/inst_u29 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_sel/always_1/stmt_1 0.541436 -3.320850 -0.771840 3.041001 0.786912 -0.182616 0.386689 -0.528949 1.968876 -1.070048 -0.861713 -1.895082 -1.191849 1.151322 -2.752853 -3.533513 -1.375901 -0.033503 2.597838 -3.058022
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -0.185223 0.131206 -0.446955 0.695265 -3.193639 -1.676438 1.978029 2.341054 -0.078598 -1.604860 -0.289054 -0.107811 -3.700377 -1.462798 -1.563078 2.131483 -1.955725 2.064207 0.749278 -0.865494
wb_dma_ch_sel/assign_142_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_rf/inst_check_wb_dma_rf 1.288862 -2.748724 -0.665129 2.267797 1.834965 -0.701395 -2.756402 2.271946 0.962173 1.735934 1.335195 1.939454 -0.509870 2.452116 -0.407546 2.443486 -1.188069 -0.771552 1.096282 -0.116383
wb_dma_rf/reg_wb_rf_dout 0.984381 -1.298520 0.937165 0.487270 1.670778 0.337293 -0.034752 2.742445 -2.390070 1.722333 3.398151 -1.261653 0.029073 -0.597993 0.122219 4.807802 0.688840 1.328247 0.028692 3.347468
wb_dma/input_dma_req_i 0.541436 -3.320850 -0.771840 3.041001 0.786912 -0.182616 0.386689 -0.528949 1.968876 -1.070048 -0.861713 -1.895082 -1.191849 1.151322 -2.752853 -3.533513 -1.375901 -0.033503 2.597838 -3.058022
wb_dma_de/input_am1 1.047547 0.269897 -2.181918 3.599066 0.773735 -1.500375 0.813172 1.143319 1.755549 1.552370 1.848948 -0.555628 -2.211691 -0.094330 -0.044370 -0.565405 0.836661 -0.240770 1.250376 2.636299
wb_dma_de/input_am0 -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma_ch_sel/reg_next_start 0.495747 0.918842 -3.358201 3.430435 1.677396 0.099498 4.698383 -2.684204 -1.311090 0.569149 -0.436711 0.636004 -1.859669 0.322156 -1.585333 1.510579 -0.498179 0.129598 0.629878 0.476133
wb_dma_ch_sel/input_ch4_csr 0.033207 1.494637 0.248419 0.312015 -0.098291 0.715607 3.343667 -1.174375 0.254345 -2.039836 -2.563252 1.278707 0.157642 0.965166 0.666443 -3.912083 -0.294574 0.979658 -1.779297 1.765554
wb_dma_ch_sel/assign_107_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma/wire_next_ch 1.466017 0.073323 -1.555508 2.992984 1.539831 -0.199662 3.642676 -1.739009 0.174959 -2.166235 -2.023321 1.154424 -1.067699 0.124481 -2.221276 -1.703658 0.058706 -0.901976 1.389980 -0.074863
wb_dma_rf/wire_ch2_txsz -1.054122 -1.992516 0.016260 1.938331 -2.463389 -0.178966 0.753618 1.981601 0.552096 -1.236408 -2.464942 -0.747705 -2.784166 1.162265 -1.987672 -1.352503 -2.459836 -0.860393 0.504971 -1.433506
wb_dma_ch_rf/wire_ch_am0 -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma_ch_rf/wire_ch_am1 2.767479 -0.464966 -1.569186 3.344100 2.281040 -1.445576 -0.943656 1.782080 1.659394 1.359798 2.372267 0.915271 -1.910246 0.450257 -0.472414 1.226077 1.069662 -0.577826 1.586632 2.272554
wb_dma/wire_ch6_csr 0.033207 1.494637 0.248419 0.312015 -0.098291 0.715607 3.343667 -1.174375 0.254345 -2.039836 -2.563252 1.278707 0.157642 0.965166 0.666443 -3.912083 -0.294574 0.979658 -1.779297 1.765554
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_de/input_csr -3.397937 -2.527324 3.442603 2.883471 -0.285487 3.061677 3.896684 -1.904445 0.622573 -3.697690 -1.177694 -0.389485 0.878117 -1.317127 5.371531 -0.757098 -0.134453 -1.856701 2.056973 0.874486
wb_dma_de/reg_read -0.844240 0.783587 -0.595551 1.913036 -1.215278 0.027223 3.195609 0.569357 -1.239859 -1.926587 -3.026959 1.492245 -1.228414 -0.057114 -1.358090 1.697918 -2.620306 -1.746054 0.069023 -0.388229
wb_dma/input_wb1_cyc_i -2.681150 -0.144684 0.361724 1.084920 -2.042870 0.117046 -1.869478 2.576174 -0.400992 1.371116 -0.508996 -0.531398 -2.762407 -0.731438 0.136753 1.581682 2.006931 -1.646045 0.458254 0.670232
wb_dma_ch_rf/wire_ch_adr0_we -2.704725 -1.143062 0.637226 0.868694 2.277419 -0.842991 0.660005 1.143488 1.035843 0.361793 2.320466 -1.337535 3.599752 -0.911550 -0.455446 -2.763124 3.988342 0.727326 3.136107 2.076743
wb_dma_ch_sel/assign_140_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_rf/wire_ch3_txsz -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_rf/input_wb_rf_din -3.796947 -4.391772 0.550550 1.111864 3.274787 0.599997 0.581206 -1.735774 0.846919 1.088084 1.192787 -0.492515 2.438697 3.653759 2.315428 -0.289302 -3.728528 4.515913 0.410085 -3.273747
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -2.704725 -1.143062 0.637226 0.868694 2.277419 -0.842991 0.660005 1.143488 1.035843 0.361793 2.320466 -1.337535 3.599752 -0.911550 -0.455446 -2.763124 3.988342 0.727326 3.136107 2.076743
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_pri_enc_sub/reg_pri_out_d1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_rf/always_19/if_1/block_1 -0.726923 -0.111905 -0.970256 0.615423 -0.495073 -2.298770 1.871738 1.939048 -0.667026 -0.367308 0.859446 0.680709 -1.166513 -1.435474 -1.583066 2.765786 0.016966 2.316929 1.361097 -0.029424
wb_dma_ch_rf/always_2 0.234790 0.466349 1.911185 0.524281 0.780236 -0.565445 1.073428 2.809024 2.728257 -2.256593 0.660935 -3.375902 -1.434144 0.183031 -2.807459 -0.909337 -1.852630 -4.061065 1.670111 0.633494
wb_dma_ch_rf/always_1 -0.315974 -1.881477 -2.377508 1.937321 1.522694 -3.629610 1.689685 0.895582 -0.231846 -0.081572 1.133419 -0.091487 1.954129 -0.936622 -3.258338 -0.735750 1.413061 3.669221 2.937616 -0.914527
wb_dma_ch_sel/always_9/stmt_1 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_rf/always_6 -0.846090 1.974496 -0.743370 1.571113 0.147230 2.442716 1.687333 -3.473569 1.099429 1.293294 0.167579 -3.953929 0.575770 -0.073695 1.822119 -3.677516 -0.478861 -3.651124 -0.574298 1.109129
wb_dma_ch_rf/always_5 -0.996544 -2.371118 0.492258 0.089043 -1.353201 -1.182110 -3.036228 3.488805 1.804496 1.020436 1.001835 -0.753015 -2.038399 0.954885 -1.141896 -0.281090 0.422084 -0.793609 1.448047 -0.133018
wb_dma_ch_rf/always_4 -2.613786 -2.910336 0.740580 -0.278766 -0.238098 -1.148813 -2.566397 3.335558 1.361645 1.993132 2.715208 -2.694066 -2.243177 0.092404 -1.365340 0.988495 1.877896 0.497235 2.557880 -0.354277
wb_dma_ch_rf/always_9 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_rf/always_8 -0.376048 3.734941 -0.561018 -1.477504 0.624101 -2.310103 0.636290 2.372435 0.599203 -0.576437 2.439003 1.342646 1.914583 -3.444682 -2.911206 3.144383 0.259961 0.494123 2.846967 -0.413364
assert_wb_dma_rf/input_wb_rf_dout 1.288862 -2.748724 -0.665129 2.267797 1.834965 -0.701395 -2.756402 2.271946 0.962173 1.735934 1.335195 1.939454 -0.509870 2.452116 -0.407546 2.443486 -1.188069 -0.771552 1.096282 -0.116383
wb_dma/wire_wb1_addr_o -2.777085 0.282072 0.912000 1.879564 -2.330417 0.344061 -1.530483 3.055098 1.012288 1.030095 -0.303793 0.508591 0.731119 -1.049848 3.959055 -1.050391 0.318915 -0.335481 0.073372 2.617127
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_wb_slv/always_3/stmt_1/expr_1 2.277380 -0.298398 1.440345 0.180027 2.392325 1.990758 -2.144009 -1.176335 3.726307 -1.419016 -0.003046 3.042115 2.513594 3.156916 1.850567 -4.073967 -1.290290 -3.133179 0.476777 0.921235
wb_dma_ch_sel/assign_154_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 2.277380 -0.298398 1.440345 0.180027 2.392325 1.990758 -2.144009 -1.176335 3.726307 -1.419016 -0.003046 3.042115 2.513594 3.156916 1.850567 -4.073967 -1.290290 -3.133179 0.476777 0.921235
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -1.963353 -1.850023 -2.267499 3.375630 1.396344 -0.526994 -0.948091 -0.614948 -1.906970 2.929825 -0.805343 2.824430 4.863598 1.429448 2.876956 2.424709 -1.239614 -1.417427 -0.040327 0.280405
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_wb_slv/reg_slv_dout -3.735913 -5.652438 0.537534 1.756547 2.734061 1.231312 -0.261060 -2.548045 0.564834 1.085540 0.687650 -1.040366 4.248336 3.577713 3.439024 -1.418868 -3.182259 2.770720 1.015991 -3.097599
wb_dma_ch_pri_enc/always_2 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/always_4 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma/inst_u3 1.253899 0.545858 0.906870 -0.038336 1.055858 3.133156 -2.093830 -2.333723 0.808079 0.484866 -0.136456 -0.497999 2.332549 2.412432 1.536992 -1.462576 -1.549408 -3.418688 -0.928323 -0.104065
wb_dma_wb_slv/always_1/stmt_1 -2.199545 -3.808995 1.676957 3.651186 5.099058 4.021472 -0.647039 -3.309858 -0.320240 0.584550 0.795568 2.533432 3.277066 1.336260 4.741523 2.925127 -0.552002 -0.012670 2.518659 -2.173300
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_rf/wire_ch0_am0 -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_wb_mast/wire_mast_drdy -5.391313 -2.439226 -2.471419 -0.998013 -3.494834 -0.272780 3.787514 -2.505411 -1.913749 1.849674 -3.172823 -1.385937 -0.573594 1.605070 -0.356298 -3.347755 0.580974 -2.746782 -1.593026 0.158515
wb_dma_wb_if/wire_mast_pt_out -0.953173 -1.753162 -0.499098 0.475277 -1.879358 -0.864689 -2.408411 2.214092 -0.644100 1.587203 0.110807 -1.106492 0.210757 -0.902401 -0.818758 2.594010 -1.785092 -1.736243 0.928022 -1.990354
wb_dma_ch_sel/assign_95_valid/expr_1 -1.197196 -0.360435 -3.026409 1.160515 1.865533 -1.011604 6.215744 -2.472461 -0.466564 0.372679 -1.100901 4.524994 2.264403 2.946344 0.265166 -2.378646 -0.365599 3.282410 -1.133509 2.283491
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -1.593303 1.042087 0.484737 0.419047 -0.545540 0.417498 -0.932743 2.703277 0.811916 0.478958 -2.743793 1.248768 3.509659 3.453322 0.231954 -4.118039 -2.661978 -1.407751 -2.326725 2.008339
wb_dma/constraint_slv0_din -0.318485 -2.689949 -2.329342 2.144467 2.039899 -2.648290 0.343515 -0.448321 -0.166488 0.981492 2.718552 -1.104628 1.718729 -0.210058 -1.258034 3.295092 -0.682735 -0.082154 3.440498 -1.549196
wb_dma_de/always_4/if_1/if_1 -1.443969 1.141757 -1.288023 2.362190 0.530984 -0.641376 3.613878 0.855035 -1.584024 -0.881009 -1.812520 2.104728 0.655611 -0.034149 -1.401713 3.005820 -2.132729 -1.661675 0.694803 0.577863
wb_dma_rf/always_2 -0.456897 -2.204417 0.391810 1.353460 3.620116 -0.994871 2.856685 -2.094638 -2.649030 -2.997101 -1.201078 -2.050884 3.876357 -0.044639 -1.442563 2.077362 -0.302610 -2.315211 1.969495 -1.045343
wb_dma_rf/inst_u24 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_rf/always_1 0.984381 -1.298520 0.937165 0.487270 1.670778 0.337293 -0.034752 2.742445 -2.390070 1.722333 3.398151 -1.261653 0.029073 -0.597993 0.122219 4.807802 0.688840 1.328247 0.028692 3.347468
wb_dma_ch_sel/always_38 1.230104 1.095107 -3.627001 3.191364 1.696803 -0.541717 4.188529 -2.637290 -1.658021 0.542454 -0.992275 1.354297 0.163472 1.290833 -0.815056 1.341547 -2.190041 0.749758 -0.686398 0.455970
wb_dma_ch_sel/always_39 -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_ch_sel/always_37 0.085520 5.025132 0.893436 0.086573 3.463441 2.933927 2.711203 -1.574815 1.942182 -2.182056 -0.679040 1.341829 2.058547 -1.467177 -3.243242 -3.154238 1.107959 -2.063735 2.524709 0.012011
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -2.425288 3.332259 2.175721 1.200202 -0.364755 3.768764 5.129129 -0.040395 0.337094 -1.641482 0.188797 2.222018 -2.701280 -0.141662 2.862349 1.446390 0.480685 -1.025088 -0.208347 4.796346
wb_dma_rf/inst_u21 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_rf/wire_ch3_adr0 -1.462813 1.080688 0.379507 0.793036 -0.001406 -0.345178 -2.140946 2.484391 1.229670 0.960718 1.301983 -1.855567 1.924813 -1.578672 -1.117124 -1.956277 2.932179 -3.311939 2.444263 2.023328
wb_dma_ch_rf/input_dma_busy -0.376048 3.734941 -0.561018 -1.477504 0.624101 -2.310103 0.636290 2.372435 0.599203 -0.576437 2.439003 1.342646 1.914583 -3.444682 -2.911206 3.144383 0.259961 0.494123 2.846967 -0.413364
wb_dma_ch_sel/assign_134_req_p0 -1.334942 2.845458 -0.124463 -1.157303 -0.071922 -0.830583 0.624350 2.764230 -0.461320 -0.184399 -2.698669 2.464332 4.664638 2.544392 -1.389015 -2.938766 -2.292289 0.902832 -2.607149 1.973793
wb_dma/wire_wb0m_data_o -3.869697 0.271325 -0.118240 0.272691 -0.776902 0.243852 -2.850589 2.765156 0.988069 4.235278 3.936839 0.183226 1.336761 -1.995300 3.216279 2.450270 0.256127 -1.327474 1.643836 1.442756
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma_ch_rf/always_6/if_1 -0.846090 1.974496 -0.743370 1.571113 0.147230 2.442716 1.687333 -3.473569 1.099429 1.293294 0.167579 -3.953929 0.575770 -0.073695 1.822119 -3.677516 -0.478861 -3.651124 -0.574298 1.109129
wb_dma 1.625273 1.218439 0.223101 -1.641145 0.371308 0.758180 0.854428 -2.425132 -0.295483 -0.918855 -0.264168 0.481147 0.065660 -0.014374 0.760321 -0.969867 0.327271 1.507809 -1.477251 -0.100389
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 -0.501196 2.930144 0.040609 0.470484 -1.289258 0.621478 2.532124 1.458931 -0.521388 -1.352882 -2.481588 1.652673 -1.540628 0.477176 -1.358683 1.126211 -2.445360 -2.099019 -1.208381 1.160795
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -0.726923 -0.111905 -0.970256 0.615423 -0.495073 -2.298770 1.871738 1.939048 -0.667026 -0.367308 0.859446 0.680709 -1.166513 -1.435474 -1.583066 2.765786 0.016966 2.316929 1.361097 -0.029424
assert_wb_dma_rf/input_wb_rf_adr 1.288862 -2.748724 -0.665129 2.267797 1.834965 -0.701395 -2.756402 2.271946 0.962173 1.735934 1.335195 1.939454 -0.509870 2.452116 -0.407546 2.443486 -1.188069 -0.771552 1.096282 -0.116383
wb_dma_ch_rf/always_6/if_1/if_1 -0.846090 1.974496 -0.743370 1.571113 0.147230 2.442716 1.687333 -3.473569 1.099429 1.293294 0.167579 -3.953929 0.575770 -0.073695 1.822119 -3.677516 -0.478861 -3.651124 -0.574298 1.109129
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_arb/wire_gnt 0.378189 2.891563 1.457255 0.998859 0.405132 2.319736 -0.530866 0.772612 1.617554 -1.105053 -2.912608 0.573364 1.747070 2.076710 0.451723 -4.694794 -1.216302 -4.295751 -1.672038 2.555351
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -1.596494 -1.861081 -2.361717 2.219218 -0.442547 -1.564065 1.119433 -0.468074 -0.990351 2.009545 1.557716 -2.757736 -0.518593 -0.939520 -0.191386 2.042301 -0.400873 0.322115 1.485416 -0.833054
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_rf/always_1/case_1/cond 0.984381 -1.298520 0.937165 0.487270 1.670778 0.337293 -0.034752 2.742445 -2.390070 1.722333 3.398151 -1.261653 0.029073 -0.597993 0.122219 4.807802 0.688840 1.328247 0.028692 3.347468
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_wb_slv/assign_4/expr_1 -2.338700 -1.028512 0.102040 -0.685708 -2.257239 -0.033129 -3.048153 2.797588 0.611936 3.836045 3.038696 -1.646772 2.976841 -2.426366 2.429577 0.952865 -1.832451 -1.953875 0.777725 0.113170
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond -1.054122 -1.992516 0.016260 1.938331 -2.463389 -0.178966 0.753618 1.981601 0.552096 -1.236408 -2.464942 -0.747705 -2.784166 1.162265 -1.987672 -1.352503 -2.459836 -0.860393 0.504971 -1.433506
wb_dma_de/always_3/if_1/stmt_1 -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_ch_sel/assign_104_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_ch_rf/always_9/stmt_1 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_wb_if/input_mast_adr -1.668031 -0.487835 -0.463663 1.662763 -2.068143 -1.184100 -2.217060 3.090454 0.753689 2.287616 0.194163 0.448671 1.559093 0.990308 3.496026 -1.083736 -1.007229 1.094902 -1.326061 2.489236
assert_wb_dma_ch_arb/input_req -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_wb_if/input_wbm_data_i -3.735913 -5.652438 0.537534 1.756547 2.734061 1.231312 -0.261060 -2.548045 0.564834 1.085540 0.687650 -1.040366 4.248336 3.577713 3.439024 -1.418868 -3.182259 2.770720 1.015991 -3.097599
wb_dma_de/wire_tsz_cnt_is_0_d -0.501196 2.930144 0.040609 0.470484 -1.289258 0.621478 2.532124 1.458931 -0.521388 -1.352882 -2.481588 1.652673 -1.540628 0.477176 -1.358683 1.126211 -2.445360 -2.099019 -1.208381 1.160795
wb_dma/wire_dma_err -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_sel_checker/input_ch_sel_r -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_sel/assign_119_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_inc30r/input_in -0.728297 0.283014 -0.076944 2.115950 2.854020 0.557545 -1.742975 2.635561 3.471176 3.402580 2.460279 -2.357041 -1.146171 2.133236 -1.513783 -4.005037 2.044327 -2.376316 0.944562 3.200137
wb_dma_ch_pri_enc/inst_u15 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u14 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u17 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_de/wire_dma_err -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_pri_enc/inst_u11 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u10 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u13 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u12 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u19 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u18 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/assign_110_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_rf/inst_u30 -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -0.004339 -3.961972 -2.420003 3.141658 2.262587 -0.848751 0.286361 -0.597995 1.119857 1.604349 0.214352 -0.541764 -0.123884 2.712510 -2.950147 -2.177328 -0.765701 0.537892 2.047125 -2.106770
wb_dma_ch_pri_enc/wire_pri6_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_rf/assign_6_csr_we 0.212473 -1.280790 1.439985 0.354564 3.458844 -0.805328 1.649777 -0.206241 -0.831940 -3.879559 -1.413042 1.132644 4.218295 -0.230529 -2.304947 0.863743 -0.228171 -1.512714 2.580543 -1.360275
wb_dma_de/assign_82_rd_ack -0.844240 0.783587 -0.595551 1.913036 -1.215278 0.027223 3.195609 0.569357 -1.239859 -1.926587 -3.026959 1.492245 -1.228414 -0.057114 -1.358090 1.697918 -2.620306 -1.746054 0.069023 -0.388229
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 -0.458557 -1.880801 0.894202 1.284361 0.894714 -0.733556 0.444416 1.253166 1.479793 -1.872200 -0.179078 -2.784230 -0.620607 -0.532112 -3.118904 -1.587208 0.159793 -2.771076 2.999561 -1.329663
wb_dma_ch_sel/assign_96_valid 0.280482 -3.637371 -1.865646 0.641924 4.392160 -4.526530 4.711704 -2.343340 1.532821 -0.862369 -0.600173 1.584671 3.214553 1.497004 2.206677 -2.418601 -0.274757 -1.420234 -0.574083 1.669112
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_de/reg_next_ch 1.466017 0.073323 -1.555508 2.992984 1.539831 -0.199662 3.642676 -1.739009 0.174959 -2.166235 -2.023321 1.154424 -1.067699 0.124481 -2.221276 -1.703658 0.058706 -0.901976 1.389980 -0.074863
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 -0.458557 -1.880801 0.894202 1.284361 0.894714 -0.733556 0.444416 1.253166 1.479793 -1.872200 -0.179078 -2.784230 -0.620607 -0.532112 -3.118904 -1.587208 0.159793 -2.771076 2.999561 -1.329663
wb_dma_ch_rf/assign_24_ch_txsz_dewe -1.297509 -1.406160 -0.589791 1.979267 -3.250796 -1.178764 1.591805 1.878032 -0.848096 -1.237954 -1.403284 1.440231 -0.816125 -0.281620 0.818802 2.042634 -3.915606 3.881949 0.190941 -1.697804
assert_wb_dma_ch_arb -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma/wire_csr -3.095496 -0.492934 3.155842 0.918237 -0.367518 0.793654 4.432108 -0.472526 -0.813378 -5.156199 -3.615372 2.122658 0.427925 -3.303477 3.543275 -0.755263 1.152057 1.148816 0.867833 0.346112
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_wb_if/input_mast_din -1.628700 -2.243918 1.456652 1.720841 -3.642158 0.431070 0.899615 1.585029 1.111712 -1.598055 -0.298977 -0.747660 -3.068831 -0.525470 2.689710 0.461342 -2.513554 0.747988 0.661997 -0.419553
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -1.679694 -2.124103 -1.041619 2.407544 1.322441 -1.400743 -0.249460 0.844993 0.333444 0.946775 0.761528 -0.703401 3.715623 0.106264 -0.431380 -1.587879 0.732850 0.260277 2.377942 0.094682
wb_dma_ch_rf/reg_sw_pointer_r 4.582339 -1.227696 -1.903604 3.324046 2.409018 -1.126828 0.803798 -1.175233 -0.065640 -2.131544 -2.627533 3.374579 0.363515 1.752777 -1.783397 -1.159667 -0.865905 -0.788877 0.335961 -0.399612
wb_dma_ch_sel/assign_142_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_rf 1.567880 1.752053 -0.412110 -0.562186 3.481210 0.545016 2.122466 -2.107837 1.254960 -0.376479 0.907496 2.501510 1.337289 1.994733 0.712473 -2.027491 0.349810 2.349140 -0.787864 2.010404
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -0.357423 1.023391 0.208272 0.493110 0.179895 -1.304117 1.106165 3.116931 0.254516 0.561616 2.587330 0.030012 -1.830215 -2.454028 -0.610600 2.359510 3.034657 0.167393 1.697192 3.393325
wb_dma_de/reg_chunk_cnt -1.443969 1.141757 -1.288023 2.362190 0.530984 -0.641376 3.613878 0.855035 -1.584024 -0.881009 -1.812520 2.104728 0.655611 -0.034149 -1.401713 3.005820 -2.132729 -1.661675 0.694803 0.577863
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -2.425288 3.332259 2.175721 1.200202 -0.364755 3.768764 5.129129 -0.040395 0.337094 -1.641482 0.188797 2.222018 -2.701280 -0.141662 2.862349 1.446390 0.480685 -1.025088 -0.208347 4.796346
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -1.202244 3.657810 2.649092 0.649881 -0.029632 2.739784 4.242517 0.813228 0.385262 -2.017282 -0.156712 2.548059 -1.578860 0.642538 4.008137 1.830256 -1.235132 -0.917250 -1.906458 5.302969
wb_dma/input_wb0m_data_i -3.735913 -5.652438 0.537534 1.756547 2.734061 1.231312 -0.261060 -2.548045 0.564834 1.085540 0.687650 -1.040366 4.248336 3.577713 3.439024 -1.418868 -3.182259 2.770720 1.015991 -3.097599
wb_dma_de/always_15/stmt_1 -1.069075 0.124113 -0.167495 1.408071 -2.431558 -1.207438 3.492541 2.174682 -0.161079 -2.579608 -2.498968 0.592549 -1.361873 0.246580 -1.553832 -0.739100 -2.720723 1.263856 -0.061224 0.162135
wb_dma/wire_ch7_csr 0.033207 1.494637 0.248419 0.312015 -0.098291 0.715607 3.343667 -1.174375 0.254345 -2.039836 -2.563252 1.278707 0.157642 0.965166 0.666443 -3.912083 -0.294574 0.979658 -1.779297 1.765554
wb_dma/input_wb0_ack_i -1.151613 -4.152579 -0.131468 1.205367 -2.567362 0.729045 2.352368 -2.723912 0.808738 -1.914802 -2.295945 -2.862380 -2.093228 1.452267 -0.385328 -4.035574 -1.686547 -3.036778 0.649760 -2.266847
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.687230 0.031815 -0.919311 1.901916 -0.846927 -0.791213 -0.368144 1.739417 -0.038344 1.382014 -0.860815 1.696001 4.216628 1.657770 2.892857 -1.632167 -1.959432 1.156479 -1.322142 2.275107
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -3.584492 -1.517534 -0.053130 2.689204 -0.795621 -0.486846 1.621540 2.086917 -1.253124 0.081249 -0.791417 2.060129 3.054154 0.312744 2.529217 2.404067 -2.480529 1.326758 0.724112 0.770156
wb_dma_ch_sel/assign_125_de_start 1.230104 1.095107 -3.627001 3.191364 1.696803 -0.541717 4.188529 -2.637290 -1.658021 0.542454 -0.992275 1.354297 0.163472 1.290833 -0.815056 1.341547 -2.190041 0.749758 -0.686398 0.455970
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 -0.458557 -1.880801 0.894202 1.284361 0.894714 -0.733556 0.444416 1.253166 1.479793 -1.872200 -0.179078 -2.784230 -0.620607 -0.532112 -3.118904 -1.587208 0.159793 -2.771076 2.999561 -1.329663
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -1.232285 1.942442 0.035940 -0.349181 1.156950 -1.213818 -1.150986 1.918514 1.032111 0.659253 2.946975 -0.416485 2.527526 -3.010420 -1.295511 2.783596 0.874547 -2.285840 3.463125 -0.256826
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -0.025945 -4.244368 -2.171895 4.023521 -0.377803 -0.036134 -0.085196 -0.615682 0.792729 0.714960 -1.541797 -0.492717 -1.309455 2.398455 -1.933352 -2.818127 -2.067440 1.146908 1.493608 -3.106309
wb_dma_ch_sel/assign_121_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_inc30r -1.577648 2.144716 0.399909 1.762083 -0.458117 -0.038348 -0.798175 2.878289 3.086026 1.797808 1.472122 -0.103144 -1.641436 -0.463211 2.466925 -2.811568 2.899497 -1.561205 0.163017 4.868094
wb_dma_ch_sel/always_45/case_1 0.438490 0.684010 -1.082519 0.332114 -0.701090 -1.354625 -1.762225 3.196327 1.152336 2.560750 0.880419 -0.332028 0.060126 3.120307 -0.403559 0.341141 -3.733361 -0.598239 -2.151742 1.461564
wb_dma_ch_sel/assign_117_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -0.025945 -4.244368 -2.171895 4.023521 -0.377803 -0.036134 -0.085196 -0.615682 0.792729 0.714960 -1.541797 -0.492717 -1.309455 2.398455 -1.933352 -2.818127 -2.067440 1.146908 1.493608 -3.106309
wb_dma/wire_ch3_adr0 -1.462813 1.080688 0.379507 0.793036 -0.001406 -0.345178 -2.140946 2.484391 1.229670 0.960718 1.301983 -1.855567 1.924813 -1.578672 -1.117124 -1.956277 2.932179 -3.311939 2.444263 2.023328
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_de/always_6/if_1/if_1/cond -0.698399 1.156100 -0.874280 0.894408 -3.752126 -1.785231 2.847563 2.292311 -0.642498 -1.590654 -1.419505 1.197502 -1.475180 -1.100983 -0.086440 0.676215 -2.150106 3.137030 -0.539883 0.718572
wb_dma/wire_mast1_pt_out -0.953173 -1.753162 -0.499098 0.475277 -1.879358 -0.864689 -2.408411 2.214092 -0.644100 1.587203 0.110807 -1.106492 0.210757 -0.902401 -0.818758 2.594010 -1.785092 -1.736243 0.928022 -1.990354
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -1.679694 -2.124103 -1.041619 2.407544 1.322441 -1.400743 -0.249460 0.844993 0.333444 0.946775 0.761528 -0.703401 3.715623 0.106264 -0.431380 -1.587879 0.732850 0.260277 2.377942 0.094682
wb_dma_ch_sel/always_48 0.378189 2.891563 1.457255 0.998859 0.405132 2.319736 -0.530866 0.772612 1.617554 -1.105053 -2.912608 0.573364 1.747070 2.076710 0.451723 -4.694794 -1.216302 -4.295751 -1.672038 2.555351
wb_dma_ch_sel/always_43 -0.149130 1.206248 -0.812255 0.374278 -1.155461 0.880266 2.619205 0.416301 -0.317196 -0.319770 -2.017168 1.303961 -3.455613 2.027460 -2.109963 1.649663 -3.955737 -0.780041 -1.515455 -0.774636
wb_dma_ch_sel/always_42 -3.095496 -0.492934 3.155842 0.918237 -0.367518 0.793654 4.432108 -0.472526 -0.813378 -5.156199 -3.615372 2.122658 0.427925 -3.303477 3.543275 -0.755263 1.152057 1.148816 0.867833 0.346112
wb_dma_ch_sel/always_40 0.234790 0.466349 1.911185 0.524281 0.780236 -0.565445 1.073428 2.809024 2.728257 -2.256593 0.660935 -3.375902 -1.434144 0.183031 -2.807459 -0.909337 -1.852630 -4.061065 1.670111 0.633494
wb_dma_ch_sel/always_47 1.047547 0.269897 -2.181918 3.599066 0.773735 -1.500375 0.813172 1.143319 1.755549 1.552370 1.848948 -0.555628 -2.211691 -0.094330 -0.044370 -0.565405 0.836661 -0.240770 1.250376 2.636299
wb_dma_ch_sel/always_46 -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma_ch_sel/always_45 0.438490 0.684010 -1.082519 0.332114 -0.701090 -1.354625 -1.762225 3.196327 1.152336 2.560750 0.880419 -0.332028 0.060126 3.120307 -0.403559 0.341141 -3.733361 -0.598239 -2.151742 1.461564
wb_dma_ch_sel/always_44 -1.887400 -1.869565 0.700076 0.903294 2.796536 0.814711 -2.157649 1.429067 0.796340 2.115737 1.535811 -2.213451 3.625972 0.987193 -1.633322 -3.326655 2.194675 -0.557891 2.072213 0.637114
wb_dma_ch_sel/assign_152_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_rf/input_ndnr -1.158919 1.373415 0.776269 1.304746 -2.968889 0.341604 1.796404 3.348588 1.392864 -1.699831 -2.943715 0.143556 -1.445001 1.903216 -0.912850 -3.209186 -3.216119 -1.397463 -1.338661 1.955013
wb_dma_de/always_4/if_1/stmt_1 -1.814013 0.423034 -0.908125 2.289988 -0.282940 -1.791932 4.376306 2.605670 -0.503343 -1.843536 -1.765907 1.220265 0.507625 0.617983 -2.481367 0.540801 -2.668159 0.531385 0.879854 0.913396
wb_dma_ch_pri_enc/wire_pri4_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_ch_sel/assign_111_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_wb_slv/assign_2_pt_sel -3.061440 1.286712 0.353149 1.527188 -5.465091 3.083791 -2.179798 0.110233 -0.426105 1.121998 -2.165329 1.924774 -1.283756 -4.061130 5.303283 1.726674 -2.071167 -1.661214 -0.031255 -1.901783
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 2.537480 0.239666 -2.701936 3.498497 0.960485 -1.843909 2.680664 0.335141 0.897651 -0.750808 -0.594780 1.544421 -0.040315 1.929805 -1.762626 -2.180121 -2.130473 2.954687 0.108856 0.995025
wb_dma_ch_sel/assign_144_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_de/input_pointer 0.234790 0.466349 1.911185 0.524281 0.780236 -0.565445 1.073428 2.809024 2.728257 -2.256593 0.660935 -3.375902 -1.434144 0.183031 -2.807459 -0.909337 -1.852630 -4.061065 1.670111 0.633494
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -1.737695 -3.755692 -0.594821 3.278174 -2.549582 0.488896 -0.786242 0.357778 0.322395 -0.403767 -3.162453 -0.703954 0.149904 1.406337 -0.653047 -4.356213 -1.354580 0.001316 1.048159 -2.389758
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 0.777346 -3.953750 -1.258017 2.555664 2.941240 -1.583975 0.639357 -0.629651 1.974629 -0.341704 0.704858 -2.105753 0.476355 1.381290 -3.260930 -2.702487 -0.529137 -0.331269 3.092124 -2.461415
wb_dma_ch_rf/input_wb_rf_adr -4.217348 1.474643 0.045957 1.599303 1.741109 -2.646927 0.076103 -1.987146 4.977986 -0.246364 -0.798893 3.311365 -0.651688 2.998052 2.958928 0.950839 0.931921 -0.260277 0.733732 -3.674493
wb_dma_ch_sel/input_pointer0 -0.840504 0.866306 0.900119 1.293891 -0.145117 0.348109 0.443008 3.539774 2.156639 -0.401580 -0.776522 -1.206984 -1.476544 2.216804 -2.572686 -1.612635 -2.497231 -3.671313 0.159157 1.467688
wb_dma_ch_sel/input_pointer1 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_sel/input_pointer2 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_sel/input_pointer3 -0.458557 -1.880801 0.894202 1.284361 0.894714 -0.733556 0.444416 1.253166 1.479793 -1.872200 -0.179078 -2.784230 -0.620607 -0.532112 -3.118904 -1.587208 0.159793 -2.771076 2.999561 -1.329663
wb_dma_de/reg_chunk_0 -1.443969 1.141757 -1.288023 2.362190 0.530984 -0.641376 3.613878 0.855035 -1.584024 -0.881009 -1.812520 2.104728 0.655611 -0.034149 -1.401713 3.005820 -2.132729 -1.661675 0.694803 0.577863
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -3.584492 -1.517534 -0.053130 2.689204 -0.795621 -0.486846 1.621540 2.086917 -1.253124 0.081249 -0.791417 2.060129 3.054154 0.312744 2.529217 2.404067 -2.480529 1.326758 0.724112 0.770156
wb_dma_ch_sel/assign_151_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_sel/assign_138_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_sel/reg_am0 -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma/assign_2_dma_req 0.541436 -3.320850 -0.771840 3.041001 0.786912 -0.182616 0.386689 -0.528949 1.968876 -1.070048 -0.861713 -1.895082 -1.191849 1.151322 -2.752853 -3.533513 -1.375901 -0.033503 2.597838 -3.058022
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -1.318875 1.570462 0.510710 0.418675 0.983702 1.863129 -1.642363 1.928655 0.406962 1.368906 -1.604192 0.569470 -0.285972 1.746970 -2.514011 -0.484289 0.171602 -5.861638 -0.047311 1.041292
wb_dma_ch_rf/wire_ch_csr -0.463751 3.764589 -0.278123 -0.687643 0.978228 0.719172 3.682314 -2.538920 -0.163898 -1.098586 -0.075920 1.181445 3.724958 -1.499587 1.973500 -2.420374 0.193939 1.201152 -0.826511 2.095924
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -1.218531 -3.487864 0.613878 3.659539 1.751183 -0.337613 -2.047682 2.484848 3.225908 2.117481 2.033911 -1.172333 -0.865370 0.785101 2.351060 -2.390430 1.200880 1.033558 1.926853 1.343948
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_sel/assign_118_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_ch_rf/input_de_adr1_we -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_de/always_8/stmt_1/expr_1 -1.443969 1.141757 -1.288023 2.362190 0.530984 -0.641376 3.613878 0.855035 -1.584024 -0.881009 -1.812520 2.104728 0.655611 -0.034149 -1.401713 3.005820 -2.132729 -1.661675 0.694803 0.577863
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 2.886125 0.304171 1.554264 0.467478 1.286881 1.341148 -2.532281 0.204453 5.079818 -1.890313 1.442089 1.973578 3.102391 2.375232 1.820301 -4.865282 -2.825733 -0.481801 1.298395 0.458018
wb_dma_de/always_2/if_1/stmt_1 -1.887400 -1.869565 0.700076 0.903294 2.796536 0.814711 -2.157649 1.429067 0.796340 2.115737 1.535811 -2.213451 3.625972 0.987193 -1.633322 -3.326655 2.194675 -0.557891 2.072213 0.637114
wb_dma_de/assign_65_done/expr_1 -0.844240 0.783587 -0.595551 1.913036 -1.215278 0.027223 3.195609 0.569357 -1.239859 -1.926587 -3.026959 1.492245 -1.228414 -0.057114 -1.358090 1.697918 -2.620306 -1.746054 0.069023 -0.388229
wb_dma_ch_sel/reg_de_start_r 1.548069 0.686287 -2.977735 3.187121 1.763929 -0.963294 3.862212 -1.300406 -0.436929 -0.502867 -1.628883 2.903041 0.489353 1.923165 -1.386324 -0.769407 -1.600774 0.870503 -0.288908 1.119752
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_wb_mast/assign_1 -0.479395 -2.983126 -0.310314 4.539287 -2.724408 0.265405 -0.968109 -0.411185 0.992127 0.903199 -1.364539 0.129112 -2.267863 0.743959 7.295771 0.443389 -3.589036 -2.716644 -1.585004 0.831584
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 0.234790 0.466349 1.911185 0.524281 0.780236 -0.565445 1.073428 2.809024 2.728257 -2.256593 0.660935 -3.375902 -1.434144 0.183031 -2.807459 -0.909337 -1.852630 -4.061065 1.670111 0.633494
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_ch_rf/wire_pointer_s -0.996544 -2.371118 0.492258 0.089043 -1.353201 -1.182110 -3.036228 3.488805 1.804496 1.020436 1.001835 -0.753015 -2.038399 0.954885 -1.141896 -0.281090 0.422084 -0.793609 1.448047 -0.133018
wb_dma_ch_sel/reg_ndnr -1.158919 1.373415 0.776269 1.304746 -2.968889 0.341604 1.796404 3.348588 1.392864 -1.699831 -2.943715 0.143556 -1.445001 1.903216 -0.912850 -3.209186 -3.216119 -1.397463 -1.338661 1.955013
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_ch_sel/reg_txsz -0.149130 1.206248 -0.812255 0.374278 -1.155461 0.880266 2.619205 0.416301 -0.317196 -0.319770 -2.017168 1.303961 -3.455613 2.027460 -2.109963 1.649663 -3.955737 -0.780041 -1.515455 -0.774636
wb_dma_rf/always_1/case_1/stmt_10 -1.025954 -3.001119 0.027161 0.790905 -0.294081 -0.499254 -2.414614 2.697863 0.902968 1.436417 0.588027 2.028620 -0.447898 2.870819 0.080346 2.189610 -2.338953 -0.107600 0.589434 -0.839094
wb_dma_ch_pri_enc/inst_u28 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u29 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma/wire_de_adr1 -0.653270 1.329510 0.752252 0.326517 -1.314476 -0.054622 -0.777169 3.356726 1.458003 0.623462 0.571071 -0.788565 -1.746330 0.419948 -0.307635 0.437839 -1.284748 -2.003596 -0.297270 1.787079
wb_dma_ch_arb/always_2/block_1/case_1 0.378189 2.891563 1.457255 0.998859 0.405132 2.319736 -0.530866 0.772612 1.617554 -1.105053 -2.912608 0.573364 1.747070 2.076710 0.451723 -4.694794 -1.216302 -4.295751 -1.672038 2.555351
wb_dma_de/always_18/stmt_1/expr_1 -1.727048 -2.675956 -2.410884 0.148351 -3.160973 -3.072165 -0.545274 1.847889 0.960283 3.164039 1.062671 -2.441745 -0.425550 2.242562 0.604246 -2.612731 -2.158303 2.095358 -1.674787 0.537653
wb_dma_ch_arb/always_1/if_1 0.378189 2.891563 1.457255 0.998859 0.405132 2.319736 -0.530866 0.772612 1.617554 -1.105053 -2.912608 0.573364 1.747070 2.076710 0.451723 -4.694794 -1.216302 -4.295751 -1.672038 2.555351
wb_dma_ch_pri_enc/inst_u20 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u21 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u22 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u23 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u24 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u25 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u26 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_pri_enc/inst_u27 -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma/wire_dma_busy -0.376048 3.734941 -0.561018 -1.477504 0.624101 -2.310103 0.636290 2.372435 0.599203 -0.576437 2.439003 1.342646 1.914583 -3.444682 -2.911206 3.144383 0.259961 0.494123 2.846967 -0.413364
wb_dma_ch_sel/reg_ack_o 0.541436 -3.320850 -0.771840 3.041001 0.786912 -0.182616 0.386689 -0.528949 1.968876 -1.070048 -0.861713 -1.895082 -1.191849 1.151322 -2.752853 -3.533513 -1.375901 -0.033503 2.597838 -3.058022
wb_dma_rf/reg_csr_r -0.456897 -2.204417 0.391810 1.353460 3.620116 -0.994871 2.856685 -2.094638 -2.649030 -2.997101 -1.201078 -2.050884 3.876357 -0.044639 -1.442563 2.077362 -0.302610 -2.315211 1.969495 -1.045343
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma_ch_rf/always_27/stmt_1/expr_1 2.189358 0.010549 -2.151786 2.910491 1.840284 -0.791928 3.669205 -2.162375 -0.357196 -2.353940 -2.944619 2.135000 1.252970 1.456342 -2.029761 -2.285576 -1.723174 -0.025855 0.197706 -0.433498
wb_dma_ch_sel/inst_ch2 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma_ch_sel/assign_122_valid -1.624800 0.060012 -1.081051 2.477986 0.776143 -1.543581 4.049493 1.071484 -0.176013 -1.607600 -1.202050 0.836052 2.588459 0.346232 -1.696722 -1.560777 -1.127969 1.173780 1.427265 1.024475
wb_dma_rf/wire_dma_abort -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_de/assign_67_dma_done_all/expr_1 -1.069075 0.124113 -0.167495 1.408071 -2.431558 -1.207438 3.492541 2.174682 -0.161079 -2.579608 -2.498968 0.592549 -1.361873 0.246580 -1.553832 -0.739100 -2.720723 1.263856 -0.061224 0.162135
wb_dma_de/always_4/if_1/cond -1.443969 1.141757 -1.288023 2.362190 0.530984 -0.641376 3.613878 0.855035 -1.584024 -0.881009 -1.812520 2.104728 0.655611 -0.034149 -1.401713 3.005820 -2.132729 -1.661675 0.694803 0.577863
wb_dma_de/always_3/if_1/if_1/stmt_1 0.379853 1.739033 -0.104042 3.026226 -1.436538 0.270350 -0.536232 2.952702 2.467306 1.491268 1.032563 0.466960 -3.704449 -0.127670 3.560086 0.410424 -1.101666 -0.807249 -0.879697 3.872880
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -3.031816 0.438171 -0.908591 2.875500 0.335443 -1.422066 2.519468 2.096430 -0.122404 -0.122732 -0.438798 1.112874 4.861894 -0.291323 0.495933 -1.868093 0.312073 0.601075 1.623328 2.930209
wb_dma_ch_sel/assign_156_req_p0 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
assert_wb_dma_ch_arb/input_advance -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -1.679694 -2.124103 -1.041619 2.407544 1.322441 -1.400743 -0.249460 0.844993 0.333444 0.946775 0.761528 -0.703401 3.715623 0.106264 -0.431380 -1.587879 0.732850 0.260277 2.377942 0.094682
wb_dma_ch_rf/reg_ch_tot_sz_r 0.644205 2.760036 -1.008923 -0.479333 -2.764100 -1.154689 3.180730 2.593218 0.577839 -0.758085 0.529332 0.719603 -3.440215 0.136037 -2.316499 2.010674 -4.094310 4.130186 -0.906614 0.013429
wb_dma_ch_rf/wire_ch_adr0 -2.704725 -1.143062 0.637226 0.868694 2.277419 -0.842991 0.660005 1.143488 1.035843 0.361793 2.320466 -1.337535 3.599752 -0.911550 -0.455446 -2.763124 3.988342 0.727326 3.136107 2.076743
wb_dma_ch_rf/wire_ch_adr1 -0.225339 -0.447218 0.169477 -0.003636 0.199132 -0.199595 -1.599597 3.209628 1.292827 2.368946 1.328487 0.239746 -0.640176 4.548628 0.130316 2.053523 -4.794006 -0.266647 -2.145892 0.909480
wb_dma/wire_ch0_adr0 -3.634932 -4.306497 0.737499 2.938658 1.833363 -0.452365 0.659528 0.304892 1.757470 0.133506 1.518848 -1.139589 3.077770 0.082697 2.062892 -3.116533 1.772068 1.623692 3.433414 0.277858
wb_dma/wire_ch0_adr1 -0.690508 -1.050708 -1.621713 1.229013 -0.684018 -2.022128 -1.831678 2.535055 0.156611 2.736092 0.833457 0.387107 1.757668 1.888206 0.903935 0.347278 -1.925564 1.158700 -0.955406 1.052403
wb_dma_ch_pri_enc/wire_pri24_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma/input_dma_rest_i -0.378081 -0.980712 0.698440 1.372311 0.030082 -1.050448 0.053140 1.409166 2.369981 -1.099959 1.432042 -3.244506 -1.801576 -2.404682 -1.165679 -0.994427 0.739424 -1.888136 3.244389 -0.690388
wb_dma_inc30r/assign_1_out -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma_ch_sel/assign_133_req_p0 -1.334942 2.845458 -0.124463 -1.157303 -0.071922 -0.830583 0.624350 2.764230 -0.461320 -0.184399 -2.698669 2.464332 4.664638 2.544392 -1.389015 -2.938766 -2.292289 0.902832 -2.607149 1.973793
wb_dma_ch_rf/always_23 0.438490 0.684010 -1.082519 0.332114 -0.701090 -1.354625 -1.762225 3.196327 1.152336 2.560750 0.880419 -0.332028 0.060126 3.120307 -0.403559 0.341141 -3.733361 -0.598239 -2.151742 1.461564
wb_dma_inc30r/reg_out_r -1.066829 0.785162 0.460769 2.956603 1.930104 1.277135 -0.414801 3.992457 2.853486 4.011856 1.760570 0.914112 -4.510475 0.306435 2.290210 -0.038128 0.655481 2.357718 -0.761466 3.419121
wb_dma/wire_pointer2 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma/wire_pointer3 -0.458557 -1.880801 0.894202 1.284361 0.894714 -0.733556 0.444416 1.253166 1.479793 -1.872200 -0.179078 -2.784230 -0.620607 -0.532112 -3.118904 -1.587208 0.159793 -2.771076 2.999561 -1.329663
wb_dma/wire_pointer0 -0.840504 0.866306 0.900119 1.293891 -0.145117 0.348109 0.443008 3.539774 2.156639 -0.401580 -0.776522 -1.206984 -1.476544 2.216804 -2.572686 -1.612635 -2.497231 -3.671313 0.159157 1.467688
wb_dma/wire_pointer1 -1.501552 -1.560650 -0.188128 2.600667 -0.097006 -0.484060 0.911645 2.166686 0.758268 -0.763044 -1.581678 -0.783326 -0.202911 1.184780 -2.599693 -1.335970 -1.678426 -2.316554 1.698191 -0.500488
wb_dma/wire_mast0_err -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_ch_rf/always_26 4.582339 -1.227696 -1.903604 3.324046 2.409018 -1.126828 0.803798 -1.175233 -0.065640 -2.131544 -2.627533 3.374579 0.363515 1.752777 -1.783397 -1.159667 -0.865905 -0.788877 0.335961 -0.399612
wb_dma_de/always_23/block_1/case_1/block_5 -0.107843 1.639526 2.163572 -0.381619 -1.234087 1.650213 5.579440 -0.259828 -0.375241 -4.077590 1.301095 -1.043254 -2.298864 -0.802502 -1.080332 1.559912 0.985530 -2.084058 1.484058 3.588501
wb_dma_ch_sel/assign_144_req_p0/expr_1 -1.062945 -0.172700 -1.640638 2.238362 0.967338 -1.712054 2.878901 0.780963 -0.411475 -0.480357 -1.273468 1.503658 4.101853 1.908720 -0.612515 -1.789353 -2.323575 1.704466 -0.079066 1.178666
wb_dma_ch_rf/wire_ch_am0_we -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma_ch_rf/always_25 2.767479 -0.464966 -1.569186 3.344100 2.281040 -1.445576 -0.943656 1.782080 1.659394 1.359798 2.372267 0.915271 -1.910246 0.450257 -0.472414 1.226077 1.069662 -0.577826 1.586632 2.272554
wb_dma/wire_dma_rest -0.378081 -0.980712 0.698440 1.372311 0.030082 -1.050448 0.053140 1.409166 2.369981 -1.099959 1.432042 -3.244506 -1.801576 -2.404682 -1.165679 -0.994427 0.739424 -1.888136 3.244389 -0.690388
wb_dma_wb_mast/input_mast_adr -1.668031 -0.487835 -0.463663 1.662763 -2.068143 -1.184100 -2.217060 3.090454 0.753689 2.287616 0.194163 0.448671 1.559093 0.990308 3.496026 -1.083736 -1.007229 1.094902 -1.326061 2.489236
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.136973 -0.745032 0.399633 0.940902 0.808293 0.708857 -1.229547 2.406354 0.759024 0.611421 -1.624069 -0.327588 0.195569 1.605889 -3.781612 -3.117216 1.544819 -3.566364 1.540185 0.307191
wb_dma_ch_sel/always_44/case_1 -1.887400 -1.869565 0.700076 0.903294 2.796536 0.814711 -2.157649 1.429067 0.796340 2.115737 1.535811 -2.213451 3.625972 0.987193 -1.633322 -3.326655 2.194675 -0.557891 2.072213 0.637114
wb_dma/wire_ch0_am0 -3.906911 -1.673162 0.376301 1.602380 -0.790202 -1.372342 2.142594 1.348787 0.683904 -0.056243 1.911371 -0.499530 0.481681 -1.475043 2.632167 0.723350 1.337249 1.467655 2.191017 1.684892
wb_dma/wire_ch0_am1 1.047547 0.269897 -2.181918 3.599066 0.773735 -1.500375 0.813172 1.143319 1.755549 1.552370 1.848948 -0.555628 -2.211691 -0.094330 -0.044370 -0.565405 0.836661 -0.240770 1.250376 2.636299
wb_dma_ch_rf/always_19/if_1 -0.726923 -0.111905 -0.970256 0.615423 -0.495073 -2.298770 1.871738 1.939048 -0.667026 -0.367308 0.859446 0.680709 -1.166513 -1.435474 -1.583066 2.765786 0.016966 2.316929 1.361097 -0.029424
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -2.704725 -1.143062 0.637226 0.868694 2.277419 -0.842991 0.660005 1.143488 1.035843 0.361793 2.320466 -1.337535 3.599752 -0.911550 -0.455446 -2.763124 3.988342 0.727326 3.136107 2.076743
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -2.871723 -2.890392 2.362190 -4.229041 2.158390 -3.572708 6.732542 -0.456524 0.114936 -3.182706 0.670340 -1.004803 2.179344 2.140880 1.015764 0.743190 -1.319406 -2.859929 -1.860427 2.635107
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -2.632702 -2.921501 -1.582393 0.261916 -3.166589 -1.809117 0.285877 1.024187 1.527632 2.436403 1.406936 -3.730993 -1.533855 0.959879 0.230448 -3.025172 -0.964462 0.599791 -0.006205 0.041344
wb_dma_de/always_3/if_1 1.047456 1.390503 -1.322719 2.742711 -1.021185 -0.697016 -1.322596 2.579636 2.150696 2.807127 1.512502 -0.019468 -1.954259 1.456300 3.025662 0.049335 -2.464306 -0.119985 -1.910771 3.404871
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/assign_16_ch_adr1_we 0.438490 0.684010 -1.082519 0.332114 -0.701090 -1.354625 -1.762225 3.196327 1.152336 2.560750 0.880419 -0.332028 0.060126 3.120307 -0.403559 0.341141 -3.733361 -0.598239 -2.151742 1.461564
wb_dma_wb_if/wire_wbm_data_o -3.869697 0.271325 -0.118240 0.272691 -0.776902 0.243852 -2.850589 2.765156 0.988069 4.235278 3.936839 0.183226 1.336761 -1.995300 3.216279 2.450270 0.256127 -1.327474 1.643836 1.442756
wb_dma_ch_pri_enc/wire_pri_out_tmp -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_ch_sel/always_2/stmt_1/expr_1 -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_ch_sel/always_48/case_1/stmt_1 1.078860 2.683931 1.895545 1.523108 -0.437348 1.129187 -0.383175 2.517068 2.889823 -2.275358 -2.196786 -0.250367 1.613818 1.744670 0.306543 -6.286884 -1.791221 -1.707411 -1.144348 2.959685
wb_dma_ch_sel/always_48/case_1/stmt_2 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
assert_wb_dma_ch_arb/input_grant0 -2.951779 1.313869 -0.623591 2.578437 -1.444662 -1.056617 2.341333 3.406031 -0.401397 -0.010584 -1.417199 2.011286 2.513240 0.467239 1.174042 0.172018 -1.968161 -0.267881 -0.158440 3.299312
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_pri_enc/wire_pri18_out -1.149055 -0.640372 -0.430168 2.255887 0.523160 0.424137 0.612496 0.741748 -0.524397 -0.155953 -1.582903 0.127600 -0.699321 0.285147 -2.008787 1.845248 -1.247419 -4.167438 1.504939 -0.944661
wb_dma_de/assign_6_adr0_cnt_next -0.357423 1.023391 0.208272 0.493110 0.179895 -1.304117 1.106165 3.116931 0.254516 0.561616 2.587330 0.030012 -1.830215 -2.454028 -0.610600 2.359510 3.034657 0.167393 1.697192 3.393325
wb_dma_ch_rf/reg_ch_err -1.695275 0.090906 -0.609384 3.072055 1.324883 0.804367 1.686571 0.021565 -0.204276 -0.355121 -2.389157 1.001298 2.820757 1.353270 -0.554028 -1.397662 -1.292796 -3.691660 0.839974 0.864932
wb_dma_wb_slv/input_wb_addr_i -0.751865 -3.761963 1.112146 2.866142 4.453376 4.121134 -1.345793 -3.562717 -1.484978 1.761515 0.688187 2.141593 4.935853 -0.168533 4.535169 3.805501 -1.253383 -0.859868 1.760720 -2.770236
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.291967 -0.066272 -0.412616 1.458613 -0.121815 0.193082 -0.426171 1.040201 -0.884013 1.055349 -0.164198 0.742137 -1.090591 -0.785708 -0.013862 3.809286 -0.139270 -3.142874 1.021227 -0.003325
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 -1.069075 0.124113 -0.167495 1.408071 -2.431558 -1.207438 3.492541 2.174682 -0.161079 -2.579608 -2.498968 0.592549 -1.361873 0.246580 -1.553832 -0.739100 -2.720723 1.263856 -0.061224 0.162135
