#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jun 13 08:23:27 2018
# Process ID: 1556
# Current directory: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11964 C:\git\SR\lab12\zad12_1\hdmi_vga_zybo\hdmi_vga_zybo.xpr
# Log file: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/vivado.log
# Journal file: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'hdmi_vga.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
hdmi_vga_vp_1_0

open_project: Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 785.977 ; gain = 58.004
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
ERROR: [XSIM 43-4316] Can not find file: c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_2/sim/delayLineBRAM.v
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 803.324 ; gain = 12.680
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
open_project C:/git/SR/lab12/median5x5/median5x5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/median5x5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
ipx::package_project -root_dir C:/git/SR/lab12/Resources/median55 -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/imports/new/delay_block.v'.
WARNING: [IP_Flow 19-4963] delayLineBRAM has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo:part0:1.0'
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
ipx::unload_core c:/git/SR/lab12/Resources/median55/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/git/SR/lab12/Resources/median55 c:/git/SR/lab12/Resources/median55/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/median5x5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/git/SR/lab12/Resources/median55/sim/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4.v:]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::update_checksums: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 877.656 ; gain = 0.000
ipx::save_core [ipx::current_core]
close_project -delete
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
update_ip_catalog -rebuild -repo_path c:/git/SR/lab12/Resources
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/git/SR/lab12/Resources'
current_project hdmi_vga_zybo
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
report_ip_status -name ip_status
current_project median5x5
current_project hdmi_vga_zybo
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
Upgrading 'median5x5_0'
ERROR: [Vivado 12-3445] A collection of objects is currently not supported at this time.  Please provide only one sub-design.
ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-3445] A collection of objects is currently not supported at this time.  Please provide only one sub-design.

upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
Upgrading 'median5x5_0'
ERROR: [Vivado 12-3445] A collection of objects is currently not supported at this time.  Please provide only one sub-design.
ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-3445] A collection of objects is currently not supported at this time.  Please provide only one sub-design.

upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
Upgrading 'median5x5_0'
ERROR: [Vivado 12-3445] A collection of objects is currently not supported at this time.  Please provide only one sub-design.
ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-3445] A collection of objects is currently not supported at this time.  Please provide only one sub-design.

current_project median5x5
ipx::package_project -root_dir C:/git/SR/lab12/Resources/median55 -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/imports/new/delay_block.v'.
WARNING: [IP_Flow 19-4963] delayLineBRAM has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo:part0:1.0'
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
ipx::unload_core c:/git/SR/lab12/Resources/median55/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/git/SR/lab12/Resources/median55 c:/git/SR/lab12/Resources/median55/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 889.305 ; gain = 3.801
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/median5x5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/git/SR/lab12/Resources/median55/sim/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 889.305 ; gain = 3.801
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/git/SR/lab12/Resources
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/git/SR/lab12/Resources'
current_project hdmi_vga_zybo
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 08:27:15 2018...
