# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
source ./IF_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:27:45 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../../000-globals.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../../../000-globals.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 23:27:45 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source ./IF_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:29:20 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# ** Error: ../../000-globals.vhd(100): near "AND": (vcom-1576) expecting CHARACTER or IDENTIFIER.
# ** Note: ../../000-globals.vhd(121): VHDL Compiler exiting
# End time: 23:29:20 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source ./IF_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:32:29 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 23:32:29 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:32:29 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_packages/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling package ROCACHE_PKG
# -- Compiling package body ROCACHE_PKG
# -- Loading package ROCACHE_PKG
# End time: 23:32:29 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:32:29 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROCACHE
# -- Compiling architecture Behavioral of ROCACHE
# End time: 23:32:29 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:32:29 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 23:32:29 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:32:29 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 23:32:30 on Aug 22,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:32:30 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# End time: 23:32:30 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:32:30 on Aug 22,2022
# vcom -reportprogress 300 -work work ../a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF
# ** Error: ../a.b.a-IF.vhd(29): (vcom-1136) Unknown identifier "Data_size".
# ** Error: ../a.b.a-IF.vhd(29): (vcom-1590) Bad expression in left operand of infix expression '-'.
# ** Error: ../a.b.a-IF.vhd(29): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: ../a.b.a-IF.vhd(29): Type error in range expression.
# ** Note: ../a.b.a-IF.vhd(42): VHDL Compiler exiting
# End time: 23:32:30 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source ./IF_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:39:14 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 23:39:14 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:39:14 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_packages/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling package ROCACHE_PKG
# -- Compiling package body ROCACHE_PKG
# -- Loading package ROCACHE_PKG
# End time: 23:39:14 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:39:14 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROCACHE
# -- Compiling architecture Behavioral of ROCACHE
# End time: 23:39:14 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:39:14 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 23:39:14 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:39:14 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 23:39:14 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:39:14 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# End time: 23:39:14 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:39:14 on Aug 22,2022
# vcom -reportprogress 300 -work work ../a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# ** Error: ../a.b.a-IF.vhd(79): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: ../a.b.a-IF.vhd(79): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../a.b.a-IF.vhd(84): near "generic": syntax error
# ** Note: ../a.b.a-IF.vhd(98): VHDL Compiler exiting
# End time: 23:39:15 on Aug 22,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source ./IF_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:43:56 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 23:43:56 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:43:56 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_packages/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling package ROCACHE_PKG
# -- Compiling package body ROCACHE_PKG
# -- Loading package ROCACHE_PKG
# End time: 23:43:57 on Aug 22,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:43:57 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROCACHE
# -- Compiling architecture Behavioral of ROCACHE
# End time: 23:43:57 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:43:57 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 23:43:57 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:43:57 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 23:43:57 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:43:57 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# End time: 23:43:57 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:43:57 on Aug 22,2022
# vcom -reportprogress 300 -work work ../a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# ** Error: ../a.b.a-IF.vhd(80): (vcom-1136) Unknown identifier "unsigned".
# ** Error: ../a.b.a-IF.vhd(80): Cannot resolve expression type of infix expression.
# ** Error: ../a.b.a-IF.vhd(80): (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: ../a.b.a-IF.vhd(85): near "generic": syntax error
# ** Note: ../a.b.a-IF.vhd(99): VHDL Compiler exiting
# End time: 23:43:57 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source ./IF_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:44:22 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 23:44:22 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:44:22 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_packages/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling package ROCACHE_PKG
# -- Compiling package body ROCACHE_PKG
# -- Loading package ROCACHE_PKG
# End time: 23:44:22 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:44:22 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROCACHE
# -- Compiling architecture Behavioral of ROCACHE
# End time: 23:44:22 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:44:22 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 23:44:22 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:44:22 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 23:44:23 on Aug 22,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:44:23 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# End time: 23:44:23 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:44:23 on Aug 22,2022
# vcom -reportprogress 300 -work work ../a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# ** Error: ../a.b.a-IF.vhd(86): near "generic": syntax error
# ** Note: ../a.b.a-IF.vhd(100): VHDL Compiler exiting
# End time: 23:44:23 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source ./IF_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:44:55 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 23:44:55 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:44:55 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_packages/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling package ROCACHE_PKG
# -- Compiling package body ROCACHE_PKG
# -- Loading package ROCACHE_PKG
# End time: 23:44:55 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:44:55 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROCACHE
# -- Compiling architecture Behavioral of ROCACHE
# End time: 23:44:56 on Aug 22,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:44:56 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 23:44:56 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:44:56 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 23:44:56 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:44:56 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# End time: 23:44:56 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:44:56 on Aug 22,2022
# vcom -reportprogress 300 -work work ../a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 23:44:56 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:44:56 on Aug 22,2022
# vcom -reportprogress 300 -work work a.b.a-IF_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF_tb
# ** Error: a.b.a-IF_tb.vhd(10): Labels do not match: 'DLX_IF_tb' and 'DLX_IF'.
# ** Note: a.b.a-IF_tb.vhd(10): VHDL Compiler exiting
# End time: 23:44:56 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source ./IF_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:45:54 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 23:45:54 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:45:54 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_packages/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling package ROCACHE_PKG
# -- Compiling package body ROCACHE_PKG
# -- Loading package ROCACHE_PKG
# End time: 23:45:54 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:45:55 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROCACHE
# -- Compiling architecture Behavioral of ROCACHE
# End time: 23:45:55 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:45:55 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 23:45:55 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:45:55 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 23:45:55 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:45:55 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# End time: 23:45:55 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:45:55 on Aug 22,2022
# vcom -reportprogress 300 -work work ../a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 23:45:55 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:45:55 on Aug 22,2022
# vcom -reportprogress 300 -work work a.b.a-IF_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF_tb
# -- Compiling architecture structure of DLX_IF_tb
# ** Error: a.b.a-IF_tb.vhd(27): (vcom-1136) Unknown identifier "Data_size".
# ** Error: a.b.a-IF_tb.vhd(27): (vcom-1590) Bad expression in left operand of infix expression '-'.
# ** Error: a.b.a-IF_tb.vhd(27): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: a.b.a-IF_tb.vhd(27): Type error in range expression.
# ** Error: a.b.a-IF_tb.vhd(133): (vcom-1031) Formal generic "file_path" has OPEN or no actual associated with it.
# ** Error (suppressible): a.b.a-IF_tb.vhd(118): (vcom-1272) Length of formal "OUT_DATA" is 32; length of actual is 64.
# ** Note: a.b.a-IF_tb.vhd(140): VHDL Compiler exiting
# End time: 23:45:55 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source ./IF_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:46:38 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 23:46:38 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:46:38 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_packages/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling package ROCACHE_PKG
# -- Compiling package body ROCACHE_PKG
# -- Loading package ROCACHE_PKG
# End time: 23:46:38 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:46:39 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROCACHE
# -- Compiling architecture Behavioral of ROCACHE
# End time: 23:46:39 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:46:39 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 23:46:39 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:46:39 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 23:46:39 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:46:39 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# End time: 23:46:39 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:46:39 on Aug 22,2022
# vcom -reportprogress 300 -work work ../a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 23:46:39 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:46:39 on Aug 22,2022
# vcom -reportprogress 300 -work work a.b.a-IF_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF_tb
# -- Compiling architecture structure of DLX_IF_tb
# ** Error: a.b.a-IF_tb.vhd(133): (vcom-1031) Formal generic "file_path" has OPEN or no actual associated with it.
# ** Error (suppressible): a.b.a-IF_tb.vhd(118): (vcom-1272) Length of formal "OUT_DATA" is 32; length of actual is 64.
# ** Note: a.b.a-IF_tb.vhd(140): VHDL Compiler exiting
# End time: 23:46:39 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source ./IF_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:53:24 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 23:53:24 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:53:24 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_packages/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling package ROCACHE_PKG
# -- Compiling package body ROCACHE_PKG
# -- Loading package ROCACHE_PKG
# End time: 23:53:24 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:53:24 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROCACHE
# -- Compiling architecture Behavioral of ROCACHE
# End time: 23:53:24 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:53:24 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROMEM
# ** Error (suppressible): ../../test_bench_and_memory/TB_romem/romem.vhd(14): (vcom-1272) Length of expected is 100; length of actual is 94.
# ** Note: ../../test_bench_and_memory/TB_romem/romem.vhd(27): VHDL Compiler exiting
# End time: 23:53:24 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source ./IF_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:53:41 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 23:53:41 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:53:41 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_packages/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling package ROCACHE_PKG
# -- Compiling package body ROCACHE_PKG
# -- Loading package ROCACHE_PKG
# End time: 23:53:41 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:53:41 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROCACHE
# -- Compiling architecture Behavioral of ROCACHE
# End time: 23:53:42 on Aug 22,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:53:42 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 23:53:42 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:53:42 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 23:53:42 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:53:42 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# End time: 23:53:42 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:53:42 on Aug 22,2022
# vcom -reportprogress 300 -work work ../a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 23:53:42 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:53:42 on Aug 22,2022
# vcom -reportprogress 300 -work work a.b.a-IF_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF_tb
# -- Compiling architecture structure of DLX_IF_tb
# ** Error: a.b.a-IF_tb.vhd(133): (vcom-1031) Formal generic "file_path" has OPEN or no actual associated with it.
# ** Error (suppressible): a.b.a-IF_tb.vhd(118): (vcom-1272) Length of formal "OUT_DATA" is 32; length of actual is 64.
# ** Note: a.b.a-IF_tb.vhd(140): VHDL Compiler exiting
# End time: 23:53:42 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source ./IF_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:54:03 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 23:54:03 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:54:04 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_packages/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling package ROCACHE_PKG
# -- Compiling package body ROCACHE_PKG
# -- Loading package ROCACHE_PKG
# End time: 23:54:04 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:54:04 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROCACHE
# -- Compiling architecture Behavioral of ROCACHE
# End time: 23:54:04 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:54:04 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROMEM
# ** Error (suppressible): ../../test_bench_and_memory/TB_romem/romem.vhd(14): (vcom-1272) Length of expected is 94; length of actual is 7.
# ** Note: ../../test_bench_and_memory/TB_romem/romem.vhd(27): VHDL Compiler exiting
# End time: 23:54:04 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source ./IF_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:54:13 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 23:54:13 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:54:13 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_packages/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling package ROCACHE_PKG
# -- Compiling package body ROCACHE_PKG
# -- Loading package ROCACHE_PKG
# End time: 23:54:14 on Aug 22,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:54:14 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROCACHE
# -- Compiling architecture Behavioral of ROCACHE
# End time: 23:54:14 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:54:14 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 23:54:14 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:54:14 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 23:54:14 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:54:14 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# End time: 23:54:14 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:54:14 on Aug 22,2022
# vcom -reportprogress 300 -work work ../a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 23:54:14 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:54:14 on Aug 22,2022
# vcom -reportprogress 300 -work work a.b.a-IF_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF_tb
# -- Compiling architecture structure of DLX_IF_tb
# ** Error: a.b.a-IF_tb.vhd(133): (vcom-1031) Formal generic "file_path" has OPEN or no actual associated with it.
# ** Error (suppressible): a.b.a-IF_tb.vhd(118): (vcom-1272) Length of formal "OUT_DATA" is 32; length of actual is 64.
# ** Note: a.b.a-IF_tb.vhd(140): VHDL Compiler exiting
# End time: 23:54:14 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source ./IF_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:56:33 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 23:56:33 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:56:33 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_packages/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling package ROCACHE_PKG
# -- Compiling package body ROCACHE_PKG
# -- Loading package ROCACHE_PKG
# End time: 23:56:33 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:56:33 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROCACHE
# -- Compiling architecture Behavioral of ROCACHE
# End time: 23:56:33 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:56:34 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 23:56:34 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:56:34 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 23:56:34 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:56:34 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# End time: 23:56:34 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:56:34 on Aug 22,2022
# vcom -reportprogress 300 -work work ../a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 23:56:34 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:56:34 on Aug 22,2022
# vcom -reportprogress 300 -work work a.b.a-IF_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF_tb
# -- Compiling architecture structure of DLX_IF_tb
# ** Error: a.b.a-IF_tb.vhd(133): (vcom-1031) Formal generic "file_path" has OPEN or no actual associated with it.
# ** Error (suppressible): a.b.a-IF_tb.vhd(118): (vcom-1272) Length of formal "OUT_DATA" is 32; length of actual is 64.
# ** Note: a.b.a-IF_tb.vhd(140): VHDL Compiler exiting
# End time: 23:56:34 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source ./IF_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:58:24 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 23:58:24 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:58:24 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_packages/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling package ROCACHE_PKG
# -- Compiling package body ROCACHE_PKG
# -- Loading package ROCACHE_PKG
# End time: 23:58:24 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:58:24 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROCACHE
# -- Compiling architecture Behavioral of ROCACHE
# End time: 23:58:24 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:58:24 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 23:58:24 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:58:24 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 23:58:24 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:58:24 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# End time: 23:58:24 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:58:25 on Aug 22,2022
# vcom -reportprogress 300 -work work ../a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 23:58:25 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:58:25 on Aug 22,2022
# vcom -reportprogress 300 -work work a.b.a-IF_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF_tb
# -- Compiling architecture structure of DLX_IF_tb
# ** Error: a.b.a-IF_tb.vhd(133): (vcom-1031) Formal generic "file_path" has OPEN or no actual associated with it.
# ** Error (suppressible): a.b.a-IF_tb.vhd(118): (vcom-1272) Length of formal "OUT_DATA" is 32; length of actual is 64.
# ** Note: a.b.a-IF_tb.vhd(140): VHDL Compiler exiting
# End time: 23:58:25 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source ./IF_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:59:32 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 23:59:32 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:59:32 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_packages/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling package ROCACHE_PKG
# -- Compiling package body ROCACHE_PKG
# -- Loading package ROCACHE_PKG
# End time: 23:59:32 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:59:32 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROCACHE
# -- Compiling architecture Behavioral of ROCACHE
# End time: 23:59:32 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:59:32 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROMEM
# ** Error (suppressible): ../../test_bench_and_memory/TB_romem/romem.vhd(14): (vcom-1272) Length of expected is 94; length of actual is 102.
# ** Note: ../../test_bench_and_memory/TB_romem/romem.vhd(27): VHDL Compiler exiting
# End time: 23:59:33 on Aug 22,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source ./IF_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:59:44 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 23:59:44 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:59:44 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_packages/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling package ROCACHE_PKG
# -- Compiling package body ROCACHE_PKG
# -- Loading package ROCACHE_PKG
# End time: 23:59:45 on Aug 22,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:59:45 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROCACHE
# -- Compiling architecture Behavioral of ROCACHE
# End time: 23:59:45 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:59:45 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 23:59:45 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:59:45 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 23:59:45 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:59:45 on Aug 22,2022
# vcom -reportprogress 300 -work work ../../000-commons/clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# End time: 23:59:45 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:59:45 on Aug 22,2022
# vcom -reportprogress 300 -work work ../a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 23:59:45 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 23:59:45 on Aug 22,2022
# vcom -reportprogress 300 -work work a.b.a-IF_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF_tb
# -- Compiling architecture structure of DLX_IF_tb
# ** Error: a.b.a-IF_tb.vhd(133): (vcom-1031) Formal generic "file_path" has OPEN or no actual associated with it.
# ** Error (suppressible): a.b.a-IF_tb.vhd(118): (vcom-1272) Length of formal "OUT_DATA" is 32; length of actual is 64.
# ** Note: a.b.a-IF_tb.vhd(140): VHDL Compiler exiting
# End time: 23:59:45 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source ./IF_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 00:04:11 on Aug 23,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 00:04:11 on Aug 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 00:04:11 on Aug 23,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_packages/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling package ROCACHE_PKG
# -- Compiling package body ROCACHE_PKG
# -- Loading package ROCACHE_PKG
# End time: 00:04:11 on Aug 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 00:04:11 on Aug 23,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/rocache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROCACHE
# -- Compiling architecture Behavioral of ROCACHE
# End time: 00:04:12 on Aug 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 00:04:12 on Aug 23,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 00:04:12 on Aug 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 00:04:12 on Aug 23,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 00:04:12 on Aug 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 00:04:12 on Aug 23,2022
# vcom -reportprogress 300 -work work ../../000-commons/clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# End time: 00:04:12 on Aug 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 00:04:12 on Aug 23,2022
# vcom -reportprogress 300 -work work ../a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 00:04:12 on Aug 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 00:04:12 on Aug 23,2022
# vcom -reportprogress 300 -work work a.b.a-IF_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ROCACHE_PKG
# -- Compiling entity DLX_IF_tb
# -- Compiling architecture structure of DLX_IF_tb
# End time: 00:04:12 on Aug 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
