module delay_module (
clk,
data_in,
reset,
data_out,
show_output
);

/*
 * We define the parameters
 */

parameter DELAY_NUMBER = 0; 

/*
 * We define the type of entries and outputs
 */
 
input clk;
input [15:0] data_in; 
input reset;
output [15:0] data_out;
output show_output;


/*
 * We make the delay operation.
 * Also, we enable the show_output signal
 */

 reg [15:0] output_1;
 reg [15:0] output_2;
 reg show_outputs;
 
 always @(*)
 begin
  if(reset)
  begin
	output_1 = 16'h0000;
	output_2 = 16'h0000;
	show_outputs = 1'b0;
  end
  else
  begin
   output_1 = entry_1;
	output_2 = entry_1;
	if(entry_1_finished == 1'b1)
	begin
		show_outputs = 1'b1;
	end
	
  end
  
 end


endmodule // end split_module