From 2242cdc93bfc8f004694ad07b36e611baf31d656 Mon Sep 17 00:00:00 2001
From: Philippe Sauter <phsauter@iis.ee.ethz.ch>
Date: Tue, 1 Apr 2025 18:38:28 +0200
Subject: [PATCH] add bender package manifest

---
 Bender.yml | 51 +++++++++++++++++++++++++++++++++++++++++++++++++++
 1 file changed, 51 insertions(+)
 create mode 100644 rtl/Bender.yml

diff --git a/Bender.yml b/Bender.yml
new file mode 100644
index 00000000..73be92b7
--- /dev/null
+++ b/Bender.yml
@@ -0,0 +1,51 @@
+# Copyright 2024 ETH Zurich and University of Bologna
+# Solderpad Hardware License, Version 0.51, see LICENSE for details.
+# SPDX-License-Identifier: SHL-0.51
+
+package:
+  name: cve2
+
+sources:
+  - include_dirs:
+    - include
+    files:
+    # Source files grouped in levels. Files in level 0 have no dependencies on files in this
+    # package. Files in level 1 only depend on files in level 0, files in level 2 on files in
+    # levels 1 and 0, etc. Files within a level are ordered alphabetically.
+    # Level 0
+    - cve2_pkg.sv
+    # Level 1
+    - cve2_alu.sv
+    - cve2_compressed_decoder.sv
+    - cve2_controller.sv
+    - cve2_counter.sv
+    - cve2_csr.sv
+    - cve2_decoder.sv
+    - cve2_fetch_fifo.sv
+    - cve2_load_store_unit.sv
+    - cve2_multdiv_fast.sv
+    - cve2_multdiv_slow.sv
+    - cve2_pmp.sv
+    - cve2_register_file_ff.sv
+    - cve2_wb.sv
+    # Level 2
+    - cve2_cs_registers.sv
+    - cve2_ex_block.sv
+    - cve2_id_stage.sv
+    - cve2_prefetch_buffer.sv
+    # Level 3
+    - cve2_if_stage.sv
+    # Level 4
+    - cve2_core.sv
+
+  # In case we target RTL simulation, recompile the whole core with the RISC-V
+  # formal interface so the tracer module works (`define RVFI).
+  - target: all(any(test, cve2_include_tracer), not(cve2_exclude_tracer))
+    include_dirs:
+      - include
+    defines:
+      RVFI: true
+    files:
+      - cve2_tracer_pkg.sv
+      - cve2_tracer.sv
+      - cve2_core_tracing.sv
-- 
2.34.1

