// Seed: 1187126796
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output uwire id_1;
  generate
    assign id_1 = -1 - 1;
  endgenerate
endmodule
module module_1 #(
    parameter id_19 = 32'd35
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19
);
  inout wire _id_19;
  input logic [7:0] id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6
  );
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wor id_2;
  input wire id_1;
  generate
    assign id_2 = id_18[1'd0 : id_19] == id_15;
  endgenerate
endmodule
