// Seed: 3118107094
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  input logic [7:0] id_1;
  for (id_6 = id_1; id_1; id_2[1] = id_5) begin : LABEL_0
    logic id_7 = id_2 * id_5;
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd1,
    parameter id_7 = 32'd76
) (
    id_1,
    _id_2,
    id_3,
    id_4[id_2 : id_7],
    id_5,
    id_6,
    _id_7,
    id_8
);
  inout wire id_8;
  input wire _id_7;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_3,
      id_4
  );
  output wire id_6;
  and primCall (id_1, id_4, id_3, id_8, id_5);
  inout wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  input wire _id_2;
  output wire id_1;
  real id_9;
  parameter id_10 = -1;
endmodule
