#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Dec 26 13:55:12 2023
# Process ID: 2072
# Current directory: C:/Users/Marcus/OneDrive - UFRGS/Caderno/Estudos/UFRGS/_SistemasDigitais/Neander-VHDL/neander/neander.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/Marcus/OneDrive - UFRGS/Caderno/Estudos/UFRGS/_SistemasDigitais/Neander-VHDL/neander/neander.runs/synth_1/main.vds
# Journal file: C:/Users/Marcus/OneDrive - UFRGS/Caderno/Estudos/UFRGS/_SistemasDigitais/Neander-VHDL/neander/neander.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a15tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25064 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 429.809 ; gain = 98.262
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/Marcus/OneDrive - UFRGS/Caderno/Estudos/UFRGS/_SistemasDigitais/Neander-VHDL/neander/neander.srcs/sources_1/new/main.vhd:36]
INFO: [Synth 8-637] synthesizing blackbox instance 'mem' of component 'memoria' [C:/Users/Marcus/OneDrive - UFRGS/Caderno/Estudos/UFRGS/_SistemasDigitais/Neander-VHDL/neander/neander.srcs/sources_1/new/main.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element valorRI_reg was removed.  [C:/Users/Marcus/OneDrive - UFRGS/Caderno/Estudos/UFRGS/_SistemasDigitais/Neander-VHDL/neander/neander.srcs/sources_1/new/main.vhd:149]
WARNING: [Synth 8-3848] Net decoder in module/entity main does not have driver. [C:/Users/Marcus/OneDrive - UFRGS/Caderno/Estudos/UFRGS/_SistemasDigitais/Neander-VHDL/neander/neander.srcs/sources_1/new/main.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'main' (1#1) [C:/Users/Marcus/OneDrive - UFRGS/Caderno/Estudos/UFRGS/_SistemasDigitais/Neander-VHDL/neander/neander.srcs/sources_1/new/main.vhd:36]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 485.992 ; gain = 154.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 485.992 ; gain = 154.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 485.992 ; gain = 154.445
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcsg324-3
INFO: [Synth 8-5544] ROM "instrucao" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "proxEstado" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "proxEstado" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "estado" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'estado_reg' [C:/Users/Marcus/OneDrive - UFRGS/Caderno/Estudos/UFRGS/_SistemasDigitais/Neander-VHDL/neander/neander.srcs/sources_1/new/main.vhd:257]
WARNING: [Synth 8-327] inferring latch for variable 'proxEstado_reg' [C:/Users/Marcus/OneDrive - UFRGS/Caderno/Estudos/UFRGS/_SistemasDigitais/Neander-VHDL/neander/neander.srcs/sources_1/new/main.vhd:236]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 485.992 ; gain = 154.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	  12 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	  12 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 622.742 ; gain = 291.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 622.742 ; gain = 291.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 622.742 ; gain = 291.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 622.742 ; gain = 291.195
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin estado[3] with 1st driver pin 'estado_reg[3]__0/Q' [C:/Users/Marcus/OneDrive - UFRGS/Caderno/Estudos/UFRGS/_SistemasDigitais/Neander-VHDL/neander/neander.srcs/sources_1/new/main.vhd:234]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin estado[3] with 2nd driver pin 'estado_reg[3]/Q' [C:/Users/Marcus/OneDrive - UFRGS/Caderno/Estudos/UFRGS/_SistemasDigitais/Neander-VHDL/neander/neander.srcs/sources_1/new/main.vhd:257]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin estado[2] with 1st driver pin 'estado_reg[2]__0/Q' [C:/Users/Marcus/OneDrive - UFRGS/Caderno/Estudos/UFRGS/_SistemasDigitais/Neander-VHDL/neander/neander.srcs/sources_1/new/main.vhd:234]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin estado[2] with 2nd driver pin 'estado_reg[2]/Q' [C:/Users/Marcus/OneDrive - UFRGS/Caderno/Estudos/UFRGS/_SistemasDigitais/Neander-VHDL/neander/neander.srcs/sources_1/new/main.vhd:257]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin estado[1] with 1st driver pin 'estado_reg[1]__0/Q' [C:/Users/Marcus/OneDrive - UFRGS/Caderno/Estudos/UFRGS/_SistemasDigitais/Neander-VHDL/neander/neander.srcs/sources_1/new/main.vhd:234]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin estado[1] with 2nd driver pin 'estado_reg[1]/Q' [C:/Users/Marcus/OneDrive - UFRGS/Caderno/Estudos/UFRGS/_SistemasDigitais/Neander-VHDL/neander/neander.srcs/sources_1/new/main.vhd:257]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin estado[0] with 1st driver pin 'estado_reg[0]__0/Q' [C:/Users/Marcus/OneDrive - UFRGS/Caderno/Estudos/UFRGS/_SistemasDigitais/Neander-VHDL/neander/neander.srcs/sources_1/new/main.vhd:234]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin estado[0] with 2nd driver pin 'estado_reg[0]/Q' [C:/Users/Marcus/OneDrive - UFRGS/Caderno/Estudos/UFRGS/_SistemasDigitais/Neander-VHDL/neander/neander.srcs/sources_1/new/main.vhd:257]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 622.742 ; gain = 291.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 622.742 ; gain = 291.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 622.742 ; gain = 291.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 622.742 ; gain = 291.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 622.742 ; gain = 291.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |memoria       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |memoria_bbox_0 |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |     2|
|4     |LUT2           |    10|
|5     |LUT3           |     5|
|6     |LUT4           |    17|
|7     |LUT5           |     3|
|8     |LUT6           |     3|
|9     |FDCE           |    30|
|10    |LD             |     8|
|11    |IBUF           |     2|
|12    |OBUF           |    18|
+------+---------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   107|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 622.742 ; gain = 291.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 622.742 ; gain = 291.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 622.742 ; gain = 291.195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 722.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 4 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 722.324 ; gain = 403.738
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 722.324 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Marcus/OneDrive - UFRGS/Caderno/Estudos/UFRGS/_SistemasDigitais/Neander-VHDL/neander/neander.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 26 13:55:27 2023...
