Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 10 20:59:49 2025
| Host         : LAPTOP-V90DSJUK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_control_sets_placed.rpt
| Design       : uart
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            2 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              41 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              17 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------------+-----------------------+------------------+----------------+
|    Clock Signal    |       Enable Signal       |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------+---------------------------+-----------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | u_uart_send/uart_txd0_out | u_uart_recv/sys_rst_n |                1 |              1 |
|  sys_clk_IBUF_BUFG | u_uart_recv/rx_cnt0       | u_uart_recv/sys_rst_n |                1 |              4 |
|  sys_clk_IBUF_BUFG | u_uart_send/tx_cnt0       | u_uart_recv/sys_rst_n |                1 |              4 |
|  sys_clk_IBUF_BUFG | u_uart_send/en_flag       | u_uart_recv/sys_rst_n |                1 |              8 |
|  sys_clk_IBUF_BUFG |                           | u_uart_recv/sys_rst_n |               12 |             41 |
+--------------------+---------------------------+-----------------------+------------------+----------------+


