
ADC.c.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000014c8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001650  08001650  00011650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001690  08001690  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001690  08001690  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001690  08001690  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001690  08001690  00011690  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001694  08001694  00011694  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001698  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000005c  2000000c  080016a4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000068  080016a4  00020068  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005f98  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001099  00000000  00000000  00025fd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000548  00000000  00000000  00027070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000004c0  00000000  00000000  000275b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024eef  00000000  00000000  00027a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000529e  00000000  00000000  0004c967  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3805  00000000  00000000  00051c05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013540a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001374  00000000  00000000  00135460  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001638 	.word	0x08001638

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08001638 	.word	0x08001638

080001c8 <ADC_Init>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

/* USER CODE END PFP */
void ADC_Init(void){
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0

	RCC->AHB2ENR |= RCC_AHB2ENR_ADCEN;		//turn on clock for ADC
 80001ce:	4b54      	ldr	r3, [pc, #336]	; (8000320 <ADC_Init+0x158>)
 80001d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80001d2:	4a53      	ldr	r2, [pc, #332]	; (8000320 <ADC_Init+0x158>)
 80001d4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80001d8:	64d3      	str	r3, [r2, #76]	; 0x4c

	// ADC will run at the same speed as CPU (HCLK / 1) since AHB prescalar is 1
	ADC123_COMMON->CCR = ((ADC123_COMMON->CCR & ~(ADC_CCR_CKMODE)) | ADC_CCR_CKMODE_0);
 80001da:	4b52      	ldr	r3, [pc, #328]	; (8000324 <ADC_Init+0x15c>)
 80001dc:	689b      	ldr	r3, [r3, #8]
 80001de:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80001e2:	4a50      	ldr	r2, [pc, #320]	; (8000324 <ADC_Init+0x15c>)
 80001e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80001e8:	6093      	str	r3, [r2, #8]

	//power up ADC and voltage regulator
	ADC1->CR &= ~(ADC_CR_DEEPPWD);
 80001ea:	4b4f      	ldr	r3, [pc, #316]	; (8000328 <ADC_Init+0x160>)
 80001ec:	689b      	ldr	r3, [r3, #8]
 80001ee:	4a4e      	ldr	r2, [pc, #312]	; (8000328 <ADC_Init+0x160>)
 80001f0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80001f4:	6093      	str	r3, [r2, #8]
	ADC1->CR |= (ADC_CR_ADVREGEN);
 80001f6:	4b4c      	ldr	r3, [pc, #304]	; (8000328 <ADC_Init+0x160>)
 80001f8:	689b      	ldr	r3, [r3, #8]
 80001fa:	4a4b      	ldr	r2, [pc, #300]	; (8000328 <ADC_Init+0x160>)
 80001fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000200:	6093      	str	r3, [r2, #8]
	for(uint16_t i = 0; i < 1000; i++) {	//delay at least 20us for ADC voltage reg to power up
 8000202:	2300      	movs	r3, #0
 8000204:	80fb      	strh	r3, [r7, #6]
 8000206:	e00b      	b.n	8000220 <ADC_Init+0x58>
		for(uint16_t j = 0; j < 100; j++) {
 8000208:	2300      	movs	r3, #0
 800020a:	80bb      	strh	r3, [r7, #4]
 800020c:	e002      	b.n	8000214 <ADC_Init+0x4c>
 800020e:	88bb      	ldrh	r3, [r7, #4]
 8000210:	3301      	adds	r3, #1
 8000212:	80bb      	strh	r3, [r7, #4]
 8000214:	88bb      	ldrh	r3, [r7, #4]
 8000216:	2b63      	cmp	r3, #99	; 0x63
 8000218:	d9f9      	bls.n	800020e <ADC_Init+0x46>
	for(uint16_t i = 0; i < 1000; i++) {	//delay at least 20us for ADC voltage reg to power up
 800021a:	88fb      	ldrh	r3, [r7, #6]
 800021c:	3301      	adds	r3, #1
 800021e:	80fb      	strh	r3, [r7, #6]
 8000220:	88fb      	ldrh	r3, [r7, #6]
 8000222:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000226:	d3ef      	bcc.n	8000208 <ADC_Init+0x40>

		}
	}
	//calibrate ADC
	ADC1->CR &= ~(ADC_CR_ADEN | ADC_CR_ADCALDIF);	//ensure ADC is not enabled, single ended calibration
 8000228:	4b3f      	ldr	r3, [pc, #252]	; (8000328 <ADC_Init+0x160>)
 800022a:	689b      	ldr	r3, [r3, #8]
 800022c:	4a3e      	ldr	r2, [pc, #248]	; (8000328 <ADC_Init+0x160>)
 800022e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8000232:	f023 0301 	bic.w	r3, r3, #1
 8000236:	6093      	str	r3, [r2, #8]
	ADC1->CR |= ADC_CR_ADCAL;						//start calibration
 8000238:	4b3b      	ldr	r3, [pc, #236]	; (8000328 <ADC_Init+0x160>)
 800023a:	689b      	ldr	r3, [r3, #8]
 800023c:	4a3a      	ldr	r2, [pc, #232]	; (8000328 <ADC_Init+0x160>)
 800023e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000242:	6093      	str	r3, [r2, #8]
	while(ADC1->CR & ADC_CR_ADCAL);					//wait for calibration to finish
 8000244:	bf00      	nop
 8000246:	4b38      	ldr	r3, [pc, #224]	; (8000328 <ADC_Init+0x160>)
 8000248:	689b      	ldr	r3, [r3, #8]
 800024a:	2b00      	cmp	r3, #0
 800024c:	dbfb      	blt.n	8000246 <ADC_Init+0x7e>

	//configure single ended mode before enablung ADC
	ADC1->DIFSEL &= ~(ADC_DIFSEL_DIFSEL_5);			//PA0 is ADC1_IN5, single ended mode
 800024e:	4b36      	ldr	r3, [pc, #216]	; (8000328 <ADC_Init+0x160>)
 8000250:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8000254:	4a34      	ldr	r2, [pc, #208]	; (8000328 <ADC_Init+0x160>)
 8000256:	f023 0320 	bic.w	r3, r3, #32
 800025a:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

	//enable ADC
	ADC1->ISR |= (ADC_ISR_ADRDY);			//clear ADC ready flag by writing a 1
 800025e:	4b32      	ldr	r3, [pc, #200]	; (8000328 <ADC_Init+0x160>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	4a31      	ldr	r2, [pc, #196]	; (8000328 <ADC_Init+0x160>)
 8000264:	f043 0301 	orr.w	r3, r3, #1
 8000268:	6013      	str	r3, [r2, #0]
	ADC1->CR |= ADC_CR_ADEN;				//enable ADC
 800026a:	4b2f      	ldr	r3, [pc, #188]	; (8000328 <ADC_Init+0x160>)
 800026c:	689b      	ldr	r3, [r3, #8]
 800026e:	4a2e      	ldr	r2, [pc, #184]	; (8000328 <ADC_Init+0x160>)
 8000270:	f043 0301 	orr.w	r3, r3, #1
 8000274:	6093      	str	r3, [r2, #8]
	while(!(ADC1->ISR & ADC_ISR_ADRDY));	//wait for ADC ready flag
 8000276:	bf00      	nop
 8000278:	4b2b      	ldr	r3, [pc, #172]	; (8000328 <ADC_Init+0x160>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	f003 0301 	and.w	r3, r3, #1
 8000280:	2b00      	cmp	r3, #0
 8000282:	d0f9      	beq.n	8000278 <ADC_Init+0xb0>
	ADC1->ISR |= (ADC_ISR_ADRDY);			//clear ADC ready fag by writing a 1
 8000284:	4b28      	ldr	r3, [pc, #160]	; (8000328 <ADC_Init+0x160>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	4a27      	ldr	r2, [pc, #156]	; (8000328 <ADC_Init+0x160>)
 800028a:	f043 0301 	orr.w	r3, r3, #1
 800028e:	6013      	str	r3, [r2, #0]

	// configure ADC
	ADC1->SQR1 = (ADC1->SQR1 & ~(ADC_SQR1_SQ1_Msk | ADC_SQR1_L_Msk))
 8000290:	4b25      	ldr	r3, [pc, #148]	; (8000328 <ADC_Init+0x160>)
 8000292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000294:	f423 63f9 	bic.w	r3, r3, #1992	; 0x7c8
 8000298:	f023 0307 	bic.w	r3, r3, #7
 800029c:	4a22      	ldr	r2, [pc, #136]	; (8000328 <ADC_Init+0x160>)
				| (5 << ADC_SQR1_SQ1_Pos);	//set sequence to 1 conversion on channel 5
 800029e:	f443 73a0 	orr.w	r3, r3, #320	; 0x140
	ADC1->SQR1 = (ADC1->SQR1 & ~(ADC_SQR1_SQ1_Msk | ADC_SQR1_L_Msk))
 80002a2:	6313      	str	r3, [r2, #48]	; 0x30

	//enable interrupts for ADC
	ADC1->IER |= (ADC_IER_EOC);				//interrupt after conversion
 80002a4:	4b20      	ldr	r3, [pc, #128]	; (8000328 <ADC_Init+0x160>)
 80002a6:	685b      	ldr	r3, [r3, #4]
 80002a8:	4a1f      	ldr	r2, [pc, #124]	; (8000328 <ADC_Init+0x160>)
 80002aa:	f043 0304 	orr.w	r3, r3, #4
 80002ae:	6053      	str	r3, [r2, #4]
	ADC1->ISR &= ~(ADC_ISR_EOC);			//clear EOC flag
 80002b0:	4b1d      	ldr	r3, [pc, #116]	; (8000328 <ADC_Init+0x160>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	4a1c      	ldr	r2, [pc, #112]	; (8000328 <ADC_Init+0x160>)
 80002b6:	f023 0304 	bic.w	r3, r3, #4
 80002ba:	6013      	str	r3, [r2, #0]
	NVIC->ISER[0] = (1 << (ADC1_2_IRQn & 0x1F));
 80002bc:	4b1b      	ldr	r3, [pc, #108]	; (800032c <ADC_Init+0x164>)
 80002be:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80002c2:	601a      	str	r2, [r3, #0]
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80002c4:	b662      	cpsie	i
}
 80002c6:	bf00      	nop
	__enable_irq();

	//configure GPIO pin PA0
	RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOAEN);	//turn on clock for GPIO (PA0 = ADC1_IN5)
 80002c8:	4b15      	ldr	r3, [pc, #84]	; (8000320 <ADC_Init+0x158>)
 80002ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002cc:	4a14      	ldr	r2, [pc, #80]	; (8000320 <ADC_Init+0x158>)
 80002ce:	f043 0301 	orr.w	r3, r3, #1
 80002d2:	64d3      	str	r3, [r2, #76]	; 0x4c
	GPIOA->AFR[0] = (GPIOA->AFR[0] & ~(GPIO_AFRL_AFSEL0)) | (7 << GPIO_AFRL_AFSEL0_Pos);
 80002d4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002d8:	6a1b      	ldr	r3, [r3, #32]
 80002da:	f023 030f 	bic.w	r3, r3, #15
 80002de:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002e2:	f043 0307 	orr.w	r3, r3, #7
 80002e6:	6213      	str	r3, [r2, #32]
	GPIOA->MODER |= (GPIO_MODER_MODE0);		//analog mode for PA0
 80002e8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002f2:	f043 0303 	orr.w	r3, r3, #3
 80002f6:	6013      	str	r3, [r2, #0]
	GPIOA->ASCR |= GPIO_ASCR_ASC0;			//set PA0 to analog
 80002f8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80002fe:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000302:	f043 0301 	orr.w	r3, r3, #1
 8000306:	62d3      	str	r3, [r2, #44]	; 0x2c

	ADC1->CR |= ADC_CR_ADSTART;				//start conversion
 8000308:	4b07      	ldr	r3, [pc, #28]	; (8000328 <ADC_Init+0x160>)
 800030a:	689b      	ldr	r3, [r3, #8]
 800030c:	4a06      	ldr	r2, [pc, #24]	; (8000328 <ADC_Init+0x160>)
 800030e:	f043 0304 	orr.w	r3, r3, #4
 8000312:	6093      	str	r3, [r2, #8]
//	ADC1->ISR &= ~(ADC_ISR_EOC);							//End of conversion flag not set
//	ADC1->CR |= (ADC_CR_ADEN | ADC_CR_ADSTART); 			//ADC enable control & start of
//															//  regular conversion
//	ADC1->CFGR &= ~(ADC_CFGR_EXTEN_0 | ADC_CFGR_EXTEN_1);	//Conversion will start immediately
															//  for software trigger config.
}
 8000314:	bf00      	nop
 8000316:	370c      	adds	r7, #12
 8000318:	46bd      	mov	sp, r7
 800031a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031e:	4770      	bx	lr
 8000320:	40021000 	.word	0x40021000
 8000324:	50040300 	.word	0x50040300
 8000328:	50040000 	.word	0x50040000
 800032c:	e000e100 	.word	0xe000e100

08000330 <ADC1_2_IRQHandler>:

void ADC1_2_IRQHandler(void) {
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0

	if(ADC1->ISR & ADC_ISR_EOC) {			//check for ADC conversion
 8000334:	4b11      	ldr	r3, [pc, #68]	; (800037c <ADC1_2_IRQHandler+0x4c>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	f003 0304 	and.w	r3, r3, #4
 800033c:	2b00      	cmp	r3, #0
 800033e:	d018      	beq.n	8000372 <ADC1_2_IRQHandler+0x42>
		if(count < 20) {
 8000340:	4b0f      	ldr	r3, [pc, #60]	; (8000380 <ADC1_2_IRQHandler+0x50>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	2b13      	cmp	r3, #19
 8000346:	dc14      	bgt.n	8000372 <ADC1_2_IRQHandler+0x42>
			ADC_value = ADC1->DR;
 8000348:	4b0c      	ldr	r3, [pc, #48]	; (800037c <ADC1_2_IRQHandler+0x4c>)
 800034a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800034c:	b29a      	uxth	r2, r3
 800034e:	4b0d      	ldr	r3, [pc, #52]	; (8000384 <ADC1_2_IRQHandler+0x54>)
 8000350:	801a      	strh	r2, [r3, #0]
			ADC_buf[count] = ADC_value;
 8000352:	4b0b      	ldr	r3, [pc, #44]	; (8000380 <ADC1_2_IRQHandler+0x50>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	4a0b      	ldr	r2, [pc, #44]	; (8000384 <ADC1_2_IRQHandler+0x54>)
 8000358:	8812      	ldrh	r2, [r2, #0]
 800035a:	b291      	uxth	r1, r2
 800035c:	4a0a      	ldr	r2, [pc, #40]	; (8000388 <ADC1_2_IRQHandler+0x58>)
 800035e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			ADC_flag = 1;
 8000362:	4b0a      	ldr	r3, [pc, #40]	; (800038c <ADC1_2_IRQHandler+0x5c>)
 8000364:	2201      	movs	r2, #1
 8000366:	701a      	strb	r2, [r3, #0]
			count++;
 8000368:	4b05      	ldr	r3, [pc, #20]	; (8000380 <ADC1_2_IRQHandler+0x50>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	3301      	adds	r3, #1
 800036e:	4a04      	ldr	r2, [pc, #16]	; (8000380 <ADC1_2_IRQHandler+0x50>)
 8000370:	6013      	str	r3, [r2, #0]
		}

	}
}
 8000372:	bf00      	nop
 8000374:	46bd      	mov	sp, r7
 8000376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037a:	4770      	bx	lr
 800037c:	50040000 	.word	0x50040000
 8000380:	20000034 	.word	0x20000034
 8000384:	20000028 	.word	0x20000028
 8000388:	2000003c 	.word	0x2000003c
 800038c:	2000002a 	.word	0x2000002a

08000390 <get_max_value>:
/**
  * @brief  The application entry point.
  * @retval int
  */

uint32_t get_max_value(void) {
 8000390:	b480      	push	{r7}
 8000392:	b085      	sub	sp, #20
 8000394:	af00      	add	r7, sp, #0

	uint32_t max_val;
	uint32_t size;
	max_val = ADC_buf[0];
 8000396:	4b13      	ldr	r3, [pc, #76]	; (80003e4 <get_max_value+0x54>)
 8000398:	881b      	ldrh	r3, [r3, #0]
 800039a:	b29b      	uxth	r3, r3
 800039c:	60fb      	str	r3, [r7, #12]
	size = sizeof(ADC_buf) / sizeof(ADC_buf[0]);
 800039e:	2314      	movs	r3, #20
 80003a0:	607b      	str	r3, [r7, #4]

	for(uint32_t i = 0; i < size; i++) {
 80003a2:	2300      	movs	r3, #0
 80003a4:	60bb      	str	r3, [r7, #8]
 80003a6:	e011      	b.n	80003cc <get_max_value+0x3c>
		if(ADC_buf[i] > max_val) {
 80003a8:	4a0e      	ldr	r2, [pc, #56]	; (80003e4 <get_max_value+0x54>)
 80003aa:	68bb      	ldr	r3, [r7, #8]
 80003ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80003b0:	b29b      	uxth	r3, r3
 80003b2:	461a      	mov	r2, r3
 80003b4:	68fb      	ldr	r3, [r7, #12]
 80003b6:	4293      	cmp	r3, r2
 80003b8:	d205      	bcs.n	80003c6 <get_max_value+0x36>
			max_val = ADC_buf[i];
 80003ba:	4a0a      	ldr	r2, [pc, #40]	; (80003e4 <get_max_value+0x54>)
 80003bc:	68bb      	ldr	r3, [r7, #8]
 80003be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80003c2:	b29b      	uxth	r3, r3
 80003c4:	60fb      	str	r3, [r7, #12]
	for(uint32_t i = 0; i < size; i++) {
 80003c6:	68bb      	ldr	r3, [r7, #8]
 80003c8:	3301      	adds	r3, #1
 80003ca:	60bb      	str	r3, [r7, #8]
 80003cc:	68ba      	ldr	r2, [r7, #8]
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	429a      	cmp	r2, r3
 80003d2:	d3e9      	bcc.n	80003a8 <get_max_value+0x18>
		}

	}

	return max_val;
 80003d4:	68fb      	ldr	r3, [r7, #12]
}
 80003d6:	4618      	mov	r0, r3
 80003d8:	3714      	adds	r7, #20
 80003da:	46bd      	mov	sp, r7
 80003dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e0:	4770      	bx	lr
 80003e2:	bf00      	nop
 80003e4:	2000003c 	.word	0x2000003c

080003e8 <get_min_value>:

uint32_t get_min_value(void) {
 80003e8:	b480      	push	{r7}
 80003ea:	b085      	sub	sp, #20
 80003ec:	af00      	add	r7, sp, #0

	uint32_t min_val;
	uint32_t size;
	min_val = ADC_buf[0];
 80003ee:	4b13      	ldr	r3, [pc, #76]	; (800043c <get_min_value+0x54>)
 80003f0:	881b      	ldrh	r3, [r3, #0]
 80003f2:	b29b      	uxth	r3, r3
 80003f4:	60fb      	str	r3, [r7, #12]
	size = sizeof(ADC_buf) / sizeof(ADC_buf[0]);
 80003f6:	2314      	movs	r3, #20
 80003f8:	607b      	str	r3, [r7, #4]

	for(uint32_t i = 0; i < size; i++) {
 80003fa:	2300      	movs	r3, #0
 80003fc:	60bb      	str	r3, [r7, #8]
 80003fe:	e011      	b.n	8000424 <get_min_value+0x3c>
		if(ADC_buf[i] < min_val) {
 8000400:	4a0e      	ldr	r2, [pc, #56]	; (800043c <get_min_value+0x54>)
 8000402:	68bb      	ldr	r3, [r7, #8]
 8000404:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000408:	b29b      	uxth	r3, r3
 800040a:	461a      	mov	r2, r3
 800040c:	68fb      	ldr	r3, [r7, #12]
 800040e:	4293      	cmp	r3, r2
 8000410:	d905      	bls.n	800041e <get_min_value+0x36>
			min_val = ADC_buf[i];
 8000412:	4a0a      	ldr	r2, [pc, #40]	; (800043c <get_min_value+0x54>)
 8000414:	68bb      	ldr	r3, [r7, #8]
 8000416:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800041a:	b29b      	uxth	r3, r3
 800041c:	60fb      	str	r3, [r7, #12]
	for(uint32_t i = 0; i < size; i++) {
 800041e:	68bb      	ldr	r3, [r7, #8]
 8000420:	3301      	adds	r3, #1
 8000422:	60bb      	str	r3, [r7, #8]
 8000424:	68ba      	ldr	r2, [r7, #8]
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	429a      	cmp	r2, r3
 800042a:	d3e9      	bcc.n	8000400 <get_min_value+0x18>
		}

	}

	return min_val;
 800042c:	68fb      	ldr	r3, [r7, #12]
}
 800042e:	4618      	mov	r0, r3
 8000430:	3714      	adds	r7, #20
 8000432:	46bd      	mov	sp, r7
 8000434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000438:	4770      	bx	lr
 800043a:	bf00      	nop
 800043c:	2000003c 	.word	0x2000003c

08000440 <get_ave_value>:

uint32_t get_ave_value(void) {
 8000440:	b480      	push	{r7}
 8000442:	b085      	sub	sp, #20
 8000444:	af00      	add	r7, sp, #0

	uint32_t ave_val;
	uint32_t size;
	ave_val = 0;
 8000446:	2300      	movs	r3, #0
 8000448:	60fb      	str	r3, [r7, #12]
	size = sizeof(ADC_buf) / sizeof(ADC_buf[0]);
 800044a:	2314      	movs	r3, #20
 800044c:	607b      	str	r3, [r7, #4]

	for(uint32_t i = 0; i < size; i++) {
 800044e:	2300      	movs	r3, #0
 8000450:	60bb      	str	r3, [r7, #8]
 8000452:	e00b      	b.n	800046c <get_ave_value+0x2c>
		ave_val += ADC_buf[i];
 8000454:	4a0e      	ldr	r2, [pc, #56]	; (8000490 <get_ave_value+0x50>)
 8000456:	68bb      	ldr	r3, [r7, #8]
 8000458:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800045c:	b29b      	uxth	r3, r3
 800045e:	461a      	mov	r2, r3
 8000460:	68fb      	ldr	r3, [r7, #12]
 8000462:	4413      	add	r3, r2
 8000464:	60fb      	str	r3, [r7, #12]
	for(uint32_t i = 0; i < size; i++) {
 8000466:	68bb      	ldr	r3, [r7, #8]
 8000468:	3301      	adds	r3, #1
 800046a:	60bb      	str	r3, [r7, #8]
 800046c:	68ba      	ldr	r2, [r7, #8]
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	429a      	cmp	r2, r3
 8000472:	d3ef      	bcc.n	8000454 <get_ave_value+0x14>
	}
	ave_val /= 20;
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	4a07      	ldr	r2, [pc, #28]	; (8000494 <get_ave_value+0x54>)
 8000478:	fba2 2303 	umull	r2, r3, r2, r3
 800047c:	091b      	lsrs	r3, r3, #4
 800047e:	60fb      	str	r3, [r7, #12]

	return ave_val;
 8000480:	68fb      	ldr	r3, [r7, #12]
}
 8000482:	4618      	mov	r0, r3
 8000484:	3714      	adds	r7, #20
 8000486:	46bd      	mov	sp, r7
 8000488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048c:	4770      	bx	lr
 800048e:	bf00      	nop
 8000490:	2000003c 	.word	0x2000003c
 8000494:	cccccccd 	.word	0xcccccccd

08000498 <main>:

int main(void)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b082      	sub	sp, #8
 800049c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800049e:	f000 f92c 	bl	80006fa <HAL_Init>
  ADC_Init();
 80004a2:	f7ff fe91 	bl	80001c8 <ADC_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004a6:	f000 f833 	bl	8000510 <SystemClock_Config>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {

	  if(ADC_flag == 1) {				//check global flag
 80004aa:	4b13      	ldr	r3, [pc, #76]	; (80004f8 <main+0x60>)
 80004ac:	781b      	ldrb	r3, [r3, #0]
 80004ae:	b2db      	uxtb	r3, r3
 80004b0:	2b01      	cmp	r3, #1
 80004b2:	d108      	bne.n	80004c6 <main+0x2e>
		  ADC_flag = 0;					//clear flag
 80004b4:	4b10      	ldr	r3, [pc, #64]	; (80004f8 <main+0x60>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	701a      	strb	r2, [r3, #0]
		  ADC1->CR |= ADC_CR_ADSTART;	//start a new conversion
 80004ba:	4b10      	ldr	r3, [pc, #64]	; (80004fc <main+0x64>)
 80004bc:	689b      	ldr	r3, [r3, #8]
 80004be:	4a0f      	ldr	r2, [pc, #60]	; (80004fc <main+0x64>)
 80004c0:	f043 0304 	orr.w	r3, r3, #4
 80004c4:	6093      	str	r3, [r2, #8]
	  }
	  if(count == 20) {
 80004c6:	4b0e      	ldr	r3, [pc, #56]	; (8000500 <main+0x68>)
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	2b14      	cmp	r3, #20
 80004cc:	d1ed      	bne.n	80004aa <main+0x12>
		  max = get_max_value();
 80004ce:	f7ff ff5f 	bl	8000390 <get_max_value>
 80004d2:	4603      	mov	r3, r0
 80004d4:	b29a      	uxth	r2, r3
 80004d6:	4b0b      	ldr	r3, [pc, #44]	; (8000504 <main+0x6c>)
 80004d8:	801a      	strh	r2, [r3, #0]
		  min = get_min_value();
 80004da:	f7ff ff85 	bl	80003e8 <get_min_value>
 80004de:	4603      	mov	r3, r0
 80004e0:	b29a      	uxth	r2, r3
 80004e2:	4b09      	ldr	r3, [pc, #36]	; (8000508 <main+0x70>)
 80004e4:	801a      	strh	r2, [r3, #0]
		  ave = get_ave_value();
 80004e6:	f7ff ffab 	bl	8000440 <get_ave_value>
 80004ea:	4603      	mov	r3, r0
 80004ec:	b29a      	uxth	r2, r3
 80004ee:	4b07      	ldr	r3, [pc, #28]	; (800050c <main+0x74>)
 80004f0:	801a      	strh	r2, [r3, #0]
		  uint32_t done  = 1;
 80004f2:	2301      	movs	r3, #1
 80004f4:	607b      	str	r3, [r7, #4]
	  if(ADC_flag == 1) {				//check global flag
 80004f6:	e7d8      	b.n	80004aa <main+0x12>
 80004f8:	2000002a 	.word	0x2000002a
 80004fc:	50040000 	.word	0x50040000
 8000500:	20000034 	.word	0x20000034
 8000504:	2000002e 	.word	0x2000002e
 8000508:	2000002c 	.word	0x2000002c
 800050c:	20000030 	.word	0x20000030

08000510 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b096      	sub	sp, #88	; 0x58
 8000514:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000516:	f107 0314 	add.w	r3, r7, #20
 800051a:	2244      	movs	r2, #68	; 0x44
 800051c:	2100      	movs	r1, #0
 800051e:	4618      	mov	r0, r3
 8000520:	f001 f882 	bl	8001628 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000524:	463b      	mov	r3, r7
 8000526:	2200      	movs	r2, #0
 8000528:	601a      	str	r2, [r3, #0]
 800052a:	605a      	str	r2, [r3, #4]
 800052c:	609a      	str	r2, [r3, #8]
 800052e:	60da      	str	r2, [r3, #12]
 8000530:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000532:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000536:	f000 fa49 	bl	80009cc <HAL_PWREx_ControlVoltageScaling>
 800053a:	4603      	mov	r3, r0
 800053c:	2b00      	cmp	r3, #0
 800053e:	d001      	beq.n	8000544 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000540:	f000 f82c 	bl	800059c <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000544:	2310      	movs	r3, #16
 8000546:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000548:	2301      	movs	r3, #1
 800054a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800054c:	2300      	movs	r3, #0
 800054e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000550:	2360      	movs	r3, #96	; 0x60
 8000552:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000554:	2300      	movs	r3, #0
 8000556:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000558:	f107 0314 	add.w	r3, r7, #20
 800055c:	4618      	mov	r0, r3
 800055e:	f000 fa8b 	bl	8000a78 <HAL_RCC_OscConfig>
 8000562:	4603      	mov	r3, r0
 8000564:	2b00      	cmp	r3, #0
 8000566:	d001      	beq.n	800056c <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000568:	f000 f818 	bl	800059c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800056c:	230f      	movs	r3, #15
 800056e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000570:	2300      	movs	r3, #0
 8000572:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000574:	2300      	movs	r3, #0
 8000576:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000578:	2300      	movs	r3, #0
 800057a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800057c:	2300      	movs	r3, #0
 800057e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000580:	463b      	mov	r3, r7
 8000582:	2100      	movs	r1, #0
 8000584:	4618      	mov	r0, r3
 8000586:	f000 fe5d 	bl	8001244 <HAL_RCC_ClockConfig>
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	d001      	beq.n	8000594 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000590:	f000 f804 	bl	800059c <Error_Handler>
  }
}
 8000594:	bf00      	nop
 8000596:	3758      	adds	r7, #88	; 0x58
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}

0800059c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005a0:	b672      	cpsid	i
}
 80005a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005a4:	e7fe      	b.n	80005a4 <Error_Handler+0x8>
	...

080005a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	b083      	sub	sp, #12
 80005ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005ae:	4b0f      	ldr	r3, [pc, #60]	; (80005ec <HAL_MspInit+0x44>)
 80005b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005b2:	4a0e      	ldr	r2, [pc, #56]	; (80005ec <HAL_MspInit+0x44>)
 80005b4:	f043 0301 	orr.w	r3, r3, #1
 80005b8:	6613      	str	r3, [r2, #96]	; 0x60
 80005ba:	4b0c      	ldr	r3, [pc, #48]	; (80005ec <HAL_MspInit+0x44>)
 80005bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005be:	f003 0301 	and.w	r3, r3, #1
 80005c2:	607b      	str	r3, [r7, #4]
 80005c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c6:	4b09      	ldr	r3, [pc, #36]	; (80005ec <HAL_MspInit+0x44>)
 80005c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80005ca:	4a08      	ldr	r2, [pc, #32]	; (80005ec <HAL_MspInit+0x44>)
 80005cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005d0:	6593      	str	r3, [r2, #88]	; 0x58
 80005d2:	4b06      	ldr	r3, [pc, #24]	; (80005ec <HAL_MspInit+0x44>)
 80005d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80005d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005da:	603b      	str	r3, [r7, #0]
 80005dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005de:	bf00      	nop
 80005e0:	370c      	adds	r7, #12
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	40021000 	.word	0x40021000

080005f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005f4:	e7fe      	b.n	80005f4 <NMI_Handler+0x4>

080005f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005f6:	b480      	push	{r7}
 80005f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005fa:	e7fe      	b.n	80005fa <HardFault_Handler+0x4>

080005fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000600:	e7fe      	b.n	8000600 <MemManage_Handler+0x4>

08000602 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000602:	b480      	push	{r7}
 8000604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000606:	e7fe      	b.n	8000606 <BusFault_Handler+0x4>

08000608 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800060c:	e7fe      	b.n	800060c <UsageFault_Handler+0x4>

0800060e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800060e:	b480      	push	{r7}
 8000610:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000612:	bf00      	nop
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr

0800061c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000620:	bf00      	nop
 8000622:	46bd      	mov	sp, r7
 8000624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000628:	4770      	bx	lr

0800062a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800062a:	b480      	push	{r7}
 800062c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800062e:	bf00      	nop
 8000630:	46bd      	mov	sp, r7
 8000632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000636:	4770      	bx	lr

08000638 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800063c:	f000 f8b2 	bl	80007a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000640:	bf00      	nop
 8000642:	bd80      	pop	{r7, pc}

08000644 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000648:	4b15      	ldr	r3, [pc, #84]	; (80006a0 <SystemInit+0x5c>)
 800064a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800064e:	4a14      	ldr	r2, [pc, #80]	; (80006a0 <SystemInit+0x5c>)
 8000650:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000654:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000658:	4b12      	ldr	r3, [pc, #72]	; (80006a4 <SystemInit+0x60>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a11      	ldr	r2, [pc, #68]	; (80006a4 <SystemInit+0x60>)
 800065e:	f043 0301 	orr.w	r3, r3, #1
 8000662:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000664:	4b0f      	ldr	r3, [pc, #60]	; (80006a4 <SystemInit+0x60>)
 8000666:	2200      	movs	r2, #0
 8000668:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800066a:	4b0e      	ldr	r3, [pc, #56]	; (80006a4 <SystemInit+0x60>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	4a0d      	ldr	r2, [pc, #52]	; (80006a4 <SystemInit+0x60>)
 8000670:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000674:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000678:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800067a:	4b0a      	ldr	r3, [pc, #40]	; (80006a4 <SystemInit+0x60>)
 800067c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000680:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000682:	4b08      	ldr	r3, [pc, #32]	; (80006a4 <SystemInit+0x60>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	4a07      	ldr	r2, [pc, #28]	; (80006a4 <SystemInit+0x60>)
 8000688:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800068c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800068e:	4b05      	ldr	r3, [pc, #20]	; (80006a4 <SystemInit+0x60>)
 8000690:	2200      	movs	r2, #0
 8000692:	619a      	str	r2, [r3, #24]
}
 8000694:	bf00      	nop
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop
 80006a0:	e000ed00 	.word	0xe000ed00
 80006a4:	40021000 	.word	0x40021000

080006a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80006a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80006e0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80006ac:	f7ff ffca 	bl	8000644 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80006b0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80006b2:	e003      	b.n	80006bc <LoopCopyDataInit>

080006b4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80006b4:	4b0b      	ldr	r3, [pc, #44]	; (80006e4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80006b6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80006b8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80006ba:	3104      	adds	r1, #4

080006bc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80006bc:	480a      	ldr	r0, [pc, #40]	; (80006e8 <LoopForever+0xa>)
	ldr	r3, =_edata
 80006be:	4b0b      	ldr	r3, [pc, #44]	; (80006ec <LoopForever+0xe>)
	adds	r2, r0, r1
 80006c0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80006c2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80006c4:	d3f6      	bcc.n	80006b4 <CopyDataInit>
	ldr	r2, =_sbss
 80006c6:	4a0a      	ldr	r2, [pc, #40]	; (80006f0 <LoopForever+0x12>)
	b	LoopFillZerobss
 80006c8:	e002      	b.n	80006d0 <LoopFillZerobss>

080006ca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80006ca:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80006cc:	f842 3b04 	str.w	r3, [r2], #4

080006d0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80006d0:	4b08      	ldr	r3, [pc, #32]	; (80006f4 <LoopForever+0x16>)
	cmp	r2, r3
 80006d2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80006d4:	d3f9      	bcc.n	80006ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006d6:	f000 ff83 	bl	80015e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006da:	f7ff fedd 	bl	8000498 <main>

080006de <LoopForever>:

LoopForever:
    b LoopForever
 80006de:	e7fe      	b.n	80006de <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80006e0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80006e4:	08001698 	.word	0x08001698
	ldr	r0, =_sdata
 80006e8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80006ec:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 80006f0:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 80006f4:	20000068 	.word	0x20000068

080006f8 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80006f8:	e7fe      	b.n	80006f8 <ADC3_IRQHandler>

080006fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006fa:	b580      	push	{r7, lr}
 80006fc:	b082      	sub	sp, #8
 80006fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000700:	2300      	movs	r3, #0
 8000702:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000704:	2003      	movs	r0, #3
 8000706:	f000 f91f 	bl	8000948 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800070a:	200f      	movs	r0, #15
 800070c:	f000 f80e 	bl	800072c <HAL_InitTick>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d002      	beq.n	800071c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000716:	2301      	movs	r3, #1
 8000718:	71fb      	strb	r3, [r7, #7]
 800071a:	e001      	b.n	8000720 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800071c:	f7ff ff44 	bl	80005a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000720:	79fb      	ldrb	r3, [r7, #7]
}
 8000722:	4618      	mov	r0, r3
 8000724:	3708      	adds	r7, #8
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
	...

0800072c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000734:	2300      	movs	r3, #0
 8000736:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000738:	4b17      	ldr	r3, [pc, #92]	; (8000798 <HAL_InitTick+0x6c>)
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d023      	beq.n	8000788 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000740:	4b16      	ldr	r3, [pc, #88]	; (800079c <HAL_InitTick+0x70>)
 8000742:	681a      	ldr	r2, [r3, #0]
 8000744:	4b14      	ldr	r3, [pc, #80]	; (8000798 <HAL_InitTick+0x6c>)
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	4619      	mov	r1, r3
 800074a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800074e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000752:	fbb2 f3f3 	udiv	r3, r2, r3
 8000756:	4618      	mov	r0, r3
 8000758:	f000 f91d 	bl	8000996 <HAL_SYSTICK_Config>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d10f      	bne.n	8000782 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	2b0f      	cmp	r3, #15
 8000766:	d809      	bhi.n	800077c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000768:	2200      	movs	r2, #0
 800076a:	6879      	ldr	r1, [r7, #4]
 800076c:	f04f 30ff 	mov.w	r0, #4294967295
 8000770:	f000 f8f5 	bl	800095e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000774:	4a0a      	ldr	r2, [pc, #40]	; (80007a0 <HAL_InitTick+0x74>)
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	6013      	str	r3, [r2, #0]
 800077a:	e007      	b.n	800078c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800077c:	2301      	movs	r3, #1
 800077e:	73fb      	strb	r3, [r7, #15]
 8000780:	e004      	b.n	800078c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000782:	2301      	movs	r3, #1
 8000784:	73fb      	strb	r3, [r7, #15]
 8000786:	e001      	b.n	800078c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000788:	2301      	movs	r3, #1
 800078a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800078c:	7bfb      	ldrb	r3, [r7, #15]
}
 800078e:	4618      	mov	r0, r3
 8000790:	3710      	adds	r7, #16
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	20000008 	.word	0x20000008
 800079c:	20000000 	.word	0x20000000
 80007a0:	20000004 	.word	0x20000004

080007a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007a8:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <HAL_IncTick+0x20>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	461a      	mov	r2, r3
 80007ae:	4b06      	ldr	r3, [pc, #24]	; (80007c8 <HAL_IncTick+0x24>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	4413      	add	r3, r2
 80007b4:	4a04      	ldr	r2, [pc, #16]	; (80007c8 <HAL_IncTick+0x24>)
 80007b6:	6013      	str	r3, [r2, #0]
}
 80007b8:	bf00      	nop
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	20000008 	.word	0x20000008
 80007c8:	20000064 	.word	0x20000064

080007cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  return uwTick;
 80007d0:	4b03      	ldr	r3, [pc, #12]	; (80007e0 <HAL_GetTick+0x14>)
 80007d2:	681b      	ldr	r3, [r3, #0]
}
 80007d4:	4618      	mov	r0, r3
 80007d6:	46bd      	mov	sp, r7
 80007d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	20000064 	.word	0x20000064

080007e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b085      	sub	sp, #20
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	f003 0307 	and.w	r3, r3, #7
 80007f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007f4:	4b0c      	ldr	r3, [pc, #48]	; (8000828 <__NVIC_SetPriorityGrouping+0x44>)
 80007f6:	68db      	ldr	r3, [r3, #12]
 80007f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007fa:	68ba      	ldr	r2, [r7, #8]
 80007fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000800:	4013      	ands	r3, r2
 8000802:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000808:	68bb      	ldr	r3, [r7, #8]
 800080a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800080c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000810:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000814:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000816:	4a04      	ldr	r2, [pc, #16]	; (8000828 <__NVIC_SetPriorityGrouping+0x44>)
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	60d3      	str	r3, [r2, #12]
}
 800081c:	bf00      	nop
 800081e:	3714      	adds	r7, #20
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr
 8000828:	e000ed00 	.word	0xe000ed00

0800082c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000830:	4b04      	ldr	r3, [pc, #16]	; (8000844 <__NVIC_GetPriorityGrouping+0x18>)
 8000832:	68db      	ldr	r3, [r3, #12]
 8000834:	0a1b      	lsrs	r3, r3, #8
 8000836:	f003 0307 	and.w	r3, r3, #7
}
 800083a:	4618      	mov	r0, r3
 800083c:	46bd      	mov	sp, r7
 800083e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000842:	4770      	bx	lr
 8000844:	e000ed00 	.word	0xe000ed00

08000848 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	4603      	mov	r3, r0
 8000850:	6039      	str	r1, [r7, #0]
 8000852:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000854:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000858:	2b00      	cmp	r3, #0
 800085a:	db0a      	blt.n	8000872 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	b2da      	uxtb	r2, r3
 8000860:	490c      	ldr	r1, [pc, #48]	; (8000894 <__NVIC_SetPriority+0x4c>)
 8000862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000866:	0112      	lsls	r2, r2, #4
 8000868:	b2d2      	uxtb	r2, r2
 800086a:	440b      	add	r3, r1
 800086c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000870:	e00a      	b.n	8000888 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	b2da      	uxtb	r2, r3
 8000876:	4908      	ldr	r1, [pc, #32]	; (8000898 <__NVIC_SetPriority+0x50>)
 8000878:	79fb      	ldrb	r3, [r7, #7]
 800087a:	f003 030f 	and.w	r3, r3, #15
 800087e:	3b04      	subs	r3, #4
 8000880:	0112      	lsls	r2, r2, #4
 8000882:	b2d2      	uxtb	r2, r2
 8000884:	440b      	add	r3, r1
 8000886:	761a      	strb	r2, [r3, #24]
}
 8000888:	bf00      	nop
 800088a:	370c      	adds	r7, #12
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr
 8000894:	e000e100 	.word	0xe000e100
 8000898:	e000ed00 	.word	0xe000ed00

0800089c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800089c:	b480      	push	{r7}
 800089e:	b089      	sub	sp, #36	; 0x24
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	60f8      	str	r0, [r7, #12]
 80008a4:	60b9      	str	r1, [r7, #8]
 80008a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	f003 0307 	and.w	r3, r3, #7
 80008ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008b0:	69fb      	ldr	r3, [r7, #28]
 80008b2:	f1c3 0307 	rsb	r3, r3, #7
 80008b6:	2b04      	cmp	r3, #4
 80008b8:	bf28      	it	cs
 80008ba:	2304      	movcs	r3, #4
 80008bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008be:	69fb      	ldr	r3, [r7, #28]
 80008c0:	3304      	adds	r3, #4
 80008c2:	2b06      	cmp	r3, #6
 80008c4:	d902      	bls.n	80008cc <NVIC_EncodePriority+0x30>
 80008c6:	69fb      	ldr	r3, [r7, #28]
 80008c8:	3b03      	subs	r3, #3
 80008ca:	e000      	b.n	80008ce <NVIC_EncodePriority+0x32>
 80008cc:	2300      	movs	r3, #0
 80008ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008d0:	f04f 32ff 	mov.w	r2, #4294967295
 80008d4:	69bb      	ldr	r3, [r7, #24]
 80008d6:	fa02 f303 	lsl.w	r3, r2, r3
 80008da:	43da      	mvns	r2, r3
 80008dc:	68bb      	ldr	r3, [r7, #8]
 80008de:	401a      	ands	r2, r3
 80008e0:	697b      	ldr	r3, [r7, #20]
 80008e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008e4:	f04f 31ff 	mov.w	r1, #4294967295
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	fa01 f303 	lsl.w	r3, r1, r3
 80008ee:	43d9      	mvns	r1, r3
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008f4:	4313      	orrs	r3, r2
         );
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3724      	adds	r7, #36	; 0x24
 80008fa:	46bd      	mov	sp, r7
 80008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000900:	4770      	bx	lr
	...

08000904 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	3b01      	subs	r3, #1
 8000910:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000914:	d301      	bcc.n	800091a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000916:	2301      	movs	r3, #1
 8000918:	e00f      	b.n	800093a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800091a:	4a0a      	ldr	r2, [pc, #40]	; (8000944 <SysTick_Config+0x40>)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	3b01      	subs	r3, #1
 8000920:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000922:	210f      	movs	r1, #15
 8000924:	f04f 30ff 	mov.w	r0, #4294967295
 8000928:	f7ff ff8e 	bl	8000848 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800092c:	4b05      	ldr	r3, [pc, #20]	; (8000944 <SysTick_Config+0x40>)
 800092e:	2200      	movs	r2, #0
 8000930:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000932:	4b04      	ldr	r3, [pc, #16]	; (8000944 <SysTick_Config+0x40>)
 8000934:	2207      	movs	r2, #7
 8000936:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000938:	2300      	movs	r3, #0
}
 800093a:	4618      	mov	r0, r3
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	e000e010 	.word	0xe000e010

08000948 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000950:	6878      	ldr	r0, [r7, #4]
 8000952:	f7ff ff47 	bl	80007e4 <__NVIC_SetPriorityGrouping>
}
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}

0800095e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800095e:	b580      	push	{r7, lr}
 8000960:	b086      	sub	sp, #24
 8000962:	af00      	add	r7, sp, #0
 8000964:	4603      	mov	r3, r0
 8000966:	60b9      	str	r1, [r7, #8]
 8000968:	607a      	str	r2, [r7, #4]
 800096a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800096c:	2300      	movs	r3, #0
 800096e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000970:	f7ff ff5c 	bl	800082c <__NVIC_GetPriorityGrouping>
 8000974:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000976:	687a      	ldr	r2, [r7, #4]
 8000978:	68b9      	ldr	r1, [r7, #8]
 800097a:	6978      	ldr	r0, [r7, #20]
 800097c:	f7ff ff8e 	bl	800089c <NVIC_EncodePriority>
 8000980:	4602      	mov	r2, r0
 8000982:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000986:	4611      	mov	r1, r2
 8000988:	4618      	mov	r0, r3
 800098a:	f7ff ff5d 	bl	8000848 <__NVIC_SetPriority>
}
 800098e:	bf00      	nop
 8000990:	3718      	adds	r7, #24
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}

08000996 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000996:	b580      	push	{r7, lr}
 8000998:	b082      	sub	sp, #8
 800099a:	af00      	add	r7, sp, #0
 800099c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800099e:	6878      	ldr	r0, [r7, #4]
 80009a0:	f7ff ffb0 	bl	8000904 <SysTick_Config>
 80009a4:	4603      	mov	r3, r0
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	3708      	adds	r7, #8
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
	...

080009b0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80009b4:	4b04      	ldr	r3, [pc, #16]	; (80009c8 <HAL_PWREx_GetVoltageRange+0x18>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80009bc:	4618      	mov	r0, r3
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	40007000 	.word	0x40007000

080009cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b085      	sub	sp, #20
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80009da:	d130      	bne.n	8000a3e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80009dc:	4b23      	ldr	r3, [pc, #140]	; (8000a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80009e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80009e8:	d038      	beq.n	8000a5c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80009ea:	4b20      	ldr	r3, [pc, #128]	; (8000a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80009f2:	4a1e      	ldr	r2, [pc, #120]	; (8000a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80009f4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009f8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80009fa:	4b1d      	ldr	r3, [pc, #116]	; (8000a70 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	2232      	movs	r2, #50	; 0x32
 8000a00:	fb02 f303 	mul.w	r3, r2, r3
 8000a04:	4a1b      	ldr	r2, [pc, #108]	; (8000a74 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000a06:	fba2 2303 	umull	r2, r3, r2, r3
 8000a0a:	0c9b      	lsrs	r3, r3, #18
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000a10:	e002      	b.n	8000a18 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	3b01      	subs	r3, #1
 8000a16:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000a18:	4b14      	ldr	r3, [pc, #80]	; (8000a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a1a:	695b      	ldr	r3, [r3, #20]
 8000a1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000a24:	d102      	bne.n	8000a2c <HAL_PWREx_ControlVoltageScaling+0x60>
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d1f2      	bne.n	8000a12 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000a2c:	4b0f      	ldr	r3, [pc, #60]	; (8000a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a2e:	695b      	ldr	r3, [r3, #20]
 8000a30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000a38:	d110      	bne.n	8000a5c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000a3a:	2303      	movs	r3, #3
 8000a3c:	e00f      	b.n	8000a5e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000a3e:	4b0b      	ldr	r3, [pc, #44]	; (8000a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000a46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000a4a:	d007      	beq.n	8000a5c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000a4c:	4b07      	ldr	r3, [pc, #28]	; (8000a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000a54:	4a05      	ldr	r2, [pc, #20]	; (8000a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a5a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000a5c:	2300      	movs	r3, #0
}
 8000a5e:	4618      	mov	r0, r3
 8000a60:	3714      	adds	r7, #20
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop
 8000a6c:	40007000 	.word	0x40007000
 8000a70:	20000000 	.word	0x20000000
 8000a74:	431bde83 	.word	0x431bde83

08000a78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b088      	sub	sp, #32
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d101      	bne.n	8000a8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a86:	2301      	movs	r3, #1
 8000a88:	e3d4      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000a8a:	4ba1      	ldr	r3, [pc, #644]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000a8c:	689b      	ldr	r3, [r3, #8]
 8000a8e:	f003 030c 	and.w	r3, r3, #12
 8000a92:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000a94:	4b9e      	ldr	r3, [pc, #632]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000a96:	68db      	ldr	r3, [r3, #12]
 8000a98:	f003 0303 	and.w	r3, r3, #3
 8000a9c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	f003 0310 	and.w	r3, r3, #16
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	f000 80e4 	beq.w	8000c74 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000aac:	69bb      	ldr	r3, [r7, #24]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d007      	beq.n	8000ac2 <HAL_RCC_OscConfig+0x4a>
 8000ab2:	69bb      	ldr	r3, [r7, #24]
 8000ab4:	2b0c      	cmp	r3, #12
 8000ab6:	f040 808b 	bne.w	8000bd0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000aba:	697b      	ldr	r3, [r7, #20]
 8000abc:	2b01      	cmp	r3, #1
 8000abe:	f040 8087 	bne.w	8000bd0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000ac2:	4b93      	ldr	r3, [pc, #588]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	f003 0302 	and.w	r3, r3, #2
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d005      	beq.n	8000ada <HAL_RCC_OscConfig+0x62>
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	699b      	ldr	r3, [r3, #24]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d101      	bne.n	8000ada <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	e3ac      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	6a1a      	ldr	r2, [r3, #32]
 8000ade:	4b8c      	ldr	r3, [pc, #560]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	f003 0308 	and.w	r3, r3, #8
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d004      	beq.n	8000af4 <HAL_RCC_OscConfig+0x7c>
 8000aea:	4b89      	ldr	r3, [pc, #548]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000af2:	e005      	b.n	8000b00 <HAL_RCC_OscConfig+0x88>
 8000af4:	4b86      	ldr	r3, [pc, #536]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000af6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000afa:	091b      	lsrs	r3, r3, #4
 8000afc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d223      	bcs.n	8000b4c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	6a1b      	ldr	r3, [r3, #32]
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f000 fd09 	bl	8001520 <RCC_SetFlashLatencyFromMSIRange>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000b14:	2301      	movs	r3, #1
 8000b16:	e38d      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000b18:	4b7d      	ldr	r3, [pc, #500]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a7c      	ldr	r2, [pc, #496]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000b1e:	f043 0308 	orr.w	r3, r3, #8
 8000b22:	6013      	str	r3, [r2, #0]
 8000b24:	4b7a      	ldr	r3, [pc, #488]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	6a1b      	ldr	r3, [r3, #32]
 8000b30:	4977      	ldr	r1, [pc, #476]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000b32:	4313      	orrs	r3, r2
 8000b34:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b36:	4b76      	ldr	r3, [pc, #472]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000b38:	685b      	ldr	r3, [r3, #4]
 8000b3a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	69db      	ldr	r3, [r3, #28]
 8000b42:	021b      	lsls	r3, r3, #8
 8000b44:	4972      	ldr	r1, [pc, #456]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000b46:	4313      	orrs	r3, r2
 8000b48:	604b      	str	r3, [r1, #4]
 8000b4a:	e025      	b.n	8000b98 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000b4c:	4b70      	ldr	r3, [pc, #448]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a6f      	ldr	r2, [pc, #444]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000b52:	f043 0308 	orr.w	r3, r3, #8
 8000b56:	6013      	str	r3, [r2, #0]
 8000b58:	4b6d      	ldr	r3, [pc, #436]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	6a1b      	ldr	r3, [r3, #32]
 8000b64:	496a      	ldr	r1, [pc, #424]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000b66:	4313      	orrs	r3, r2
 8000b68:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b6a:	4b69      	ldr	r3, [pc, #420]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000b6c:	685b      	ldr	r3, [r3, #4]
 8000b6e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	69db      	ldr	r3, [r3, #28]
 8000b76:	021b      	lsls	r3, r3, #8
 8000b78:	4965      	ldr	r1, [pc, #404]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000b7e:	69bb      	ldr	r3, [r7, #24]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d109      	bne.n	8000b98 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	6a1b      	ldr	r3, [r3, #32]
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f000 fcc9 	bl	8001520 <RCC_SetFlashLatencyFromMSIRange>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000b94:	2301      	movs	r3, #1
 8000b96:	e34d      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000b98:	f000 fc36 	bl	8001408 <HAL_RCC_GetSysClockFreq>
 8000b9c:	4602      	mov	r2, r0
 8000b9e:	4b5c      	ldr	r3, [pc, #368]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000ba0:	689b      	ldr	r3, [r3, #8]
 8000ba2:	091b      	lsrs	r3, r3, #4
 8000ba4:	f003 030f 	and.w	r3, r3, #15
 8000ba8:	495a      	ldr	r1, [pc, #360]	; (8000d14 <HAL_RCC_OscConfig+0x29c>)
 8000baa:	5ccb      	ldrb	r3, [r1, r3]
 8000bac:	f003 031f 	and.w	r3, r3, #31
 8000bb0:	fa22 f303 	lsr.w	r3, r2, r3
 8000bb4:	4a58      	ldr	r2, [pc, #352]	; (8000d18 <HAL_RCC_OscConfig+0x2a0>)
 8000bb6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000bb8:	4b58      	ldr	r3, [pc, #352]	; (8000d1c <HAL_RCC_OscConfig+0x2a4>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f7ff fdb5 	bl	800072c <HAL_InitTick>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000bc6:	7bfb      	ldrb	r3, [r7, #15]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d052      	beq.n	8000c72 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000bcc:	7bfb      	ldrb	r3, [r7, #15]
 8000bce:	e331      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	699b      	ldr	r3, [r3, #24]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d032      	beq.n	8000c3e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000bd8:	4b4d      	ldr	r3, [pc, #308]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a4c      	ldr	r2, [pc, #304]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000bde:	f043 0301 	orr.w	r3, r3, #1
 8000be2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000be4:	f7ff fdf2 	bl	80007cc <HAL_GetTick>
 8000be8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000bea:	e008      	b.n	8000bfe <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000bec:	f7ff fdee 	bl	80007cc <HAL_GetTick>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	2b02      	cmp	r3, #2
 8000bf8:	d901      	bls.n	8000bfe <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000bfa:	2303      	movs	r3, #3
 8000bfc:	e31a      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000bfe:	4b44      	ldr	r3, [pc, #272]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f003 0302 	and.w	r3, r3, #2
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d0f0      	beq.n	8000bec <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c0a:	4b41      	ldr	r3, [pc, #260]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4a40      	ldr	r2, [pc, #256]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000c10:	f043 0308 	orr.w	r3, r3, #8
 8000c14:	6013      	str	r3, [r2, #0]
 8000c16:	4b3e      	ldr	r3, [pc, #248]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	6a1b      	ldr	r3, [r3, #32]
 8000c22:	493b      	ldr	r1, [pc, #236]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000c24:	4313      	orrs	r3, r2
 8000c26:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c28:	4b39      	ldr	r3, [pc, #228]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	69db      	ldr	r3, [r3, #28]
 8000c34:	021b      	lsls	r3, r3, #8
 8000c36:	4936      	ldr	r1, [pc, #216]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000c38:	4313      	orrs	r3, r2
 8000c3a:	604b      	str	r3, [r1, #4]
 8000c3c:	e01a      	b.n	8000c74 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000c3e:	4b34      	ldr	r3, [pc, #208]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a33      	ldr	r2, [pc, #204]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000c44:	f023 0301 	bic.w	r3, r3, #1
 8000c48:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000c4a:	f7ff fdbf 	bl	80007cc <HAL_GetTick>
 8000c4e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000c50:	e008      	b.n	8000c64 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000c52:	f7ff fdbb 	bl	80007cc <HAL_GetTick>
 8000c56:	4602      	mov	r2, r0
 8000c58:	693b      	ldr	r3, [r7, #16]
 8000c5a:	1ad3      	subs	r3, r2, r3
 8000c5c:	2b02      	cmp	r3, #2
 8000c5e:	d901      	bls.n	8000c64 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000c60:	2303      	movs	r3, #3
 8000c62:	e2e7      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000c64:	4b2a      	ldr	r3, [pc, #168]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	f003 0302 	and.w	r3, r3, #2
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d1f0      	bne.n	8000c52 <HAL_RCC_OscConfig+0x1da>
 8000c70:	e000      	b.n	8000c74 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000c72:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f003 0301 	and.w	r3, r3, #1
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d074      	beq.n	8000d6a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000c80:	69bb      	ldr	r3, [r7, #24]
 8000c82:	2b08      	cmp	r3, #8
 8000c84:	d005      	beq.n	8000c92 <HAL_RCC_OscConfig+0x21a>
 8000c86:	69bb      	ldr	r3, [r7, #24]
 8000c88:	2b0c      	cmp	r3, #12
 8000c8a:	d10e      	bne.n	8000caa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	2b03      	cmp	r3, #3
 8000c90:	d10b      	bne.n	8000caa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c92:	4b1f      	ldr	r3, [pc, #124]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d064      	beq.n	8000d68 <HAL_RCC_OscConfig+0x2f0>
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d160      	bne.n	8000d68 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	e2c4      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cb2:	d106      	bne.n	8000cc2 <HAL_RCC_OscConfig+0x24a>
 8000cb4:	4b16      	ldr	r3, [pc, #88]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a15      	ldr	r2, [pc, #84]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000cba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cbe:	6013      	str	r3, [r2, #0]
 8000cc0:	e01d      	b.n	8000cfe <HAL_RCC_OscConfig+0x286>
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000cca:	d10c      	bne.n	8000ce6 <HAL_RCC_OscConfig+0x26e>
 8000ccc:	4b10      	ldr	r3, [pc, #64]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a0f      	ldr	r2, [pc, #60]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000cd2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cd6:	6013      	str	r3, [r2, #0]
 8000cd8:	4b0d      	ldr	r3, [pc, #52]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a0c      	ldr	r2, [pc, #48]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000cde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ce2:	6013      	str	r3, [r2, #0]
 8000ce4:	e00b      	b.n	8000cfe <HAL_RCC_OscConfig+0x286>
 8000ce6:	4b0a      	ldr	r3, [pc, #40]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4a09      	ldr	r2, [pc, #36]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000cec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cf0:	6013      	str	r3, [r2, #0]
 8000cf2:	4b07      	ldr	r3, [pc, #28]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4a06      	ldr	r2, [pc, #24]	; (8000d10 <HAL_RCC_OscConfig+0x298>)
 8000cf8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cfc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d01c      	beq.n	8000d40 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d06:	f7ff fd61 	bl	80007cc <HAL_GetTick>
 8000d0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000d0c:	e011      	b.n	8000d32 <HAL_RCC_OscConfig+0x2ba>
 8000d0e:	bf00      	nop
 8000d10:	40021000 	.word	0x40021000
 8000d14:	08001650 	.word	0x08001650
 8000d18:	20000000 	.word	0x20000000
 8000d1c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d20:	f7ff fd54 	bl	80007cc <HAL_GetTick>
 8000d24:	4602      	mov	r2, r0
 8000d26:	693b      	ldr	r3, [r7, #16]
 8000d28:	1ad3      	subs	r3, r2, r3
 8000d2a:	2b64      	cmp	r3, #100	; 0x64
 8000d2c:	d901      	bls.n	8000d32 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000d2e:	2303      	movs	r3, #3
 8000d30:	e280      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000d32:	4baf      	ldr	r3, [pc, #700]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d0f0      	beq.n	8000d20 <HAL_RCC_OscConfig+0x2a8>
 8000d3e:	e014      	b.n	8000d6a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d40:	f7ff fd44 	bl	80007cc <HAL_GetTick>
 8000d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000d46:	e008      	b.n	8000d5a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d48:	f7ff fd40 	bl	80007cc <HAL_GetTick>
 8000d4c:	4602      	mov	r2, r0
 8000d4e:	693b      	ldr	r3, [r7, #16]
 8000d50:	1ad3      	subs	r3, r2, r3
 8000d52:	2b64      	cmp	r3, #100	; 0x64
 8000d54:	d901      	bls.n	8000d5a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000d56:	2303      	movs	r3, #3
 8000d58:	e26c      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000d5a:	4ba5      	ldr	r3, [pc, #660]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d1f0      	bne.n	8000d48 <HAL_RCC_OscConfig+0x2d0>
 8000d66:	e000      	b.n	8000d6a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f003 0302 	and.w	r3, r3, #2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d060      	beq.n	8000e38 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000d76:	69bb      	ldr	r3, [r7, #24]
 8000d78:	2b04      	cmp	r3, #4
 8000d7a:	d005      	beq.n	8000d88 <HAL_RCC_OscConfig+0x310>
 8000d7c:	69bb      	ldr	r3, [r7, #24]
 8000d7e:	2b0c      	cmp	r3, #12
 8000d80:	d119      	bne.n	8000db6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	2b02      	cmp	r3, #2
 8000d86:	d116      	bne.n	8000db6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000d88:	4b99      	ldr	r3, [pc, #612]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d005      	beq.n	8000da0 <HAL_RCC_OscConfig+0x328>
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	68db      	ldr	r3, [r3, #12]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d101      	bne.n	8000da0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	e249      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000da0:	4b93      	ldr	r3, [pc, #588]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	691b      	ldr	r3, [r3, #16]
 8000dac:	061b      	lsls	r3, r3, #24
 8000dae:	4990      	ldr	r1, [pc, #576]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000db0:	4313      	orrs	r3, r2
 8000db2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000db4:	e040      	b.n	8000e38 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	68db      	ldr	r3, [r3, #12]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d023      	beq.n	8000e06 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000dbe:	4b8c      	ldr	r3, [pc, #560]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4a8b      	ldr	r2, [pc, #556]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000dc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000dca:	f7ff fcff 	bl	80007cc <HAL_GetTick>
 8000dce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000dd0:	e008      	b.n	8000de4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000dd2:	f7ff fcfb 	bl	80007cc <HAL_GetTick>
 8000dd6:	4602      	mov	r2, r0
 8000dd8:	693b      	ldr	r3, [r7, #16]
 8000dda:	1ad3      	subs	r3, r2, r3
 8000ddc:	2b02      	cmp	r3, #2
 8000dde:	d901      	bls.n	8000de4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000de0:	2303      	movs	r3, #3
 8000de2:	e227      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000de4:	4b82      	ldr	r3, [pc, #520]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d0f0      	beq.n	8000dd2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000df0:	4b7f      	ldr	r3, [pc, #508]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	691b      	ldr	r3, [r3, #16]
 8000dfc:	061b      	lsls	r3, r3, #24
 8000dfe:	497c      	ldr	r1, [pc, #496]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000e00:	4313      	orrs	r3, r2
 8000e02:	604b      	str	r3, [r1, #4]
 8000e04:	e018      	b.n	8000e38 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e06:	4b7a      	ldr	r3, [pc, #488]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4a79      	ldr	r2, [pc, #484]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000e0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000e10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e12:	f7ff fcdb 	bl	80007cc <HAL_GetTick>
 8000e16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000e18:	e008      	b.n	8000e2c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e1a:	f7ff fcd7 	bl	80007cc <HAL_GetTick>
 8000e1e:	4602      	mov	r2, r0
 8000e20:	693b      	ldr	r3, [r7, #16]
 8000e22:	1ad3      	subs	r3, r2, r3
 8000e24:	2b02      	cmp	r3, #2
 8000e26:	d901      	bls.n	8000e2c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000e28:	2303      	movs	r3, #3
 8000e2a:	e203      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000e2c:	4b70      	ldr	r3, [pc, #448]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d1f0      	bne.n	8000e1a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f003 0308 	and.w	r3, r3, #8
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d03c      	beq.n	8000ebe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	695b      	ldr	r3, [r3, #20]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d01c      	beq.n	8000e86 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e4c:	4b68      	ldr	r3, [pc, #416]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000e4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000e52:	4a67      	ldr	r2, [pc, #412]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000e54:	f043 0301 	orr.w	r3, r3, #1
 8000e58:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e5c:	f7ff fcb6 	bl	80007cc <HAL_GetTick>
 8000e60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e62:	e008      	b.n	8000e76 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e64:	f7ff fcb2 	bl	80007cc <HAL_GetTick>
 8000e68:	4602      	mov	r2, r0
 8000e6a:	693b      	ldr	r3, [r7, #16]
 8000e6c:	1ad3      	subs	r3, r2, r3
 8000e6e:	2b02      	cmp	r3, #2
 8000e70:	d901      	bls.n	8000e76 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000e72:	2303      	movs	r3, #3
 8000e74:	e1de      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e76:	4b5e      	ldr	r3, [pc, #376]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000e78:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000e7c:	f003 0302 	and.w	r3, r3, #2
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d0ef      	beq.n	8000e64 <HAL_RCC_OscConfig+0x3ec>
 8000e84:	e01b      	b.n	8000ebe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e86:	4b5a      	ldr	r3, [pc, #360]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000e88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000e8c:	4a58      	ldr	r2, [pc, #352]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000e8e:	f023 0301 	bic.w	r3, r3, #1
 8000e92:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e96:	f7ff fc99 	bl	80007cc <HAL_GetTick>
 8000e9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e9c:	e008      	b.n	8000eb0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e9e:	f7ff fc95 	bl	80007cc <HAL_GetTick>
 8000ea2:	4602      	mov	r2, r0
 8000ea4:	693b      	ldr	r3, [r7, #16]
 8000ea6:	1ad3      	subs	r3, r2, r3
 8000ea8:	2b02      	cmp	r3, #2
 8000eaa:	d901      	bls.n	8000eb0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000eac:	2303      	movs	r3, #3
 8000eae:	e1c1      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000eb0:	4b4f      	ldr	r3, [pc, #316]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000eb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000eb6:	f003 0302 	and.w	r3, r3, #2
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d1ef      	bne.n	8000e9e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f003 0304 	and.w	r3, r3, #4
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	f000 80a6 	beq.w	8001018 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000ed0:	4b47      	ldr	r3, [pc, #284]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000ed2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ed4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d10d      	bne.n	8000ef8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000edc:	4b44      	ldr	r3, [pc, #272]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000ede:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ee0:	4a43      	ldr	r2, [pc, #268]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000ee2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ee6:	6593      	str	r3, [r2, #88]	; 0x58
 8000ee8:	4b41      	ldr	r3, [pc, #260]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000eea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ef0:	60bb      	str	r3, [r7, #8]
 8000ef2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000ef8:	4b3e      	ldr	r3, [pc, #248]	; (8000ff4 <HAL_RCC_OscConfig+0x57c>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d118      	bne.n	8000f36 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000f04:	4b3b      	ldr	r3, [pc, #236]	; (8000ff4 <HAL_RCC_OscConfig+0x57c>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a3a      	ldr	r2, [pc, #232]	; (8000ff4 <HAL_RCC_OscConfig+0x57c>)
 8000f0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f0e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f10:	f7ff fc5c 	bl	80007cc <HAL_GetTick>
 8000f14:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f16:	e008      	b.n	8000f2a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f18:	f7ff fc58 	bl	80007cc <HAL_GetTick>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	693b      	ldr	r3, [r7, #16]
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	2b02      	cmp	r3, #2
 8000f24:	d901      	bls.n	8000f2a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8000f26:	2303      	movs	r3, #3
 8000f28:	e184      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f2a:	4b32      	ldr	r3, [pc, #200]	; (8000ff4 <HAL_RCC_OscConfig+0x57c>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d0f0      	beq.n	8000f18 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	689b      	ldr	r3, [r3, #8]
 8000f3a:	2b01      	cmp	r3, #1
 8000f3c:	d108      	bne.n	8000f50 <HAL_RCC_OscConfig+0x4d8>
 8000f3e:	4b2c      	ldr	r3, [pc, #176]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000f40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f44:	4a2a      	ldr	r2, [pc, #168]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000f46:	f043 0301 	orr.w	r3, r3, #1
 8000f4a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000f4e:	e024      	b.n	8000f9a <HAL_RCC_OscConfig+0x522>
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	689b      	ldr	r3, [r3, #8]
 8000f54:	2b05      	cmp	r3, #5
 8000f56:	d110      	bne.n	8000f7a <HAL_RCC_OscConfig+0x502>
 8000f58:	4b25      	ldr	r3, [pc, #148]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f5e:	4a24      	ldr	r2, [pc, #144]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000f60:	f043 0304 	orr.w	r3, r3, #4
 8000f64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000f68:	4b21      	ldr	r3, [pc, #132]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f6e:	4a20      	ldr	r2, [pc, #128]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000f70:	f043 0301 	orr.w	r3, r3, #1
 8000f74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000f78:	e00f      	b.n	8000f9a <HAL_RCC_OscConfig+0x522>
 8000f7a:	4b1d      	ldr	r3, [pc, #116]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000f7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f80:	4a1b      	ldr	r2, [pc, #108]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000f82:	f023 0301 	bic.w	r3, r3, #1
 8000f86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000f8a:	4b19      	ldr	r3, [pc, #100]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000f8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f90:	4a17      	ldr	r2, [pc, #92]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000f92:	f023 0304 	bic.w	r3, r3, #4
 8000f96:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	689b      	ldr	r3, [r3, #8]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d016      	beq.n	8000fd0 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fa2:	f7ff fc13 	bl	80007cc <HAL_GetTick>
 8000fa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000fa8:	e00a      	b.n	8000fc0 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000faa:	f7ff fc0f 	bl	80007cc <HAL_GetTick>
 8000fae:	4602      	mov	r2, r0
 8000fb0:	693b      	ldr	r3, [r7, #16]
 8000fb2:	1ad3      	subs	r3, r2, r3
 8000fb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8000fb8:	4293      	cmp	r3, r2
 8000fba:	d901      	bls.n	8000fc0 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8000fbc:	2303      	movs	r3, #3
 8000fbe:	e139      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000fc0:	4b0b      	ldr	r3, [pc, #44]	; (8000ff0 <HAL_RCC_OscConfig+0x578>)
 8000fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000fc6:	f003 0302 	and.w	r3, r3, #2
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d0ed      	beq.n	8000faa <HAL_RCC_OscConfig+0x532>
 8000fce:	e01a      	b.n	8001006 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fd0:	f7ff fbfc 	bl	80007cc <HAL_GetTick>
 8000fd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000fd6:	e00f      	b.n	8000ff8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fd8:	f7ff fbf8 	bl	80007cc <HAL_GetTick>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	f241 3288 	movw	r2, #5000	; 0x1388
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d906      	bls.n	8000ff8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8000fea:	2303      	movs	r3, #3
 8000fec:	e122      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
 8000fee:	bf00      	nop
 8000ff0:	40021000 	.word	0x40021000
 8000ff4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000ff8:	4b90      	ldr	r3, [pc, #576]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 8000ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000ffe:	f003 0302 	and.w	r3, r3, #2
 8001002:	2b00      	cmp	r3, #0
 8001004:	d1e8      	bne.n	8000fd8 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001006:	7ffb      	ldrb	r3, [r7, #31]
 8001008:	2b01      	cmp	r3, #1
 800100a:	d105      	bne.n	8001018 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800100c:	4b8b      	ldr	r3, [pc, #556]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 800100e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001010:	4a8a      	ldr	r2, [pc, #552]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 8001012:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001016:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800101c:	2b00      	cmp	r3, #0
 800101e:	f000 8108 	beq.w	8001232 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001026:	2b02      	cmp	r3, #2
 8001028:	f040 80d0 	bne.w	80011cc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800102c:	4b83      	ldr	r3, [pc, #524]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 800102e:	68db      	ldr	r3, [r3, #12]
 8001030:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	f003 0203 	and.w	r2, r3, #3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800103c:	429a      	cmp	r2, r3
 800103e:	d130      	bne.n	80010a2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104a:	3b01      	subs	r3, #1
 800104c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800104e:	429a      	cmp	r2, r3
 8001050:	d127      	bne.n	80010a2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800105c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800105e:	429a      	cmp	r2, r3
 8001060:	d11f      	bne.n	80010a2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001068:	687a      	ldr	r2, [r7, #4]
 800106a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800106c:	2a07      	cmp	r2, #7
 800106e:	bf14      	ite	ne
 8001070:	2201      	movne	r2, #1
 8001072:	2200      	moveq	r2, #0
 8001074:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001076:	4293      	cmp	r3, r2
 8001078:	d113      	bne.n	80010a2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001084:	085b      	lsrs	r3, r3, #1
 8001086:	3b01      	subs	r3, #1
 8001088:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800108a:	429a      	cmp	r2, r3
 800108c:	d109      	bne.n	80010a2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001098:	085b      	lsrs	r3, r3, #1
 800109a:	3b01      	subs	r3, #1
 800109c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800109e:	429a      	cmp	r2, r3
 80010a0:	d06e      	beq.n	8001180 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80010a2:	69bb      	ldr	r3, [r7, #24]
 80010a4:	2b0c      	cmp	r3, #12
 80010a6:	d069      	beq.n	800117c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80010a8:	4b64      	ldr	r3, [pc, #400]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d105      	bne.n	80010c0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80010b4:	4b61      	ldr	r3, [pc, #388]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80010c0:	2301      	movs	r3, #1
 80010c2:	e0b7      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80010c4:	4b5d      	ldr	r3, [pc, #372]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a5c      	ldr	r2, [pc, #368]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 80010ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80010ce:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80010d0:	f7ff fb7c 	bl	80007cc <HAL_GetTick>
 80010d4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010d6:	e008      	b.n	80010ea <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010d8:	f7ff fb78 	bl	80007cc <HAL_GetTick>
 80010dc:	4602      	mov	r2, r0
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	d901      	bls.n	80010ea <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80010e6:	2303      	movs	r3, #3
 80010e8:	e0a4      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010ea:	4b54      	ldr	r3, [pc, #336]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d1f0      	bne.n	80010d8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80010f6:	4b51      	ldr	r3, [pc, #324]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 80010f8:	68da      	ldr	r2, [r3, #12]
 80010fa:	4b51      	ldr	r3, [pc, #324]	; (8001240 <HAL_RCC_OscConfig+0x7c8>)
 80010fc:	4013      	ands	r3, r2
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001102:	687a      	ldr	r2, [r7, #4]
 8001104:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001106:	3a01      	subs	r2, #1
 8001108:	0112      	lsls	r2, r2, #4
 800110a:	4311      	orrs	r1, r2
 800110c:	687a      	ldr	r2, [r7, #4]
 800110e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001110:	0212      	lsls	r2, r2, #8
 8001112:	4311      	orrs	r1, r2
 8001114:	687a      	ldr	r2, [r7, #4]
 8001116:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001118:	0852      	lsrs	r2, r2, #1
 800111a:	3a01      	subs	r2, #1
 800111c:	0552      	lsls	r2, r2, #21
 800111e:	4311      	orrs	r1, r2
 8001120:	687a      	ldr	r2, [r7, #4]
 8001122:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001124:	0852      	lsrs	r2, r2, #1
 8001126:	3a01      	subs	r2, #1
 8001128:	0652      	lsls	r2, r2, #25
 800112a:	4311      	orrs	r1, r2
 800112c:	687a      	ldr	r2, [r7, #4]
 800112e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001130:	0912      	lsrs	r2, r2, #4
 8001132:	0452      	lsls	r2, r2, #17
 8001134:	430a      	orrs	r2, r1
 8001136:	4941      	ldr	r1, [pc, #260]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 8001138:	4313      	orrs	r3, r2
 800113a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800113c:	4b3f      	ldr	r3, [pc, #252]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a3e      	ldr	r2, [pc, #248]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 8001142:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001146:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001148:	4b3c      	ldr	r3, [pc, #240]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	4a3b      	ldr	r2, [pc, #236]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 800114e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001152:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001154:	f7ff fb3a 	bl	80007cc <HAL_GetTick>
 8001158:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800115a:	e008      	b.n	800116e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800115c:	f7ff fb36 	bl	80007cc <HAL_GetTick>
 8001160:	4602      	mov	r2, r0
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	2b02      	cmp	r3, #2
 8001168:	d901      	bls.n	800116e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800116a:	2303      	movs	r3, #3
 800116c:	e062      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800116e:	4b33      	ldr	r3, [pc, #204]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d0f0      	beq.n	800115c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800117a:	e05a      	b.n	8001232 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800117c:	2301      	movs	r3, #1
 800117e:	e059      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001180:	4b2e      	ldr	r3, [pc, #184]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001188:	2b00      	cmp	r3, #0
 800118a:	d152      	bne.n	8001232 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800118c:	4b2b      	ldr	r3, [pc, #172]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a2a      	ldr	r2, [pc, #168]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 8001192:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001196:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001198:	4b28      	ldr	r3, [pc, #160]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	4a27      	ldr	r2, [pc, #156]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 800119e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80011a2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80011a4:	f7ff fb12 	bl	80007cc <HAL_GetTick>
 80011a8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80011aa:	e008      	b.n	80011be <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011ac:	f7ff fb0e 	bl	80007cc <HAL_GetTick>
 80011b0:	4602      	mov	r2, r0
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	1ad3      	subs	r3, r2, r3
 80011b6:	2b02      	cmp	r3, #2
 80011b8:	d901      	bls.n	80011be <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80011ba:	2303      	movs	r3, #3
 80011bc:	e03a      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80011be:	4b1f      	ldr	r3, [pc, #124]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d0f0      	beq.n	80011ac <HAL_RCC_OscConfig+0x734>
 80011ca:	e032      	b.n	8001232 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80011cc:	69bb      	ldr	r3, [r7, #24]
 80011ce:	2b0c      	cmp	r3, #12
 80011d0:	d02d      	beq.n	800122e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011d2:	4b1a      	ldr	r3, [pc, #104]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4a19      	ldr	r2, [pc, #100]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 80011d8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80011dc:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80011de:	4b17      	ldr	r3, [pc, #92]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d105      	bne.n	80011f6 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80011ea:	4b14      	ldr	r3, [pc, #80]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 80011ec:	68db      	ldr	r3, [r3, #12]
 80011ee:	4a13      	ldr	r2, [pc, #76]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 80011f0:	f023 0303 	bic.w	r3, r3, #3
 80011f4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80011f6:	4b11      	ldr	r3, [pc, #68]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 80011f8:	68db      	ldr	r3, [r3, #12]
 80011fa:	4a10      	ldr	r2, [pc, #64]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 80011fc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001200:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001204:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001206:	f7ff fae1 	bl	80007cc <HAL_GetTick>
 800120a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800120c:	e008      	b.n	8001220 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800120e:	f7ff fadd 	bl	80007cc <HAL_GetTick>
 8001212:	4602      	mov	r2, r0
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	2b02      	cmp	r3, #2
 800121a:	d901      	bls.n	8001220 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 800121c:	2303      	movs	r3, #3
 800121e:	e009      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001220:	4b06      	ldr	r3, [pc, #24]	; (800123c <HAL_RCC_OscConfig+0x7c4>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001228:	2b00      	cmp	r3, #0
 800122a:	d1f0      	bne.n	800120e <HAL_RCC_OscConfig+0x796>
 800122c:	e001      	b.n	8001232 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e000      	b.n	8001234 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8001232:	2300      	movs	r3, #0
}
 8001234:	4618      	mov	r0, r3
 8001236:	3720      	adds	r7, #32
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	40021000 	.word	0x40021000
 8001240:	f99d808c 	.word	0xf99d808c

08001244 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d101      	bne.n	8001258 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001254:	2301      	movs	r3, #1
 8001256:	e0c8      	b.n	80013ea <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001258:	4b66      	ldr	r3, [pc, #408]	; (80013f4 <HAL_RCC_ClockConfig+0x1b0>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f003 0307 	and.w	r3, r3, #7
 8001260:	683a      	ldr	r2, [r7, #0]
 8001262:	429a      	cmp	r2, r3
 8001264:	d910      	bls.n	8001288 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001266:	4b63      	ldr	r3, [pc, #396]	; (80013f4 <HAL_RCC_ClockConfig+0x1b0>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f023 0207 	bic.w	r2, r3, #7
 800126e:	4961      	ldr	r1, [pc, #388]	; (80013f4 <HAL_RCC_ClockConfig+0x1b0>)
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	4313      	orrs	r3, r2
 8001274:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001276:	4b5f      	ldr	r3, [pc, #380]	; (80013f4 <HAL_RCC_ClockConfig+0x1b0>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f003 0307 	and.w	r3, r3, #7
 800127e:	683a      	ldr	r2, [r7, #0]
 8001280:	429a      	cmp	r2, r3
 8001282:	d001      	beq.n	8001288 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001284:	2301      	movs	r3, #1
 8001286:	e0b0      	b.n	80013ea <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f003 0301 	and.w	r3, r3, #1
 8001290:	2b00      	cmp	r3, #0
 8001292:	d04c      	beq.n	800132e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	2b03      	cmp	r3, #3
 800129a:	d107      	bne.n	80012ac <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800129c:	4b56      	ldr	r3, [pc, #344]	; (80013f8 <HAL_RCC_ClockConfig+0x1b4>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d121      	bne.n	80012ec <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80012a8:	2301      	movs	r3, #1
 80012aa:	e09e      	b.n	80013ea <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	d107      	bne.n	80012c4 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012b4:	4b50      	ldr	r3, [pc, #320]	; (80013f8 <HAL_RCC_ClockConfig+0x1b4>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d115      	bne.n	80012ec <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
 80012c2:	e092      	b.n	80013ea <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d107      	bne.n	80012dc <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80012cc:	4b4a      	ldr	r3, [pc, #296]	; (80013f8 <HAL_RCC_ClockConfig+0x1b4>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f003 0302 	and.w	r3, r3, #2
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d109      	bne.n	80012ec <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80012d8:	2301      	movs	r3, #1
 80012da:	e086      	b.n	80013ea <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80012dc:	4b46      	ldr	r3, [pc, #280]	; (80013f8 <HAL_RCC_ClockConfig+0x1b4>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d101      	bne.n	80012ec <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e07e      	b.n	80013ea <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80012ec:	4b42      	ldr	r3, [pc, #264]	; (80013f8 <HAL_RCC_ClockConfig+0x1b4>)
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	f023 0203 	bic.w	r2, r3, #3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	493f      	ldr	r1, [pc, #252]	; (80013f8 <HAL_RCC_ClockConfig+0x1b4>)
 80012fa:	4313      	orrs	r3, r2
 80012fc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80012fe:	f7ff fa65 	bl	80007cc <HAL_GetTick>
 8001302:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001304:	e00a      	b.n	800131c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001306:	f7ff fa61 	bl	80007cc <HAL_GetTick>
 800130a:	4602      	mov	r2, r0
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	1ad3      	subs	r3, r2, r3
 8001310:	f241 3288 	movw	r2, #5000	; 0x1388
 8001314:	4293      	cmp	r3, r2
 8001316:	d901      	bls.n	800131c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001318:	2303      	movs	r3, #3
 800131a:	e066      	b.n	80013ea <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800131c:	4b36      	ldr	r3, [pc, #216]	; (80013f8 <HAL_RCC_ClockConfig+0x1b4>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	f003 020c 	and.w	r2, r3, #12
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	429a      	cmp	r2, r3
 800132c:	d1eb      	bne.n	8001306 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 0302 	and.w	r3, r3, #2
 8001336:	2b00      	cmp	r3, #0
 8001338:	d008      	beq.n	800134c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800133a:	4b2f      	ldr	r3, [pc, #188]	; (80013f8 <HAL_RCC_ClockConfig+0x1b4>)
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	492c      	ldr	r1, [pc, #176]	; (80013f8 <HAL_RCC_ClockConfig+0x1b4>)
 8001348:	4313      	orrs	r3, r2
 800134a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800134c:	4b29      	ldr	r3, [pc, #164]	; (80013f4 <HAL_RCC_ClockConfig+0x1b0>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f003 0307 	and.w	r3, r3, #7
 8001354:	683a      	ldr	r2, [r7, #0]
 8001356:	429a      	cmp	r2, r3
 8001358:	d210      	bcs.n	800137c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800135a:	4b26      	ldr	r3, [pc, #152]	; (80013f4 <HAL_RCC_ClockConfig+0x1b0>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f023 0207 	bic.w	r2, r3, #7
 8001362:	4924      	ldr	r1, [pc, #144]	; (80013f4 <HAL_RCC_ClockConfig+0x1b0>)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	4313      	orrs	r3, r2
 8001368:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800136a:	4b22      	ldr	r3, [pc, #136]	; (80013f4 <HAL_RCC_ClockConfig+0x1b0>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f003 0307 	and.w	r3, r3, #7
 8001372:	683a      	ldr	r2, [r7, #0]
 8001374:	429a      	cmp	r2, r3
 8001376:	d001      	beq.n	800137c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001378:	2301      	movs	r3, #1
 800137a:	e036      	b.n	80013ea <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f003 0304 	and.w	r3, r3, #4
 8001384:	2b00      	cmp	r3, #0
 8001386:	d008      	beq.n	800139a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001388:	4b1b      	ldr	r3, [pc, #108]	; (80013f8 <HAL_RCC_ClockConfig+0x1b4>)
 800138a:	689b      	ldr	r3, [r3, #8]
 800138c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	4918      	ldr	r1, [pc, #96]	; (80013f8 <HAL_RCC_ClockConfig+0x1b4>)
 8001396:	4313      	orrs	r3, r2
 8001398:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f003 0308 	and.w	r3, r3, #8
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d009      	beq.n	80013ba <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80013a6:	4b14      	ldr	r3, [pc, #80]	; (80013f8 <HAL_RCC_ClockConfig+0x1b4>)
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	691b      	ldr	r3, [r3, #16]
 80013b2:	00db      	lsls	r3, r3, #3
 80013b4:	4910      	ldr	r1, [pc, #64]	; (80013f8 <HAL_RCC_ClockConfig+0x1b4>)
 80013b6:	4313      	orrs	r3, r2
 80013b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80013ba:	f000 f825 	bl	8001408 <HAL_RCC_GetSysClockFreq>
 80013be:	4602      	mov	r2, r0
 80013c0:	4b0d      	ldr	r3, [pc, #52]	; (80013f8 <HAL_RCC_ClockConfig+0x1b4>)
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	091b      	lsrs	r3, r3, #4
 80013c6:	f003 030f 	and.w	r3, r3, #15
 80013ca:	490c      	ldr	r1, [pc, #48]	; (80013fc <HAL_RCC_ClockConfig+0x1b8>)
 80013cc:	5ccb      	ldrb	r3, [r1, r3]
 80013ce:	f003 031f 	and.w	r3, r3, #31
 80013d2:	fa22 f303 	lsr.w	r3, r2, r3
 80013d6:	4a0a      	ldr	r2, [pc, #40]	; (8001400 <HAL_RCC_ClockConfig+0x1bc>)
 80013d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80013da:	4b0a      	ldr	r3, [pc, #40]	; (8001404 <HAL_RCC_ClockConfig+0x1c0>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff f9a4 	bl	800072c <HAL_InitTick>
 80013e4:	4603      	mov	r3, r0
 80013e6:	72fb      	strb	r3, [r7, #11]

  return status;
 80013e8:	7afb      	ldrb	r3, [r7, #11]
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	40022000 	.word	0x40022000
 80013f8:	40021000 	.word	0x40021000
 80013fc:	08001650 	.word	0x08001650
 8001400:	20000000 	.word	0x20000000
 8001404:	20000004 	.word	0x20000004

08001408 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001408:	b480      	push	{r7}
 800140a:	b089      	sub	sp, #36	; 0x24
 800140c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800140e:	2300      	movs	r3, #0
 8001410:	61fb      	str	r3, [r7, #28]
 8001412:	2300      	movs	r3, #0
 8001414:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001416:	4b3e      	ldr	r3, [pc, #248]	; (8001510 <HAL_RCC_GetSysClockFreq+0x108>)
 8001418:	689b      	ldr	r3, [r3, #8]
 800141a:	f003 030c 	and.w	r3, r3, #12
 800141e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001420:	4b3b      	ldr	r3, [pc, #236]	; (8001510 <HAL_RCC_GetSysClockFreq+0x108>)
 8001422:	68db      	ldr	r3, [r3, #12]
 8001424:	f003 0303 	and.w	r3, r3, #3
 8001428:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d005      	beq.n	800143c <HAL_RCC_GetSysClockFreq+0x34>
 8001430:	693b      	ldr	r3, [r7, #16]
 8001432:	2b0c      	cmp	r3, #12
 8001434:	d121      	bne.n	800147a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	2b01      	cmp	r3, #1
 800143a:	d11e      	bne.n	800147a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800143c:	4b34      	ldr	r3, [pc, #208]	; (8001510 <HAL_RCC_GetSysClockFreq+0x108>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f003 0308 	and.w	r3, r3, #8
 8001444:	2b00      	cmp	r3, #0
 8001446:	d107      	bne.n	8001458 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001448:	4b31      	ldr	r3, [pc, #196]	; (8001510 <HAL_RCC_GetSysClockFreq+0x108>)
 800144a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800144e:	0a1b      	lsrs	r3, r3, #8
 8001450:	f003 030f 	and.w	r3, r3, #15
 8001454:	61fb      	str	r3, [r7, #28]
 8001456:	e005      	b.n	8001464 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001458:	4b2d      	ldr	r3, [pc, #180]	; (8001510 <HAL_RCC_GetSysClockFreq+0x108>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	091b      	lsrs	r3, r3, #4
 800145e:	f003 030f 	and.w	r3, r3, #15
 8001462:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001464:	4a2b      	ldr	r2, [pc, #172]	; (8001514 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800146c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d10d      	bne.n	8001490 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001474:	69fb      	ldr	r3, [r7, #28]
 8001476:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001478:	e00a      	b.n	8001490 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	2b04      	cmp	r3, #4
 800147e:	d102      	bne.n	8001486 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001480:	4b25      	ldr	r3, [pc, #148]	; (8001518 <HAL_RCC_GetSysClockFreq+0x110>)
 8001482:	61bb      	str	r3, [r7, #24]
 8001484:	e004      	b.n	8001490 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	2b08      	cmp	r3, #8
 800148a:	d101      	bne.n	8001490 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800148c:	4b23      	ldr	r3, [pc, #140]	; (800151c <HAL_RCC_GetSysClockFreq+0x114>)
 800148e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	2b0c      	cmp	r3, #12
 8001494:	d134      	bne.n	8001500 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001496:	4b1e      	ldr	r3, [pc, #120]	; (8001510 <HAL_RCC_GetSysClockFreq+0x108>)
 8001498:	68db      	ldr	r3, [r3, #12]
 800149a:	f003 0303 	and.w	r3, r3, #3
 800149e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d003      	beq.n	80014ae <HAL_RCC_GetSysClockFreq+0xa6>
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	2b03      	cmp	r3, #3
 80014aa:	d003      	beq.n	80014b4 <HAL_RCC_GetSysClockFreq+0xac>
 80014ac:	e005      	b.n	80014ba <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80014ae:	4b1a      	ldr	r3, [pc, #104]	; (8001518 <HAL_RCC_GetSysClockFreq+0x110>)
 80014b0:	617b      	str	r3, [r7, #20]
      break;
 80014b2:	e005      	b.n	80014c0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80014b4:	4b19      	ldr	r3, [pc, #100]	; (800151c <HAL_RCC_GetSysClockFreq+0x114>)
 80014b6:	617b      	str	r3, [r7, #20]
      break;
 80014b8:	e002      	b.n	80014c0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	617b      	str	r3, [r7, #20]
      break;
 80014be:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80014c0:	4b13      	ldr	r3, [pc, #76]	; (8001510 <HAL_RCC_GetSysClockFreq+0x108>)
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	091b      	lsrs	r3, r3, #4
 80014c6:	f003 0307 	and.w	r3, r3, #7
 80014ca:	3301      	adds	r3, #1
 80014cc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80014ce:	4b10      	ldr	r3, [pc, #64]	; (8001510 <HAL_RCC_GetSysClockFreq+0x108>)
 80014d0:	68db      	ldr	r3, [r3, #12]
 80014d2:	0a1b      	lsrs	r3, r3, #8
 80014d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80014d8:	697a      	ldr	r2, [r7, #20]
 80014da:	fb02 f203 	mul.w	r2, r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80014e4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80014e6:	4b0a      	ldr	r3, [pc, #40]	; (8001510 <HAL_RCC_GetSysClockFreq+0x108>)
 80014e8:	68db      	ldr	r3, [r3, #12]
 80014ea:	0e5b      	lsrs	r3, r3, #25
 80014ec:	f003 0303 	and.w	r3, r3, #3
 80014f0:	3301      	adds	r3, #1
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80014f6:	697a      	ldr	r2, [r7, #20]
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80014fe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001500:	69bb      	ldr	r3, [r7, #24]
}
 8001502:	4618      	mov	r0, r3
 8001504:	3724      	adds	r7, #36	; 0x24
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
 800150e:	bf00      	nop
 8001510:	40021000 	.word	0x40021000
 8001514:	08001660 	.word	0x08001660
 8001518:	00f42400 	.word	0x00f42400
 800151c:	007a1200 	.word	0x007a1200

08001520 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b086      	sub	sp, #24
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001528:	2300      	movs	r3, #0
 800152a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800152c:	4b2a      	ldr	r3, [pc, #168]	; (80015d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800152e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001530:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001534:	2b00      	cmp	r3, #0
 8001536:	d003      	beq.n	8001540 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001538:	f7ff fa3a 	bl	80009b0 <HAL_PWREx_GetVoltageRange>
 800153c:	6178      	str	r0, [r7, #20]
 800153e:	e014      	b.n	800156a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001540:	4b25      	ldr	r3, [pc, #148]	; (80015d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001542:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001544:	4a24      	ldr	r2, [pc, #144]	; (80015d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001546:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800154a:	6593      	str	r3, [r2, #88]	; 0x58
 800154c:	4b22      	ldr	r3, [pc, #136]	; (80015d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800154e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001550:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001554:	60fb      	str	r3, [r7, #12]
 8001556:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001558:	f7ff fa2a 	bl	80009b0 <HAL_PWREx_GetVoltageRange>
 800155c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800155e:	4b1e      	ldr	r3, [pc, #120]	; (80015d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001562:	4a1d      	ldr	r2, [pc, #116]	; (80015d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001564:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001568:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001570:	d10b      	bne.n	800158a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2b80      	cmp	r3, #128	; 0x80
 8001576:	d919      	bls.n	80015ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2ba0      	cmp	r3, #160	; 0xa0
 800157c:	d902      	bls.n	8001584 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800157e:	2302      	movs	r3, #2
 8001580:	613b      	str	r3, [r7, #16]
 8001582:	e013      	b.n	80015ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001584:	2301      	movs	r3, #1
 8001586:	613b      	str	r3, [r7, #16]
 8001588:	e010      	b.n	80015ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2b80      	cmp	r3, #128	; 0x80
 800158e:	d902      	bls.n	8001596 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001590:	2303      	movs	r3, #3
 8001592:	613b      	str	r3, [r7, #16]
 8001594:	e00a      	b.n	80015ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2b80      	cmp	r3, #128	; 0x80
 800159a:	d102      	bne.n	80015a2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800159c:	2302      	movs	r3, #2
 800159e:	613b      	str	r3, [r7, #16]
 80015a0:	e004      	b.n	80015ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2b70      	cmp	r3, #112	; 0x70
 80015a6:	d101      	bne.n	80015ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80015a8:	2301      	movs	r3, #1
 80015aa:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80015ac:	4b0b      	ldr	r3, [pc, #44]	; (80015dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f023 0207 	bic.w	r2, r3, #7
 80015b4:	4909      	ldr	r1, [pc, #36]	; (80015dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80015bc:	4b07      	ldr	r3, [pc, #28]	; (80015dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f003 0307 	and.w	r3, r3, #7
 80015c4:	693a      	ldr	r2, [r7, #16]
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d001      	beq.n	80015ce <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e000      	b.n	80015d0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80015ce:	2300      	movs	r3, #0
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3718      	adds	r7, #24
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	40021000 	.word	0x40021000
 80015dc:	40022000 	.word	0x40022000

080015e0 <__libc_init_array>:
 80015e0:	b570      	push	{r4, r5, r6, lr}
 80015e2:	4d0d      	ldr	r5, [pc, #52]	; (8001618 <__libc_init_array+0x38>)
 80015e4:	4c0d      	ldr	r4, [pc, #52]	; (800161c <__libc_init_array+0x3c>)
 80015e6:	1b64      	subs	r4, r4, r5
 80015e8:	10a4      	asrs	r4, r4, #2
 80015ea:	2600      	movs	r6, #0
 80015ec:	42a6      	cmp	r6, r4
 80015ee:	d109      	bne.n	8001604 <__libc_init_array+0x24>
 80015f0:	4d0b      	ldr	r5, [pc, #44]	; (8001620 <__libc_init_array+0x40>)
 80015f2:	4c0c      	ldr	r4, [pc, #48]	; (8001624 <__libc_init_array+0x44>)
 80015f4:	f000 f820 	bl	8001638 <_init>
 80015f8:	1b64      	subs	r4, r4, r5
 80015fa:	10a4      	asrs	r4, r4, #2
 80015fc:	2600      	movs	r6, #0
 80015fe:	42a6      	cmp	r6, r4
 8001600:	d105      	bne.n	800160e <__libc_init_array+0x2e>
 8001602:	bd70      	pop	{r4, r5, r6, pc}
 8001604:	f855 3b04 	ldr.w	r3, [r5], #4
 8001608:	4798      	blx	r3
 800160a:	3601      	adds	r6, #1
 800160c:	e7ee      	b.n	80015ec <__libc_init_array+0xc>
 800160e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001612:	4798      	blx	r3
 8001614:	3601      	adds	r6, #1
 8001616:	e7f2      	b.n	80015fe <__libc_init_array+0x1e>
 8001618:	08001690 	.word	0x08001690
 800161c:	08001690 	.word	0x08001690
 8001620:	08001690 	.word	0x08001690
 8001624:	08001694 	.word	0x08001694

08001628 <memset>:
 8001628:	4402      	add	r2, r0
 800162a:	4603      	mov	r3, r0
 800162c:	4293      	cmp	r3, r2
 800162e:	d100      	bne.n	8001632 <memset+0xa>
 8001630:	4770      	bx	lr
 8001632:	f803 1b01 	strb.w	r1, [r3], #1
 8001636:	e7f9      	b.n	800162c <memset+0x4>

08001638 <_init>:
 8001638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800163a:	bf00      	nop
 800163c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800163e:	bc08      	pop	{r3}
 8001640:	469e      	mov	lr, r3
 8001642:	4770      	bx	lr

08001644 <_fini>:
 8001644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001646:	bf00      	nop
 8001648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800164a:	bc08      	pop	{r3}
 800164c:	469e      	mov	lr, r3
 800164e:	4770      	bx	lr
