// Seed: 3193889118
module module_0 (
    output wire id_0,
    output tri0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input uwire id_4,
    output wire id_5,
    output wor id_6
);
  assign id_6 = {-1};
  id_8(
      .id_0(id_5 & -1 - id_1), .id_1(id_0)
  );
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    output wor id_2,
    input wor id_3,
    input supply0 id_4,
    input wire id_5,
    output wand id_6,
    input tri id_7,
    id_24,
    input tri0 id_8,
    input wor id_9,
    input tri id_10,
    input tri id_11,
    input uwire id_12,
    output tri1 id_13,
    output wor id_14,
    output tri id_15,
    input tri1 id_16,
    input wor id_17,
    output tri1 id_18,
    inout tri1 id_19,
    output wand id_20,
    input tri0 id_21,
    id_25,
    output tri0 id_22
);
  assign id_15 = id_1;
  wire id_26;
  xor primCall (
      id_20,
      id_25,
      id_0,
      id_11,
      id_10,
      id_7,
      id_21,
      id_5,
      id_19,
      id_3,
      id_8,
      id_17,
      id_16,
      id_24,
      id_9,
      id_4,
      id_26,
      id_1,
      id_12
  );
  assign id_2 = id_17;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_9,
      id_8,
      id_18,
      id_20
  );
  assign modCall_1.type_9 = 0;
  parameter id_27 = -1;
endmodule
