v 20121203 2
C 40000 40000 0 0 0 title-B.sym
C 42300 41000 1 0 0 resistor-1.sym
{
T 42600 41400 5 10 0 0 0 0 1
device=RESISTOR
T 42500 41300 5 10 1 1 0 0 1
refdes=R1
T 42800 41300 5 10 1 1 0 0 1
value=10
}
C 52200 46700 1 0 1 resistor-1.sym
{
T 51900 47100 5 10 0 0 0 6 1
device=RESISTOR
T 52000 47000 5 10 1 1 0 6 1
refdes=R2
T 51700 47000 5 10 1 1 0 6 1
value=220
}
C 55700 43300 1 0 1 resistor-1.sym
{
T 55400 43700 5 10 0 0 0 6 1
device=RESISTOR
T 55500 43600 5 10 1 1 0 6 1
refdes=R3
T 55100 43600 5 10 1 1 0 6 1
value=1k
}
C 53600 44700 1 0 1 resistor-1.sym
{
T 53300 45100 5 10 0 0 0 6 1
device=RESISTOR
T 53400 45000 5 10 1 1 0 6 1
refdes=R4
T 53100 45000 5 10 1 1 0 6 1
value=1k
}
C 50800 43500 1 0 1 resistor-1.sym
{
T 50500 43900 5 10 0 0 0 6 1
device=RESISTOR
T 50700 43800 5 10 1 1 0 6 1
refdes=R5
T 50300 43800 5 10 1 1 0 6 1
value=1k
}
C 43600 48900 1 0 0 resistor-1.sym
{
T 43900 49300 5 10 0 0 0 0 1
device=RESISTOR
T 43700 49200 5 10 1 1 0 0 1
refdes=R6
T 44100 49200 5 10 1 1 0 0 1
value=1k
}
C 48800 52200 1 270 0 resistor-1.sym
{
T 49200 51900 5 10 0 0 270 0 1
device=RESISTOR
T 49000 51700 5 10 1 1 0 0 1
refdes=R7
T 49000 51500 5 10 1 1 0 0 1
value=2.2k
}
C 42100 48000 1 90 0 resistor-1.sym
{
T 41700 48300 5 10 0 0 90 0 1
device=RESISTOR
T 42200 48400 5 10 1 1 0 0 1
refdes=R10
T 42200 48200 5 10 1 1 0 0 1
value=2.2M
}
C 44700 49700 1 90 0 resistor-1.sym
{
T 44300 50000 5 10 0 0 90 0 1
device=RESISTOR
T 44500 50300 5 10 1 1 180 0 1
refdes=R11
T 44500 50100 5 10 1 1 180 0 1
value=470k
}
C 47400 44500 1 270 1 resistor-1.sym
{
T 47800 44800 5 10 0 0 90 2 1
device=RESISTOR
T 47300 45100 5 10 1 1 0 6 1
refdes=R12
T 47300 44800 5 10 1 1 0 6 1
value=470k
}
C 50600 47400 1 90 0 resistor-1.sym
{
T 50200 47700 5 10 0 0 90 0 1
device=RESISTOR
T 50300 48100 5 10 1 1 180 0 1
refdes=R13
T 50300 47900 5 10 1 1 180 0 1
value=10k
}
C 45300 47500 1 90 0 resistor-1.sym
{
T 44900 47800 5 10 0 0 90 0 1
device=RESISTOR
T 45400 48100 5 10 1 1 0 0 1
refdes=R14
T 45400 47800 5 10 1 1 0 0 1
value=10k
}
C 46600 41000 1 270 0 resistor-1.sym
{
T 47000 40700 5 10 0 0 270 0 1
device=RESISTOR
T 46900 40700 5 10 1 1 0 0 1
refdes=R15
T 46900 40500 5 10 1 1 0 0 1
value=10k
}
C 45300 42500 1 90 0 resistor-1.sym
{
T 44900 42800 5 10 0 0 90 0 1
device=RESISTOR
T 45300 42800 5 10 1 1 0 0 1
refdes=R16
T 45300 43000 5 10 1 1 0 0 1
value=10k
}
C 46800 39000 1 90 0 resistor-1.sym
{
T 46400 39300 5 10 0 0 90 0 1
device=RESISTOR
T 46800 39600 5 10 1 1 0 0 1
refdes=R17
T 46800 39300 5 10 1 1 0 0 1
value=10k
}
C 52500 45700 1 0 1 resistor-1.sym
{
T 52200 46100 5 10 0 0 0 6 1
device=RESISTOR
T 52400 46000 5 10 1 1 0 6 1
refdes=R18
T 52000 46000 5 10 1 1 0 6 1
value=10k
}
C 51400 52700 1 0 0 resistor-1.sym
{
T 51700 53100 5 10 0 0 0 0 1
device=RESISTOR
T 51500 53000 5 10 1 1 0 0 1
refdes=R19
T 51900 53000 5 10 1 1 0 0 1
value=10k
}
C 42400 43300 1 0 0 resistor-1.sym
{
T 42700 43700 5 10 0 0 0 0 1
device=RESISTOR
T 42500 43600 5 10 1 1 0 0 1
refdes=RA
T 42900 43600 5 10 1 1 0 0 1
value=100
}
C 41600 42200 1 90 0 resistor-1.sym
{
T 41200 42500 5 10 0 0 90 0 1
device=RESISTOR
T 41300 42900 5 10 1 1 180 0 1
refdes=RB
T 41300 42600 5 10 1 1 180 0 1
value=10k
}
C 40700 41000 1 0 0 resistor-1.sym
{
T 41000 41400 5 10 0 0 0 0 1
device=RESISTOR
T 40800 41300 5 10 1 1 0 0 1
refdes=RLed
T 41300 41300 5 10 1 1 0 0 1
value=10k
}
C 49900 52600 1 0 0 diode-1.sym
{
T 50300 53200 5 10 0 0 0 0 1
device=DIODE
T 50200 53100 5 10 1 1 0 0 1
refdes=D1
T 49900 52600 5 10 0 1 0 0 1
model=1N4148
T 49900 52600 5 10 0 0 0 0 1
value=1N4148
}
C 51800 49800 1 0 1 diode-1.sym
{
T 51400 50400 5 10 0 0 0 6 1
device=DIODE
T 51500 50300 5 10 1 1 0 6 1
refdes=D2
T 51800 49800 5 10 0 0 0 0 1
model=1N4148
T 51800 49800 5 10 0 0 0 0 1
value=1N4148
}
C 50900 50500 1 0 0 diode-1.sym
{
T 51300 51100 5 10 0 0 0 0 1
device=DIODE
T 51200 51000 5 10 1 1 0 0 1
refdes=D3
T 50900 50500 5 10 0 0 0 0 1
model=1N4148
T 50900 50500 5 10 0 0 0 0 1
value=1N4148
}
C 43900 39600 1 90 0 diode-1.sym
{
T 43300 40000 5 10 0 0 90 0 1
device=DIODE
T 43500 40300 5 10 1 1 180 0 1
refdes=D4
T 43900 39600 5 10 0 0 0 0 1
model=D1N4007
T 43900 39600 5 10 0 0 0 0 1
value=D1N4007
}
C 42500 48800 1 0 0 capacitor-1.sym
{
T 42700 49500 5 10 0 0 0 0 1
device=CAPACITOR
T 42600 49100 5 10 1 1 0 0 1
refdes=C1
T 42700 49700 5 10 0 0 0 0 1
symversion=0.1
T 43100 49100 5 10 1 1 0 0 1
value=22n
}
C 50900 51200 1 0 0 capacitor-1.sym
{
T 51100 51900 5 10 0 0 0 0 1
device=CAPACITOR
T 51100 51700 5 10 1 1 0 0 1
refdes=C2
T 51100 52100 5 10 0 0 0 0 1
symversion=0.1
T 51500 51700 5 10 1 1 0 0 1
value=47p
}
C 44600 39600 1 90 0 capacitor-1.sym
{
T 43900 39800 5 10 0 0 90 0 1
device=CAPACITOR
T 44600 40100 5 10 1 1 0 0 1
refdes=C3
T 43700 39800 5 10 0 0 90 0 1
symversion=0.1
T 44600 39900 5 10 1 1 0 0 1
value=100n
}
C 48600 43800 1 0 1 capacitor-1.sym
{
T 48400 44500 5 10 0 0 0 6 1
device=CAPACITOR
T 48400 44300 5 10 1 1 0 6 1
refdes=C4
T 48400 44700 5 10 0 0 0 6 1
symversion=0.1
T 48600 43800 5 10 1 1 0 6 1
value=100n
}
C 53300 46600 1 0 1 capacitor-1.sym
{
T 53100 47300 5 10 0 0 0 6 1
device=CAPACITOR
T 53100 47100 5 10 1 1 0 6 1
refdes=C5
T 53100 47500 5 10 0 0 0 6 1
symversion=0.1
T 53300 46600 5 10 1 1 0 6 1
value=220n
}
C 54400 42400 1 270 1 capacitor-1.sym
{
T 55100 42600 5 10 0 0 90 2 1
device=CAPACITOR
T 54300 43100 5 10 1 1 180 6 1
refdes=C6
T 55300 42600 5 10 0 0 90 2 1
symversion=0.1
T 54100 42600 5 10 1 1 180 6 1
value=220n
}
C 51900 43400 1 0 1 capacitor-1.sym
{
T 51700 44100 5 10 0 0 0 6 1
device=CAPACITOR
T 51700 43900 5 10 1 1 0 6 1
refdes=C8
T 51700 44300 5 10 0 0 0 6 1
symversion=0.1
T 51900 43400 5 10 1 1 0 6 1
value=1u
}
C 46500 48300 1 0 0 capacitor-1.sym
{
T 46700 49000 5 10 0 0 0 0 1
device=CAPACITOR
T 46700 48800 5 10 1 1 0 0 1
refdes=C9
T 46700 49200 5 10 0 0 0 0 1
symversion=0.1
T 46500 48300 5 10 1 1 0 0 1
value=1u
}
C 42200 43600 1 180 0 capacitor-2.sym
{
T 42000 42900 5 10 0 0 180 0 1
device=POLARIZED_CAPACITOR
T 42000 43100 5 10 1 1 0 0 1
refdes=C10
T 42000 42700 5 10 0 0 180 0 1
symversion=0.1
T 41600 43100 5 10 1 1 0 0 1
value=10u
}
C 47200 39900 1 270 0 capacitor-2.sym
{
T 47900 39700 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 47600 39700 5 10 1 1 0 0 1
refdes=C12
T 48100 39700 5 10 0 0 270 0 1
symversion=0.1
T 47600 39500 5 10 1 1 0 0 1
value=56u
}
C 45100 40400 1 270 0 capacitor-2.sym
{
T 45800 40200 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 45500 40200 5 10 1 1 0 0 1
refdes=C14
T 46000 40200 5 10 0 0 270 0 1
symversion=0.1
T 45500 40000 5 10 1 1 0 0 1
value=470u
}
C 48900 49800 1 270 0 capacitor-1.sym
{
T 49600 49600 5 10 0 0 270 0 1
device=CAPACITOR
T 49200 49500 5 10 1 1 0 0 1
refdes=C13
T 49800 49600 5 10 0 0 270 0 1
symversion=0.1
T 49200 49000 5 10 1 1 0 0 1
value=1u
}
C 41600 40500 1 270 0 led-1.sym
{
T 42200 39700 5 10 0 0 270 0 1
device=LED
T 42000 39700 5 10 1 1 270 0 1
refdes=DLED1
T 42400 39700 5 10 0 0 270 0 1
symversion=0.1
T 41600 40500 5 10 0 1 0 0 1
model=DLED
T 41600 40500 5 10 0 0 0 0 1
model-name=DLED
}
C 50900 48300 1 0 0 dual-opamp-1.sym
{
T 51100 50600 5 10 0 0 0 0 1
device=DUAL_OPAMP
T 51100 49200 5 10 1 1 0 0 1
refdes=U1
T 51100 50200 5 10 0 0 0 0 1
footprint=SO8
T 51100 50800 5 10 0 0 0 0 1
symversion=0.2
T 50900 48300 5 10 0 0 0 0 1
slot=1
T 51700 48400 5 10 1 1 0 0 1
model=RC4558
T 50900 48300 5 10 0 0 0 0 1
value=RC4558
}
C 53700 43200 1 0 1 dual-opamp-1.sym
{
T 53500 45500 5 10 0 0 0 6 1
device=DUAL_OPAMP
T 53500 44100 5 10 1 1 0 6 1
refdes=U1
T 53500 45100 5 10 0 0 0 6 1
footprint=SO8
T 53500 45700 5 10 0 0 0 6 1
symversion=0.2
T 53700 43200 5 10 0 0 0 6 1
slot=2
T 52300 43200 5 10 1 1 0 0 1
model=RC4558
T 53700 43200 5 10 0 0 0 0 1
value=RC4558
}
C 44600 48600 1 0 0 npn_transistor.sym
{
T 45500 49100 5 10 1 1 0 0 1
refdes=Q1
T 45500 48700 5 8 0 1 0 0 1
footprint=TO92
T 45500 48900 5 10 0 1 0 0 1
value=Q2N3904
T 45000 50400 5 8 0 0 0 0 1
symversion=1.0
T 45500 48900 5 10 1 1 0 0 1
model=Q2N3904
}
C 45800 43600 1 0 1 npn_transistor.sym
{
T 44900 44100 5 10 1 1 0 6 1
refdes=Q2
T 44900 43700 5 8 0 1 0 6 1
footprint=TO92
T 44900 43900 5 10 0 1 0 6 1
value=Q2N3904
T 45400 45400 5 8 0 0 0 6 1
symversion=1.0
T 44900 43900 5 10 1 1 0 6 1
model=Q2N3904
}
C 41900 47500 1 0 0 gnd-1.sym
N 39500 48800 41300 48800 4
{
T 39500 48900 5 10 1 1 0 0 1
netname=Vin
}
N 39500 43600 41300 43600 4
{
T 39500 43700 5 10 1 1 0 0 1
netname=Vout
}
C 41700 38700 1 0 0 gnd-1.sym
C 54700 41900 1 0 1 gnd-1.sym
C 49500 44500 1 90 1 pot-1.sym
{
T 48600 43700 5 10 0 0 90 6 1
device=VARIABLE_RESISTOR
T 50200 44100 5 10 1 1 180 2 1
refdes=XLEVEL
T 48000 43700 5 10 0 0 90 6 1
footprint=none
T 49500 44500 5 10 0 0 0 0 1
model=pot
T 49500 44500 5 10 0 0 0 0 1
value=pot res=100k x=0.8
}
C 51400 46400 1 0 1 gnd-1.sym
N 45200 48600 45200 48400 4
N 42000 47800 42000 48000 4
N 41300 49000 42500 49000 4
N 42000 48900 42000 49000 4
N 44500 49000 44700 49000 4
N 43400 49000 43600 49000 4
C 45100 47100 1 0 0 gnd-1.sym
N 45200 47400 45200 47500 4
N 44600 49700 44600 49000 4
N 44600 50600 44600 51300 4
{
T 44100 51100 5 10 1 1 0 0 1
netname=Vcc2
}
N 45200 49400 45200 51300 4
{
T 45300 51100 5 10 1 1 0 0 1
netname=Vcc
}
N 46500 48500 45200 48500 4
N 47400 48500 50900 48500 4
N 51400 49100 51400 49400 4
{
T 51500 49200 5 10 1 1 0 0 1
netname=Vcc
}
C 51300 47800 1 0 0 gnd-1.sym
N 51400 48100 51400 48300 4
N 53600 52800 53800 52800 4
N 50800 52800 51400 52800 4
N 52300 52800 52700 52800 4
N 49900 48900 49900 53700 4
N 50900 50000 49900 50000 4
N 50900 50700 49900 50700 4
N 50900 51400 49900 51400 4
N 51000 52800 51000 53700 4
N 53800 48700 53800 52800 4
N 53800 51400 51800 51400 4
N 51800 50700 53800 50700 4
N 53800 50000 51800 50000 4
N 51900 48700 56800 48700 4
N 49100 49800 49100 51300 4
N 49100 48900 50900 48900 4
N 48900 52200 48900 52700 4
{
T 49000 52300 5 10 1 1 0 0 1
netname=Vcc2
}
N 54800 43400 53700 43400 4
N 54600 43400 54600 43300 4
N 54600 42400 54600 42200 4
N 53200 44000 53200 44300 4
{
T 53100 44100 5 10 1 1 0 6 1
netname=Vcc
}
C 53300 42700 1 0 1 gnd-1.sym
N 53200 43000 53200 43200 4
N 53600 44800 56000 44800 4
N 56000 43800 56000 45800 4
N 56000 43800 53700 43800 4
N 52700 44800 52400 44800 4
N 52400 44800 52400 43600 4
N 52700 43600 51900 43600 4
N 56000 45800 55700 45800 4
N 54200 46800 53300 46800 4
N 52400 46800 52200 46800 4
N 51300 46800 51300 46700 4
N 52800 45800 52500 45800 4
N 51600 45800 51100 45800 4
{
T 51400 45900 5 10 1 1 0 6 1
netname=Vcc2
}
N 50800 43600 51000 43600 4
N 49900 43600 49400 43600 4
N 49400 44500 49400 44900 4
{
T 49300 44700 5 10 1 1 0 6 1
netname=Vcc2
}
N 48900 44000 48600 44000 4
N 45700 44000 47700 44000 4
N 47500 44500 47500 44000 4
N 47500 45400 47500 45900 4
{
T 47400 45700 5 10 1 1 0 6 1
netname=Vcc2
}
N 45200 44400 45200 45400 4
{
T 45100 45200 5 10 1 1 0 6 1
netname=Vcc
}
C 45100 42000 1 0 0 gnd-1.sym
N 45200 42300 45200 42500 4
C 41400 41800 1 0 0 gnd-1.sym
N 41500 42100 41500 42200 4
N 43300 43400 45200 43400 4
N 43200 41100 46700 41100 4
{
T 46500 41200 5 10 1 1 0 0 1
netname=Vcc
}
N 41800 38900 47400 38900 4
N 43700 41100 43700 40500 4
N 43700 38900 43700 39600 4
N 44400 39600 44400 38900 4
N 44400 40500 44400 41100 4
N 45300 40400 45300 41100 4
N 45300 40000 45300 38900 4
N 50500 48300 50500 48500 4
N 50500 47400 50500 46900 4
{
T 50600 47000 5 10 1 1 0 0 1
netname=Vcc2
}
N 46700 41100 46700 41000 4
N 46700 40100 46700 39900 4
N 46700 40000 47800 40000 4
{
T 47700 40100 5 10 1 1 0 0 1
netname=Vcc2
}
N 47400 40000 47400 39900 4
N 39800 41100 40700 41100 4
N 42300 41100 41600 41100 4
N 36800 41300 39800 41300 4
N 41800 39600 41800 38900 4
N 41800 40500 41800 41100 4
N 41300 43400 41800 43400 4
N 41500 43100 41500 43400 4
N 42200 43400 42400 43400 4
N 45200 43400 45200 43600 4
N 55700 43400 56800 43400 4
N 56800 43400 56800 48700 4
C 36100 49700 1 0 0 spice-directive-1.sym
{
T 36200 50000 5 10 0 1 0 0 1
device=directive
T 36200 50100 5 10 1 1 0 0 1
refdes=A1
T 36200 49800 5 10 0 1 0 0 1
file=unknown
T 36200 49800 5 10 1 1 0 0 1
value=.options TEMP=25
}
C 36100 49100 1 0 0 spice-include-1.sym
{
T 36200 49400 5 10 0 1 0 0 1
device=include
T 36200 49500 5 10 1 1 0 0 1
refdes=A2
T 36600 49200 5 10 1 1 0 0 1
file=./Simulate.cmd
}
C 36100 48300 1 0 0 spice-model-1.sym
{
T 36200 49000 5 10 0 1 0 0 1
device=model
T 36200 48900 5 10 1 1 0 0 1
refdes=A3
T 37400 48600 5 10 1 1 0 0 1
model-name=1N4148
T 36600 48400 5 10 1 1 0 0 1
file=../models/1N4148.mod
}
C 36100 47500 1 0 0 spice-model-1.sym
{
T 36200 48200 5 10 0 1 0 0 1
device=model
T 36200 48100 5 10 1 1 0 0 1
refdes=A4
T 37400 47800 5 10 1 1 0 0 1
model-name=1N4007
T 36600 47600 5 10 1 1 0 0 1
file=../models/1N4007.mod
}
C 36100 46700 1 0 0 spice-model-1.sym
{
T 36200 47400 5 10 0 1 0 0 1
device=model
T 36200 47300 5 10 1 1 0 0 1
refdes=A5
T 37400 47000 5 10 1 1 0 0 1
model-name=4558RC
T 36600 46800 5 10 1 1 0 0 1
file=../models/RC4558.301
}
C 36100 45900 1 0 0 spice-model-1.sym
{
T 36200 46600 5 10 0 1 0 0 1
device=model
T 36200 46500 5 10 1 1 0 0 1
refdes=A6
T 37400 46200 5 10 1 1 0 0 1
model-name=Q2N3904
T 36600 46000 5 10 1 1 0 0 1
file=../models/Q2N3904.lib
}
C 36100 45100 1 0 0 spice-model-1.sym
{
T 36200 45800 5 10 0 1 0 0 1
device=model
T 36200 45700 5 10 1 1 0 0 1
refdes=A7
T 37400 45400 5 10 1 1 0 0 1
model-name=pot
T 36600 45200 5 10 1 1 0 0 1
file=../models/pot.mod
}
C 36100 44300 1 0 0 spice-model-1.sym
{
T 36200 45000 5 10 0 1 0 0 1
device=model
T 36200 44900 5 10 1 1 0 0 1
refdes=A8
T 37400 44600 5 10 1 1 0 0 1
model-name=DLED
T 36600 44400 5 10 1 1 0 0 1
file=../models/DLED.mod
}
C 36100 43500 1 0 0 spice-model-1.sym
{
T 36200 44200 5 10 0 1 0 0 1
device=model
T 36200 44100 5 10 1 1 0 0 1
refdes=A9
T 37400 43800 5 10 1 1 0 0 1
model-name=SPDT
T 36600 43600 5 10 1 1 0 0 1
file=../models/SPDT.mod
}
C 36100 42700 1 0 0 spice-model-1.sym
{
T 36200 43400 5 10 0 1 0 0 1
device=model
T 36200 43300 5 10 1 1 0 0 1
refdes=A10
T 37400 43000 5 10 1 1 0 0 1
model-name=3PDT
T 36600 42800 5 10 1 1 0 0 1
file=../models/3PDT.mod
}
C 36500 39600 1 0 0 vdc-1.sym
{
T 37200 40250 5 10 1 1 0 0 1
refdes=VDC
T 37200 40450 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 37200 40650 5 10 0 0 0 0 1
footprint=none
T 37200 40050 5 10 1 1 0 0 1
value=DC 9V
}
C 36700 38700 1 0 0 gnd-1.sym
N 36800 39000 36800 39600 4
N 36800 40800 36800 41300 4
C 39200 47600 1 0 0 vac-1.sym
{
T 39900 48250 5 10 1 1 0 0 1
refdes=Vinput
T 39900 48450 5 10 0 0 0 0 1
device=vac
T 39900 48650 5 10 0 0 0 0 1
footprint=none
T 39900 48050 5 10 1 1 0 0 1
value=dc 0 ac 1 sin(0 1 300)
}
C 39400 47100 1 0 0 gnd-1.sym
N 39500 47400 39500 47600 4
N 46700 39000 46700 38900 4
N 47400 39000 47400 38900 4
N 41300 48800 41300 49000 4
N 41300 43600 41300 43400 4
N 39800 41300 39800 41100 4
N 49100 51300 48900 51300 4
N 49900 53700 51000 53700 4
C 52700 52700 1 0 0 resistor-1.sym
{
T 53000 53100 5 10 0 0 0 0 1
device=RESISTOR
T 52900 53000 5 10 1 1 0 0 1
refdes=RDRIVE
T 53100 52500 5 10 1 1 0 0 1
value=250k
}
C 52800 45700 1 0 0 resistor-1.sym
{
T 53100 46100 5 10 0 0 0 0 1
device=RESISTOR
T 53000 46000 5 10 1 1 0 0 1
refdes=RTONE L
T 53100 45500 5 10 1 1 0 0 1
value=10k
}
C 54800 45700 1 0 0 resistor-1.sym
{
T 55100 46100 5 10 0 0 0 0 1
device=RESISTOR
T 55000 46000 5 10 1 1 0 0 1
refdes=RTONE R
T 55200 45500 5 10 1 1 0 0 1
value=10k
}
N 54200 46800 54200 45800 4
N 53700 45800 54800 45800 4
C 48600 42000 1 90 0 resistor-1.sym
{
T 48200 42300 5 10 0 0 90 0 1
device=RESISTOR
T 48300 42200 5 10 1 1 90 0 1
refdes=RLEVEL L
T 48600 42000 5 10 1 1 0 0 1
value=80k
}
