#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19fb510 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19eee70 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x19bbd80 .functor NOT 1, L_0x1a36c90, C4<0>, C4<0>, C4<0>;
L_0x1a36b10 .functor XOR 8, L_0x1a366b0, L_0x1a36a70, C4<00000000>, C4<00000000>;
L_0x1a36c20 .functor XOR 8, L_0x1a36b10, L_0x1a36b80, C4<00000000>, C4<00000000>;
v0x1a30dd0_0 .net "B3_next_dut", 0 0, L_0x1a34000;  1 drivers
v0x1a30e90_0 .net "B3_next_ref", 0 0, L_0x1a32460;  1 drivers
v0x1a30f30_0 .net "Count_next_dut", 0 0, L_0x1a35350;  1 drivers
v0x1a30fd0_0 .net "Count_next_ref", 0 0, L_0x1a33690;  1 drivers
v0x1a31070_0 .net "S1_next_dut", 0 0, L_0x1a353c0;  1 drivers
v0x1a31160_0 .net "S1_next_ref", 0 0, L_0x1a33210;  1 drivers
v0x1a31230_0 .net "S_next_dut", 0 0, L_0x1a34e20;  1 drivers
v0x1a31300_0 .net "S_next_ref", 0 0, L_0x1a32fc0;  1 drivers
v0x1a313d0_0 .net "Wait_next_dut", 0 0, L_0x1a35b40;  1 drivers
v0x1a314a0_0 .net "Wait_next_ref", 0 0, L_0x1a33c20;  1 drivers
v0x1a31570_0 .net *"_ivl_10", 7 0, L_0x1a36b80;  1 drivers
v0x1a31610_0 .net *"_ivl_12", 7 0, L_0x1a36c20;  1 drivers
v0x1a316b0_0 .net *"_ivl_2", 7 0, L_0x1a365c0;  1 drivers
v0x1a31750_0 .net *"_ivl_4", 7 0, L_0x1a366b0;  1 drivers
v0x1a317f0_0 .net *"_ivl_6", 7 0, L_0x1a36a70;  1 drivers
v0x1a31890_0 .net *"_ivl_8", 7 0, L_0x1a36b10;  1 drivers
v0x1a31950_0 .net "ack", 0 0, v0x1a2dbb0_0;  1 drivers
v0x1a319f0_0 .var "clk", 0 0;
v0x1a31ac0_0 .net "counting_dut", 0 0, L_0x1a35e90;  1 drivers
v0x1a31b90_0 .net "counting_ref", 0 0, L_0x1a33f10;  1 drivers
v0x1a31c60_0 .net "d", 0 0, v0x1a2dd10_0;  1 drivers
v0x1a31d00_0 .net "done_counting", 0 0, v0x1a2ddb0_0;  1 drivers
v0x1a31da0_0 .net "done_dut", 0 0, L_0x1a35d40;  1 drivers
v0x1a31e70_0 .net "done_ref", 0 0, L_0x1a33e20;  1 drivers
v0x1a31f40_0 .net "shift_ena_dut", 0 0, L_0x1a36460;  1 drivers
v0x1a32010_0 .net "shift_ena_ref", 0 0, L_0x1a34320;  1 drivers
v0x1a320e0_0 .net "state", 9 0, v0x1a2e010_0;  1 drivers
v0x1a32180_0 .var/2u "stats1", 607 0;
v0x1a32220_0 .var/2u "strobe", 0 0;
v0x1a322c0_0 .net "tb_match", 0 0, L_0x1a36c90;  1 drivers
v0x1a32390_0 .net "tb_mismatch", 0 0, L_0x19bbd80;  1 drivers
LS_0x1a365c0_0_0 .concat [ 1 1 1 1], L_0x1a34320, L_0x1a33f10, L_0x1a33e20, L_0x1a33c20;
LS_0x1a365c0_0_4 .concat [ 1 1 1 1], L_0x1a33690, L_0x1a33210, L_0x1a32fc0, L_0x1a32460;
L_0x1a365c0 .concat [ 4 4 0 0], LS_0x1a365c0_0_0, LS_0x1a365c0_0_4;
LS_0x1a366b0_0_0 .concat [ 1 1 1 1], L_0x1a34320, L_0x1a33f10, L_0x1a33e20, L_0x1a33c20;
LS_0x1a366b0_0_4 .concat [ 1 1 1 1], L_0x1a33690, L_0x1a33210, L_0x1a32fc0, L_0x1a32460;
L_0x1a366b0 .concat [ 4 4 0 0], LS_0x1a366b0_0_0, LS_0x1a366b0_0_4;
LS_0x1a36a70_0_0 .concat [ 1 1 1 1], L_0x1a36460, L_0x1a35e90, L_0x1a35d40, L_0x1a35b40;
LS_0x1a36a70_0_4 .concat [ 1 1 1 1], L_0x1a35350, L_0x1a353c0, L_0x1a34e20, L_0x1a34000;
L_0x1a36a70 .concat [ 4 4 0 0], LS_0x1a36a70_0_0, LS_0x1a36a70_0_4;
LS_0x1a36b80_0_0 .concat [ 1 1 1 1], L_0x1a34320, L_0x1a33f10, L_0x1a33e20, L_0x1a33c20;
LS_0x1a36b80_0_4 .concat [ 1 1 1 1], L_0x1a33690, L_0x1a33210, L_0x1a32fc0, L_0x1a32460;
L_0x1a36b80 .concat [ 4 4 0 0], LS_0x1a36b80_0_0, LS_0x1a36b80_0_4;
L_0x1a36c90 .cmp/eeq 8, L_0x1a365c0, L_0x1a36c20;
S_0x19f8c30 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x19eee70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x19cc770 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x19cc7b0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x19cc7f0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x19cc830 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x19cc870 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x19cc8b0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x19cc8f0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x19cc930 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x19cc970 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x19cc9b0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x19d3720 .functor NOT 1, v0x1a2dd10_0, C4<0>, C4<0>, C4<0>;
L_0x19c8da0 .functor AND 1, L_0x1a32550, L_0x19d3720, C4<1>, C4<1>;
L_0x19fcaf0 .functor NOT 1, v0x1a2dd10_0, C4<0>, C4<0>, C4<0>;
L_0x19fcb60 .functor AND 1, L_0x1a326b0, L_0x19fcaf0, C4<1>, C4<1>;
L_0x1a32850 .functor OR 1, L_0x19c8da0, L_0x19fcb60, C4<0>, C4<0>;
L_0x1a32a30 .functor NOT 1, v0x1a2dd10_0, C4<0>, C4<0>, C4<0>;
L_0x1a32ae0 .functor AND 1, L_0x1a32960, L_0x1a32a30, C4<1>, C4<1>;
L_0x1a32bf0 .functor OR 1, L_0x1a32850, L_0x1a32ae0, C4<0>, C4<0>;
L_0x1a32f00 .functor AND 1, L_0x1a32d50, v0x1a2dbb0_0, C4<1>, C4<1>;
L_0x1a32fc0 .functor OR 1, L_0x1a32bf0, L_0x1a32f00, C4<0>, C4<0>;
L_0x1a33210 .functor AND 1, L_0x1a33130, v0x1a2dd10_0, C4<1>, C4<1>;
L_0x1a33460 .functor NOT 1, v0x1a2ddb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a335d0 .functor AND 1, L_0x1a33370, L_0x1a33460, C4<1>, C4<1>;
L_0x1a33690 .functor OR 1, L_0x1a332d0, L_0x1a335d0, C4<0>, C4<0>;
L_0x1a33560 .functor AND 1, L_0x1a33870, v0x1a2ddb0_0, C4<1>, C4<1>;
L_0x1a33a60 .functor NOT 1, v0x1a2dbb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a33b60 .functor AND 1, L_0x1a33960, L_0x1a33a60, C4<1>, C4<1>;
L_0x1a33c20 .functor OR 1, L_0x1a33560, L_0x1a33b60, C4<0>, C4<0>;
v0x19fcc60_0 .net "B3_next", 0 0, L_0x1a32460;  alias, 1 drivers
v0x19ba640_0 .net "Count_next", 0 0, L_0x1a33690;  alias, 1 drivers
v0x19ba740_0 .net "S1_next", 0 0, L_0x1a33210;  alias, 1 drivers
v0x19bbed0_0 .net "S_next", 0 0, L_0x1a32fc0;  alias, 1 drivers
v0x19bbf70_0 .net "Wait_next", 0 0, L_0x1a33c20;  alias, 1 drivers
v0x19bc260_0 .net *"_ivl_10", 0 0, L_0x19fcaf0;  1 drivers
v0x19fcd00_0 .net *"_ivl_12", 0 0, L_0x19fcb60;  1 drivers
v0x1a2bd90_0 .net *"_ivl_14", 0 0, L_0x1a32850;  1 drivers
v0x1a2be70_0 .net *"_ivl_17", 0 0, L_0x1a32960;  1 drivers
v0x1a2bf50_0 .net *"_ivl_18", 0 0, L_0x1a32a30;  1 drivers
v0x1a2c030_0 .net *"_ivl_20", 0 0, L_0x1a32ae0;  1 drivers
v0x1a2c110_0 .net *"_ivl_22", 0 0, L_0x1a32bf0;  1 drivers
v0x1a2c1f0_0 .net *"_ivl_25", 0 0, L_0x1a32d50;  1 drivers
v0x1a2c2d0_0 .net *"_ivl_26", 0 0, L_0x1a32f00;  1 drivers
v0x1a2c3b0_0 .net *"_ivl_3", 0 0, L_0x1a32550;  1 drivers
v0x1a2c490_0 .net *"_ivl_31", 0 0, L_0x1a33130;  1 drivers
v0x1a2c570_0 .net *"_ivl_35", 0 0, L_0x1a332d0;  1 drivers
v0x1a2c650_0 .net *"_ivl_37", 0 0, L_0x1a33370;  1 drivers
v0x1a2c730_0 .net *"_ivl_38", 0 0, L_0x1a33460;  1 drivers
v0x1a2c810_0 .net *"_ivl_4", 0 0, L_0x19d3720;  1 drivers
v0x1a2c8f0_0 .net *"_ivl_40", 0 0, L_0x1a335d0;  1 drivers
v0x1a2c9d0_0 .net *"_ivl_45", 0 0, L_0x1a33870;  1 drivers
v0x1a2cab0_0 .net *"_ivl_46", 0 0, L_0x1a33560;  1 drivers
v0x1a2cb90_0 .net *"_ivl_49", 0 0, L_0x1a33960;  1 drivers
v0x1a2cc70_0 .net *"_ivl_50", 0 0, L_0x1a33a60;  1 drivers
v0x1a2cd50_0 .net *"_ivl_52", 0 0, L_0x1a33b60;  1 drivers
v0x1a2ce30_0 .net *"_ivl_6", 0 0, L_0x19c8da0;  1 drivers
v0x1a2cf10_0 .net *"_ivl_61", 3 0, L_0x1a34070;  1 drivers
v0x1a2cff0_0 .net *"_ivl_9", 0 0, L_0x1a326b0;  1 drivers
v0x1a2d0d0_0 .net "ack", 0 0, v0x1a2dbb0_0;  alias, 1 drivers
v0x1a2d190_0 .net "counting", 0 0, L_0x1a33f10;  alias, 1 drivers
v0x1a2d250_0 .net "d", 0 0, v0x1a2dd10_0;  alias, 1 drivers
v0x1a2d310_0 .net "done", 0 0, L_0x1a33e20;  alias, 1 drivers
v0x1a2d5e0_0 .net "done_counting", 0 0, v0x1a2ddb0_0;  alias, 1 drivers
v0x1a2d6a0_0 .net "shift_ena", 0 0, L_0x1a34320;  alias, 1 drivers
v0x1a2d760_0 .net "state", 9 0, v0x1a2e010_0;  alias, 1 drivers
L_0x1a32460 .part v0x1a2e010_0, 6, 1;
L_0x1a32550 .part v0x1a2e010_0, 0, 1;
L_0x1a326b0 .part v0x1a2e010_0, 1, 1;
L_0x1a32960 .part v0x1a2e010_0, 3, 1;
L_0x1a32d50 .part v0x1a2e010_0, 9, 1;
L_0x1a33130 .part v0x1a2e010_0, 0, 1;
L_0x1a332d0 .part v0x1a2e010_0, 7, 1;
L_0x1a33370 .part v0x1a2e010_0, 8, 1;
L_0x1a33870 .part v0x1a2e010_0, 8, 1;
L_0x1a33960 .part v0x1a2e010_0, 9, 1;
L_0x1a33e20 .part v0x1a2e010_0, 9, 1;
L_0x1a33f10 .part v0x1a2e010_0, 8, 1;
L_0x1a34070 .part v0x1a2e010_0, 4, 4;
L_0x1a34320 .reduce/or L_0x1a34070;
S_0x1a2d9c0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x19eee70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1a2dbb0_0 .var "ack", 0 0;
v0x1a2dc70_0 .net "clk", 0 0, v0x1a319f0_0;  1 drivers
v0x1a2dd10_0 .var "d", 0 0;
v0x1a2ddb0_0 .var "done_counting", 0 0;
v0x1a2de80_0 .var/2u "fail_onehot", 0 0;
v0x1a2df70_0 .var/2u "failed", 0 0;
v0x1a2e010_0 .var "state", 9 0;
v0x1a2e0b0_0 .net "tb_match", 0 0, L_0x1a36c90;  alias, 1 drivers
E_0x19c8d60 .event posedge, v0x1a2dc70_0;
E_0x19c7a20/0 .event negedge, v0x1a2dc70_0;
E_0x19c7a20/1 .event posedge, v0x1a2dc70_0;
E_0x19c7a20 .event/or E_0x19c7a20/0, E_0x19c7a20/1;
S_0x1a2e210 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x19eee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
L_0x1a34000 .functor AND 1, L_0x1a344e0, v0x1a2dd10_0, C4<1>, C4<1>;
L_0x1a346c0 .functor NOT 1, v0x1a2dd10_0, C4<0>, C4<0>, C4<0>;
L_0x1a34730 .functor AND 1, L_0x1a34620, L_0x1a346c0, C4<1>, C4<1>;
L_0x1a348e0 .functor NOT 1, v0x1a2dd10_0, C4<0>, C4<0>, C4<0>;
L_0x1a34950 .functor AND 1, L_0x1a34840, L_0x1a348e0, C4<1>, C4<1>;
L_0x1a34a60 .functor OR 1, L_0x1a34730, L_0x1a34950, C4<0>, C4<0>;
L_0x1a34c50 .functor NOT 1, v0x1a2dd10_0, C4<0>, C4<0>, C4<0>;
L_0x1a34cc0 .functor AND 1, L_0x1a34bb0, L_0x1a34c50, C4<1>, C4<1>;
L_0x1a34e20 .functor OR 1, L_0x1a34a60, L_0x1a34cc0, C4<0>, C4<0>;
L_0x1a35020 .functor NOT 1, v0x1a2dd10_0, C4<0>, C4<0>, C4<0>;
L_0x1a350f0 .functor AND 1, L_0x1a34f80, L_0x1a35020, C4<1>, C4<1>;
L_0x1a35290 .functor AND 1, L_0x1a351b0, v0x1a2dd10_0, C4<1>, C4<1>;
L_0x1a353c0 .functor OR 1, L_0x1a350f0, L_0x1a35290, C4<0>, C4<0>;
L_0x1a355c0 .functor NOT 1, v0x1a2ddb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a35350 .functor AND 1, L_0x1a35520, L_0x1a355c0, C4<1>, C4<1>;
L_0x1a35890 .functor AND 1, L_0x1a357a0, v0x1a2ddb0_0, C4<1>, C4<1>;
L_0x1a35a80 .functor AND 1, L_0x1a359e0, v0x1a2dbb0_0, C4<1>, C4<1>;
L_0x1a35b40 .functor OR 1, L_0x1a35890, L_0x1a35a80, C4<0>, C4<0>;
L_0x1a360e0 .functor OR 1, L_0x1a35f30, L_0x1a36040, C4<0>, C4<0>;
L_0x1a35fd0 .functor OR 1, L_0x1a360e0, L_0x1a361f0, C4<0>, C4<0>;
L_0x1a36460 .functor OR 1, L_0x1a35fd0, L_0x1a35ca0, C4<0>, C4<0>;
v0x1a2e5b0_0 .net "B3_next", 0 0, L_0x1a34000;  alias, 1 drivers
v0x1a2e670_0 .net "Count_next", 0 0, L_0x1a35350;  alias, 1 drivers
v0x1a2e730_0 .net "S1_next", 0 0, L_0x1a353c0;  alias, 1 drivers
v0x1a2e800_0 .net "S_next", 0 0, L_0x1a34e20;  alias, 1 drivers
v0x1a2e8c0_0 .net "Wait_next", 0 0, L_0x1a35b40;  alias, 1 drivers
v0x1a2e9d0_0 .net *"_ivl_1", 0 0, L_0x1a344e0;  1 drivers
v0x1a2eab0_0 .net *"_ivl_11", 0 0, L_0x1a34840;  1 drivers
v0x1a2eb90_0 .net *"_ivl_12", 0 0, L_0x1a348e0;  1 drivers
v0x1a2ec70_0 .net *"_ivl_14", 0 0, L_0x1a34950;  1 drivers
v0x1a2ed50_0 .net *"_ivl_16", 0 0, L_0x1a34a60;  1 drivers
v0x1a2ee30_0 .net *"_ivl_19", 0 0, L_0x1a34bb0;  1 drivers
v0x1a2ef10_0 .net *"_ivl_20", 0 0, L_0x1a34c50;  1 drivers
v0x1a2eff0_0 .net *"_ivl_22", 0 0, L_0x1a34cc0;  1 drivers
v0x1a2f0d0_0 .net *"_ivl_27", 0 0, L_0x1a34f80;  1 drivers
v0x1a2f1b0_0 .net *"_ivl_28", 0 0, L_0x1a35020;  1 drivers
v0x1a2f290_0 .net *"_ivl_30", 0 0, L_0x1a350f0;  1 drivers
v0x1a2f370_0 .net *"_ivl_33", 0 0, L_0x1a351b0;  1 drivers
v0x1a2f450_0 .net *"_ivl_34", 0 0, L_0x1a35290;  1 drivers
v0x1a2f530_0 .net *"_ivl_39", 0 0, L_0x1a35520;  1 drivers
v0x1a2f610_0 .net *"_ivl_40", 0 0, L_0x1a355c0;  1 drivers
v0x1a2f6f0_0 .net *"_ivl_45", 0 0, L_0x1a357a0;  1 drivers
v0x1a2f7d0_0 .net *"_ivl_46", 0 0, L_0x1a35890;  1 drivers
v0x1a2f8b0_0 .net *"_ivl_49", 0 0, L_0x1a359e0;  1 drivers
v0x1a2f990_0 .net *"_ivl_5", 0 0, L_0x1a34620;  1 drivers
v0x1a2fa70_0 .net *"_ivl_50", 0 0, L_0x1a35a80;  1 drivers
v0x1a2fb50_0 .net *"_ivl_59", 0 0, L_0x1a35f30;  1 drivers
v0x1a2fc30_0 .net *"_ivl_6", 0 0, L_0x1a346c0;  1 drivers
v0x1a2fd10_0 .net *"_ivl_61", 0 0, L_0x1a36040;  1 drivers
v0x1a2fdf0_0 .net *"_ivl_62", 0 0, L_0x1a360e0;  1 drivers
v0x1a2fed0_0 .net *"_ivl_65", 0 0, L_0x1a361f0;  1 drivers
v0x1a2ffb0_0 .net *"_ivl_66", 0 0, L_0x1a35fd0;  1 drivers
v0x1a30090_0 .net *"_ivl_69", 0 0, L_0x1a35ca0;  1 drivers
v0x1a30170_0 .net *"_ivl_8", 0 0, L_0x1a34730;  1 drivers
v0x1a30460_0 .net "ack", 0 0, v0x1a2dbb0_0;  alias, 1 drivers
v0x1a30500_0 .net "counting", 0 0, L_0x1a35e90;  alias, 1 drivers
v0x1a305c0_0 .net "d", 0 0, v0x1a2dd10_0;  alias, 1 drivers
v0x1a306b0_0 .net "done", 0 0, L_0x1a35d40;  alias, 1 drivers
v0x1a30770_0 .net "done_counting", 0 0, v0x1a2ddb0_0;  alias, 1 drivers
v0x1a30860_0 .net "shift_ena", 0 0, L_0x1a36460;  alias, 1 drivers
v0x1a30920_0 .net "state", 9 0, v0x1a2e010_0;  alias, 1 drivers
L_0x1a344e0 .part v0x1a2e010_0, 8, 1;
L_0x1a34620 .part v0x1a2e010_0, 0, 1;
L_0x1a34840 .part v0x1a2e010_0, 2, 1;
L_0x1a34bb0 .part v0x1a2e010_0, 7, 1;
L_0x1a34f80 .part v0x1a2e010_0, 1, 1;
L_0x1a351b0 .part v0x1a2e010_0, 2, 1;
L_0x1a35520 .part v0x1a2e010_0, 9, 1;
L_0x1a357a0 .part v0x1a2e010_0, 9, 1;
L_0x1a359e0 .part v0x1a2e010_0, 8, 1;
L_0x1a35d40 .part v0x1a2e010_0, 8, 1;
L_0x1a35e90 .part v0x1a2e010_0, 9, 1;
L_0x1a35f30 .part v0x1a2e010_0, 4, 1;
L_0x1a36040 .part v0x1a2e010_0, 5, 1;
L_0x1a361f0 .part v0x1a2e010_0, 6, 1;
L_0x1a35ca0 .part v0x1a2e010_0, 7, 1;
S_0x1a30bb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x19eee70;
 .timescale -12 -12;
E_0x19c7420 .event anyedge, v0x1a32220_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a32220_0;
    %nor/r;
    %assign/vec4 v0x1a32220_0, 0;
    %wait E_0x19c7420;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a2d9c0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a2df70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a2de80_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1a2d9c0;
T_2 ;
    %wait E_0x19c7a20;
    %load/vec4 v0x1a2e0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a2df70_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1a2d9c0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1a2dbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a2ddb0_0, 0;
    %assign/vec4 v0x1a2dd10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1a2e010_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19c7a20;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1a2dbb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1a2ddb0_0, 0, 1;
    %store/vec4 v0x1a2dd10_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1a2e010_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x19c8d60;
    %load/vec4 v0x1a2df70_0;
    %assign/vec4 v0x1a2de80_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19c7a20;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1a2dbb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1a2ddb0_0, 0, 1;
    %store/vec4 v0x1a2dd10_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1a2e010_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x19c8d60;
    %load/vec4 v0x1a2de80_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1a2df70_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x19eee70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a319f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a32220_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x19eee70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a319f0_0;
    %inv;
    %store/vec4 v0x1a319f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x19eee70;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a2dc70_0, v0x1a32390_0, v0x1a31c60_0, v0x1a31d00_0, v0x1a31950_0, v0x1a320e0_0, v0x1a30e90_0, v0x1a30dd0_0, v0x1a31300_0, v0x1a31230_0, v0x1a31160_0, v0x1a31070_0, v0x1a30fd0_0, v0x1a30f30_0, v0x1a314a0_0, v0x1a313d0_0, v0x1a31e70_0, v0x1a31da0_0, v0x1a31b90_0, v0x1a31ac0_0, v0x1a32010_0, v0x1a31f40_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x19eee70;
T_7 ;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x19eee70;
T_8 ;
    %wait E_0x19c7a20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a32180_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a32180_0, 4, 32;
    %load/vec4 v0x1a322c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a32180_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a32180_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a32180_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1a30e90_0;
    %load/vec4 v0x1a30e90_0;
    %load/vec4 v0x1a30dd0_0;
    %xor;
    %load/vec4 v0x1a30e90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a32180_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a32180_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1a31300_0;
    %load/vec4 v0x1a31300_0;
    %load/vec4 v0x1a31230_0;
    %xor;
    %load/vec4 v0x1a31300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a32180_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a32180_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1a31160_0;
    %load/vec4 v0x1a31160_0;
    %load/vec4 v0x1a31070_0;
    %xor;
    %load/vec4 v0x1a31160_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a32180_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a32180_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1a30fd0_0;
    %load/vec4 v0x1a30fd0_0;
    %load/vec4 v0x1a30f30_0;
    %xor;
    %load/vec4 v0x1a30fd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a32180_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a32180_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1a314a0_0;
    %load/vec4 v0x1a314a0_0;
    %load/vec4 v0x1a313d0_0;
    %xor;
    %load/vec4 v0x1a314a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a32180_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a32180_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1a31e70_0;
    %load/vec4 v0x1a31e70_0;
    %load/vec4 v0x1a31da0_0;
    %xor;
    %load/vec4 v0x1a31e70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a32180_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a32180_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1a31b90_0;
    %load/vec4 v0x1a31b90_0;
    %load/vec4 v0x1a31ac0_0;
    %xor;
    %load/vec4 v0x1a31b90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a32180_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a32180_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x1a32010_0;
    %load/vec4 v0x1a32010_0;
    %load/vec4 v0x1a31f40_0;
    %xor;
    %load/vec4 v0x1a32010_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a32180_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x1a32180_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a32180_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/review2015_fsmonehot/iter0/response52/top_module.sv";
