#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 10 19:48:50 2022
# Process ID: 9412
# Current directory: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.runs/synth_1
# Command line: vivado.exe -log shift_register_delay.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register_delay.tcl
# Log file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.runs/synth_1/shift_register_delay.vds
# Journal file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_3/lab6_1_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source shift_register_delay.tcl -notrace
