#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Mar  7 14:34:39 2025
# Process ID         : 26936
# Current directory  : D:/ee102_lab4/final_lab4
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent9808 D:\ee102_lab4\final_lab4\burak_lab4.xpr
# Log file           : D:/ee102_lab4/final_lab4/vivado.log
# Journal file       : D:/ee102_lab4/final_lab4\vivado.jou
# Running On         : LAPTOP-T4A93B1T
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i7-10750H CPU @ 2.60GHz
# CPU Frequency      : 2592 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16945 MB
# Swap memory        : 4284 MB
# Total Virtual      : 21229 MB
# Available Virtual  : 4153 MB
#-----------------------------------------------------------
start_gui
open_project D:/ee102_lab4/final_lab4/burak_lab4.xpr
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
launch_simulation
source ALU_TB.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
reset_run impl_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
refresh_hw_server {localhost:3121}
refresh_hw_server {localhost:3121}
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ee102_lab4/final_lab4/burak_lab4.runs/impl_1/ALU_FPGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ee102_lab4/final_lab4/burak_lab4.runs/impl_1/ALU_FPGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
