Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Feb 18 20:09:34 2025
| Host         : ArchDesktop running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                 Violations  
-------  --------  ------------------------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert                4           
SYNTH-6  Warning   Timing of a RAM block might be sub-optimal  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.494        0.000                      0                 7659        0.047        0.000                      0                 7659        3.000        0.000                       0                  2948  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  clkfb        {0.000 5.000}      10.000          100.000         
  internalClk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     1  
  clkfb                                                                                                                                                          8.751        0.000                       0                     2  
  internalClk        0.494        0.000                      0                 4743        0.047        0.000                      0                 4743        9.500        0.000                       0                  2945  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  internalClk        internalClk             11.274        0.000                      0                 2916        0.541        0.000                      0                 2916  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkfb                       
(none)        internalClk                 
(none)                      internalClk   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { externalClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockGenerator/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[855]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        19.256ns  (logic 5.599ns (29.076%)  route 13.657ns (70.924%))
  Logic Levels:           24  (CARRY4=4 LUT1=1 LUT2=2 LUT4=3 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.757ns = ( 25.757 - 20.000 ) 
    Source Clock Delay      (SCD):    6.090ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.553     6.090    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y59         FDCE                                         r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.478     6.568 r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/Q
                         net (fo=1, routed)           0.499     7.067    CPU_Core_inst/CU/bitManipulationValSelReg_reg_n_0_[1]
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.301     7.368 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_6/O
                         net (fo=21, routed)          1.042     8.410    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[1]
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.534 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[86]_i_11/O
                         net (fo=1, routed)           0.000     8.534    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[86]_i_11_n_0
    SLICE_X46Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     8.743 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[86]_i_8/O
                         net (fo=1, routed)           0.659     9.402    CPU_Core_inst/CU/debugSignalsReg_reg[86]_0
    SLICE_X47Y56         LUT4 (Prop_lut4_I3_O)        0.327     9.729 f  CPU_Core_inst/CU/debugSignalsReg[86]_i_3/O
                         net (fo=1, routed)           0.495    10.224    CPU_Core_inst/CU/debugSignalsReg[86]_i_3_n_0
    SLICE_X46Y56         LUT5 (Prop_lut5_I4_O)        0.327    10.551 f  CPU_Core_inst/CU/debugSignalsReg[86]_i_1/O
                         net (fo=29, routed)          0.963    11.514    CPU_Core_inst/CU/debugFromCPU_Core[18]
    SLICE_X40Y54         LUT2 (Prop_lut2_I0_O)        0.150    11.664 f  CPU_Core_inst/CU/debugSignalsReg[851]_i_20/O
                         net (fo=12, routed)          0.980    12.644    CPU_Core_inst/CU/debugSignalsReg[851]_i_20_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.352    12.996 f  CPU_Core_inst/CU/debugSignalsReg[833]_i_10/O
                         net (fo=8, routed)           0.873    13.869    CPU_Core_inst/CU/debugSignalsReg[833]_i_10_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.326    14.195 f  CPU_Core_inst/CU/debugSignalsReg[826]_i_12/O
                         net (fo=3, routed)           0.658    14.853    CPU_Core_inst/CU/debugSignalsReg[826]_i_12_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    14.977 f  CPU_Core_inst/CU/debugSignalsReg[823]_i_9/O
                         net (fo=3, routed)           0.674    15.651    CPU_Core_inst/CU/debugSignalsReg[823]_i_9_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124    15.775 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_8/O
                         net (fo=3, routed)           0.686    16.461    CPU_Core_inst/CU/debugSignalsReg[821]_i_8_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I3_O)        0.124    16.585 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_5/O
                         net (fo=3, routed)           1.004    17.590    CPU_Core_inst/CU/debugSignalsReg[820]_i_5_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    17.714 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_1/O
                         net (fo=20, routed)          0.489    18.203    CPU_Core_inst/CU/debugFromCPU_Core[175]
    SLICE_X44Y44         LUT1 (Prop_lut1_I0_O)        0.118    18.321 r  CPU_Core_inst/CU/resultReg[2]_i_12/O
                         net (fo=1, routed)           0.473    18.794    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X45Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    19.576 r  CPU_Core_inst/CU/resultReg_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.576    CPU_Core_inst/CU/resultReg_reg[2]_i_10_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  CPU_Core_inst/CU/resultReg_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.690    CPU_Core_inst/CU/resultReg_reg[6]_i_10_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  CPU_Core_inst/CU/resultReg_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.804    CPU_Core_inst/CU/resultReg_reg[10]_i_10_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.138 f  CPU_Core_inst/CU/resultReg_reg[14]_i_10/O[1]
                         net (fo=1, routed)           0.877    21.015    CPU_Core_inst/CU/resultReg_reg[14]_i_10_n_6
    SLICE_X50Y47         LUT6 (Prop_lut6_I3_O)        0.303    21.318 f  CPU_Core_inst/CU/resultReg[13]_i_4/O
                         net (fo=1, routed)           0.290    21.608    CPU_Core_inst/CU/resultReg[13]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    21.732 f  CPU_Core_inst/CU/resultReg[13]_i_2/O
                         net (fo=1, routed)           0.556    22.288    CPU_Core_inst/CU/resultReg[13]_i_2_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I3_O)        0.124    22.412 f  CPU_Core_inst/CU/resultReg[13]_i_1/O
                         net (fo=4, routed)           0.699    23.111    CPU_Core_inst/CU/debugFromCPU_Core[156]
    SLICE_X50Y49         LUT4 (Prop_lut4_I1_O)        0.124    23.235 r  CPU_Core_inst/CU/flagsReg[3]_i_10/O
                         net (fo=1, routed)           0.670    23.905    CPU_Core_inst/CU/flagsReg[3]_i_10_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I1_O)        0.124    24.029 r  CPU_Core_inst/CU/flagsReg[3]_i_6/O
                         net (fo=1, routed)           0.452    24.481    CPU_Core_inst/CU/flagsReg[3]_i_6_n_0
    SLICE_X50Y49         LUT5 (Prop_lut5_I1_O)        0.124    24.605 r  CPU_Core_inst/CU/flagsReg[3]_i_3/O
                         net (fo=1, routed)           0.428    25.033    CPU_Core_inst/CU/flagsReg[3]_i_3_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124    25.157 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=2, routed)           0.189    25.346    memoryMapping_inst/debugSignalsReg_reg[859]_0[786]
    SLICE_X49Y49         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[855]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.452    25.757    memoryMapping_inst/internalClk_BUFG
    SLICE_X49Y49         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[855]/C
                         clock pessimism              0.232    25.989    
                         clock uncertainty           -0.082    25.908    
    SLICE_X49Y49         FDCE (Setup_fdce_C_D)       -0.067    25.841    memoryMapping_inst/debugSignalsReg_reg[855]
  -------------------------------------------------------------------
                         required time                         25.841    
                         arrival time                         -25.346    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        19.067ns  (logic 5.599ns (29.365%)  route 13.468ns (70.635%))
  Logic Levels:           24  (CARRY4=4 LUT1=1 LUT2=2 LUT4=3 LUT5=6 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.757ns = ( 25.757 - 20.000 ) 
    Source Clock Delay      (SCD):    6.090ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.553     6.090    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y59         FDCE                                         r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.478     6.568 r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/Q
                         net (fo=1, routed)           0.499     7.067    CPU_Core_inst/CU/bitManipulationValSelReg_reg_n_0_[1]
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.301     7.368 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_6/O
                         net (fo=21, routed)          1.042     8.410    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[1]
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.534 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[86]_i_11/O
                         net (fo=1, routed)           0.000     8.534    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[86]_i_11_n_0
    SLICE_X46Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     8.743 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[86]_i_8/O
                         net (fo=1, routed)           0.659     9.402    CPU_Core_inst/CU/debugSignalsReg_reg[86]_0
    SLICE_X47Y56         LUT4 (Prop_lut4_I3_O)        0.327     9.729 f  CPU_Core_inst/CU/debugSignalsReg[86]_i_3/O
                         net (fo=1, routed)           0.495    10.224    CPU_Core_inst/CU/debugSignalsReg[86]_i_3_n_0
    SLICE_X46Y56         LUT5 (Prop_lut5_I4_O)        0.327    10.551 f  CPU_Core_inst/CU/debugSignalsReg[86]_i_1/O
                         net (fo=29, routed)          0.963    11.514    CPU_Core_inst/CU/debugFromCPU_Core[18]
    SLICE_X40Y54         LUT2 (Prop_lut2_I0_O)        0.150    11.664 f  CPU_Core_inst/CU/debugSignalsReg[851]_i_20/O
                         net (fo=12, routed)          0.980    12.644    CPU_Core_inst/CU/debugSignalsReg[851]_i_20_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.352    12.996 f  CPU_Core_inst/CU/debugSignalsReg[833]_i_10/O
                         net (fo=8, routed)           0.873    13.869    CPU_Core_inst/CU/debugSignalsReg[833]_i_10_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.326    14.195 f  CPU_Core_inst/CU/debugSignalsReg[826]_i_12/O
                         net (fo=3, routed)           0.658    14.853    CPU_Core_inst/CU/debugSignalsReg[826]_i_12_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    14.977 f  CPU_Core_inst/CU/debugSignalsReg[823]_i_9/O
                         net (fo=3, routed)           0.674    15.651    CPU_Core_inst/CU/debugSignalsReg[823]_i_9_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124    15.775 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_8/O
                         net (fo=3, routed)           0.686    16.461    CPU_Core_inst/CU/debugSignalsReg[821]_i_8_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I3_O)        0.124    16.585 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_5/O
                         net (fo=3, routed)           1.004    17.590    CPU_Core_inst/CU/debugSignalsReg[820]_i_5_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    17.714 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_1/O
                         net (fo=20, routed)          0.489    18.203    CPU_Core_inst/CU/debugFromCPU_Core[175]
    SLICE_X44Y44         LUT1 (Prop_lut1_I0_O)        0.118    18.321 r  CPU_Core_inst/CU/resultReg[2]_i_12/O
                         net (fo=1, routed)           0.473    18.794    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X45Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    19.576 r  CPU_Core_inst/CU/resultReg_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.576    CPU_Core_inst/CU/resultReg_reg[2]_i_10_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  CPU_Core_inst/CU/resultReg_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.690    CPU_Core_inst/CU/resultReg_reg[6]_i_10_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  CPU_Core_inst/CU/resultReg_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.804    CPU_Core_inst/CU/resultReg_reg[10]_i_10_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.138 f  CPU_Core_inst/CU/resultReg_reg[14]_i_10/O[1]
                         net (fo=1, routed)           0.877    21.015    CPU_Core_inst/CU/resultReg_reg[14]_i_10_n_6
    SLICE_X50Y47         LUT6 (Prop_lut6_I3_O)        0.303    21.318 f  CPU_Core_inst/CU/resultReg[13]_i_4/O
                         net (fo=1, routed)           0.290    21.608    CPU_Core_inst/CU/resultReg[13]_i_4_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    21.732 f  CPU_Core_inst/CU/resultReg[13]_i_2/O
                         net (fo=1, routed)           0.556    22.288    CPU_Core_inst/CU/resultReg[13]_i_2_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I3_O)        0.124    22.412 f  CPU_Core_inst/CU/resultReg[13]_i_1/O
                         net (fo=4, routed)           0.699    23.111    CPU_Core_inst/CU/debugFromCPU_Core[156]
    SLICE_X50Y49         LUT4 (Prop_lut4_I1_O)        0.124    23.235 r  CPU_Core_inst/CU/flagsReg[3]_i_10/O
                         net (fo=1, routed)           0.670    23.905    CPU_Core_inst/CU/flagsReg[3]_i_10_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I1_O)        0.124    24.029 r  CPU_Core_inst/CU/flagsReg[3]_i_6/O
                         net (fo=1, routed)           0.452    24.481    CPU_Core_inst/CU/flagsReg[3]_i_6_n_0
    SLICE_X50Y49         LUT5 (Prop_lut5_I1_O)        0.124    24.605 r  CPU_Core_inst/CU/flagsReg[3]_i_3/O
                         net (fo=1, routed)           0.428    25.033    CPU_Core_inst/CU/flagsReg[3]_i_3_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124    25.157 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=2, routed)           0.000    25.157    CPU_Core_inst/ALU_inst/debugFromCPU_Core[34]
    SLICE_X48Y49         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.452    25.757    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X48Y49         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
                         clock pessimism              0.232    25.989    
                         clock uncertainty           -0.082    25.908    
    SLICE_X48Y49         FDCE (Setup_fdce_C_D)        0.029    25.937    CPU_Core_inst/ALU_inst/flagsReg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.937    
                         arrival time                         -25.157    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[852]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.886ns  (logic 6.045ns (33.798%)  route 11.841ns (66.202%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT4=3 LUT5=6 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.090ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.553     6.090    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y59         FDCE                                         r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.478     6.568 r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/Q
                         net (fo=1, routed)           0.499     7.067    CPU_Core_inst/CU/bitManipulationValSelReg_reg_n_0_[1]
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.301     7.368 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_6/O
                         net (fo=21, routed)          1.042     8.410    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[1]
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.534 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[86]_i_11/O
                         net (fo=1, routed)           0.000     8.534    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[86]_i_11_n_0
    SLICE_X46Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     8.743 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[86]_i_8/O
                         net (fo=1, routed)           0.659     9.402    CPU_Core_inst/CU/debugSignalsReg_reg[86]_0
    SLICE_X47Y56         LUT4 (Prop_lut4_I3_O)        0.327     9.729 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_3/O
                         net (fo=1, routed)           0.495    10.224    CPU_Core_inst/CU/debugSignalsReg[86]_i_3_n_0
    SLICE_X46Y56         LUT5 (Prop_lut5_I4_O)        0.327    10.551 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_1/O
                         net (fo=29, routed)          0.963    11.514    CPU_Core_inst/CU/debugFromCPU_Core[18]
    SLICE_X40Y54         LUT2 (Prop_lut2_I0_O)        0.150    11.664 r  CPU_Core_inst/CU/debugSignalsReg[851]_i_20/O
                         net (fo=12, routed)          0.980    12.644    CPU_Core_inst/CU/debugSignalsReg[851]_i_20_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.352    12.996 r  CPU_Core_inst/CU/debugSignalsReg[833]_i_10/O
                         net (fo=8, routed)           0.873    13.869    CPU_Core_inst/CU/debugSignalsReg[833]_i_10_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.326    14.195 r  CPU_Core_inst/CU/debugSignalsReg[826]_i_12/O
                         net (fo=3, routed)           0.658    14.853    CPU_Core_inst/CU/debugSignalsReg[826]_i_12_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    14.977 r  CPU_Core_inst/CU/debugSignalsReg[823]_i_9/O
                         net (fo=3, routed)           0.674    15.651    CPU_Core_inst/CU/debugSignalsReg[823]_i_9_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124    15.775 r  CPU_Core_inst/CU/debugSignalsReg[821]_i_8/O
                         net (fo=3, routed)           0.686    16.461    CPU_Core_inst/CU/debugSignalsReg[821]_i_8_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I3_O)        0.124    16.585 r  CPU_Core_inst/CU/debugSignalsReg[820]_i_5/O
                         net (fo=3, routed)           1.004    17.590    CPU_Core_inst/CU/debugSignalsReg[820]_i_5_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    17.714 r  CPU_Core_inst/CU/debugSignalsReg[820]_i_1/O
                         net (fo=20, routed)          0.597    18.310    CPU_Core_inst/CU/debugFromCPU_Core[175]
    SLICE_X37Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.890 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_187/CO[3]
                         net (fo=1, routed)           0.000    18.890    CPU_Core_inst/CU/flagsReg_reg[0]_i_187_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.004 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    19.004    CPU_Core_inst/CU/flagsReg_reg[0]_i_163_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.118 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000    19.118    CPU_Core_inst/CU/flagsReg_reg[0]_i_162_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.232 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    19.232    CPU_Core_inst/CU/flagsReg_reg[0]_i_135_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    19.346    CPU_Core_inst/CU/flagsReg_reg[0]_i_134_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.659 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_91/O[3]
                         net (fo=2, routed)           0.894    20.554    CPU_Core_inst/CU/ALU_inst/CarryFlag1[24]
    SLICE_X36Y50         LUT4 (Prop_lut4_I2_O)        0.306    20.860 r  CPU_Core_inst/CU/flagsReg[0]_i_57/O
                         net (fo=1, routed)           0.000    20.860    CPU_Core_inst/CU/flagsReg[0]_i_57_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.392 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.392    CPU_Core_inst/CU/flagsReg_reg[0]_i_27_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.663 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_7/CO[0]
                         net (fo=1, routed)           0.499    22.162    CPU_Core_inst/CU/ALU_inst/data4
    SLICE_X40Y54         LUT5 (Prop_lut5_I3_O)        0.373    22.535 r  CPU_Core_inst/CU/flagsReg[0]_i_2/O
                         net (fo=1, routed)           0.606    23.141    CPU_Core_inst/CU/flagsReg[0]_i_2_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I0_O)        0.124    23.265 r  CPU_Core_inst/CU/flagsReg[0]_i_1/O
                         net (fo=2, routed)           0.710    23.976    memoryMapping_inst/debugSignalsReg_reg[859]_0[784]
    SLICE_X48Y55         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[852]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.441    25.746    memoryMapping_inst/internalClk_BUFG
    SLICE_X48Y55         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[852]/C
                         clock pessimism              0.310    26.056    
                         clock uncertainty           -0.082    25.974    
    SLICE_X48Y55         FDCE (Setup_fdce_C_D)       -0.061    25.913    memoryMapping_inst/debugSignalsReg_reg[852]
  -------------------------------------------------------------------
                         required time                         25.913    
                         arrival time                         -23.976    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             2.072ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.746ns  (logic 6.045ns (34.064%)  route 11.701ns (65.936%))
  Logic Levels:           23  (CARRY4=8 LUT2=2 LUT4=3 LUT5=6 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.090ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.553     6.090    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y59         FDCE                                         r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.478     6.568 r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/Q
                         net (fo=1, routed)           0.499     7.067    CPU_Core_inst/CU/bitManipulationValSelReg_reg_n_0_[1]
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.301     7.368 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_6/O
                         net (fo=21, routed)          1.042     8.410    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[1]
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.534 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[86]_i_11/O
                         net (fo=1, routed)           0.000     8.534    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[86]_i_11_n_0
    SLICE_X46Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     8.743 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[86]_i_8/O
                         net (fo=1, routed)           0.659     9.402    CPU_Core_inst/CU/debugSignalsReg_reg[86]_0
    SLICE_X47Y56         LUT4 (Prop_lut4_I3_O)        0.327     9.729 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_3/O
                         net (fo=1, routed)           0.495    10.224    CPU_Core_inst/CU/debugSignalsReg[86]_i_3_n_0
    SLICE_X46Y56         LUT5 (Prop_lut5_I4_O)        0.327    10.551 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_1/O
                         net (fo=29, routed)          0.963    11.514    CPU_Core_inst/CU/debugFromCPU_Core[18]
    SLICE_X40Y54         LUT2 (Prop_lut2_I0_O)        0.150    11.664 r  CPU_Core_inst/CU/debugSignalsReg[851]_i_20/O
                         net (fo=12, routed)          0.980    12.644    CPU_Core_inst/CU/debugSignalsReg[851]_i_20_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.352    12.996 r  CPU_Core_inst/CU/debugSignalsReg[833]_i_10/O
                         net (fo=8, routed)           0.873    13.869    CPU_Core_inst/CU/debugSignalsReg[833]_i_10_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.326    14.195 r  CPU_Core_inst/CU/debugSignalsReg[826]_i_12/O
                         net (fo=3, routed)           0.658    14.853    CPU_Core_inst/CU/debugSignalsReg[826]_i_12_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    14.977 r  CPU_Core_inst/CU/debugSignalsReg[823]_i_9/O
                         net (fo=3, routed)           0.674    15.651    CPU_Core_inst/CU/debugSignalsReg[823]_i_9_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124    15.775 r  CPU_Core_inst/CU/debugSignalsReg[821]_i_8/O
                         net (fo=3, routed)           0.686    16.461    CPU_Core_inst/CU/debugSignalsReg[821]_i_8_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I3_O)        0.124    16.585 r  CPU_Core_inst/CU/debugSignalsReg[820]_i_5/O
                         net (fo=3, routed)           1.004    17.590    CPU_Core_inst/CU/debugSignalsReg[820]_i_5_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    17.714 r  CPU_Core_inst/CU/debugSignalsReg[820]_i_1/O
                         net (fo=20, routed)          0.597    18.310    CPU_Core_inst/CU/debugFromCPU_Core[175]
    SLICE_X37Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.890 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_187/CO[3]
                         net (fo=1, routed)           0.000    18.890    CPU_Core_inst/CU/flagsReg_reg[0]_i_187_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.004 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000    19.004    CPU_Core_inst/CU/flagsReg_reg[0]_i_163_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.118 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000    19.118    CPU_Core_inst/CU/flagsReg_reg[0]_i_162_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.232 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    19.232    CPU_Core_inst/CU/flagsReg_reg[0]_i_135_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    19.346    CPU_Core_inst/CU/flagsReg_reg[0]_i_134_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.659 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_91/O[3]
                         net (fo=2, routed)           0.894    20.554    CPU_Core_inst/CU/ALU_inst/CarryFlag1[24]
    SLICE_X36Y50         LUT4 (Prop_lut4_I2_O)        0.306    20.860 r  CPU_Core_inst/CU/flagsReg[0]_i_57/O
                         net (fo=1, routed)           0.000    20.860    CPU_Core_inst/CU/flagsReg[0]_i_57_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.392 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.392    CPU_Core_inst/CU/flagsReg_reg[0]_i_27_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.663 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_7/CO[0]
                         net (fo=1, routed)           0.499    22.162    CPU_Core_inst/CU/ALU_inst/data4
    SLICE_X40Y54         LUT5 (Prop_lut5_I3_O)        0.373    22.535 r  CPU_Core_inst/CU/flagsReg[0]_i_2/O
                         net (fo=1, routed)           0.606    23.141    CPU_Core_inst/CU/flagsReg[0]_i_2_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I0_O)        0.124    23.265 r  CPU_Core_inst/CU/flagsReg[0]_i_1/O
                         net (fo=2, routed)           0.571    23.836    CPU_Core_inst/ALU_inst/debugFromCPU_Core[32]
    SLICE_X49Y55         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.441    25.746    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X49Y55         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
                         clock pessimism              0.310    26.056    
                         clock uncertainty           -0.082    25.974    
    SLICE_X49Y55         FDCE (Setup_fdce_C_D)       -0.067    25.907    CPU_Core_inst/ALU_inst/flagsReg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.907    
                         arrival time                         -23.836    
  -------------------------------------------------------------------
                         slack                                  2.072    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[817]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.559ns  (logic 5.559ns (31.659%)  route 12.000ns (68.341%))
  Logic Levels:           24  (CARRY4=8 LUT1=1 LUT2=2 LUT4=2 LUT5=5 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 25.747 - 20.000 ) 
    Source Clock Delay      (SCD):    6.090ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.553     6.090    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y59         FDCE                                         r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.478     6.568 r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/Q
                         net (fo=1, routed)           0.499     7.067    CPU_Core_inst/CU/bitManipulationValSelReg_reg_n_0_[1]
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.301     7.368 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_6/O
                         net (fo=21, routed)          1.042     8.410    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[1]
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.534 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[86]_i_11/O
                         net (fo=1, routed)           0.000     8.534    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[86]_i_11_n_0
    SLICE_X46Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     8.743 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[86]_i_8/O
                         net (fo=1, routed)           0.659     9.402    CPU_Core_inst/CU/debugSignalsReg_reg[86]_0
    SLICE_X47Y56         LUT4 (Prop_lut4_I3_O)        0.327     9.729 f  CPU_Core_inst/CU/debugSignalsReg[86]_i_3/O
                         net (fo=1, routed)           0.495    10.224    CPU_Core_inst/CU/debugSignalsReg[86]_i_3_n_0
    SLICE_X46Y56         LUT5 (Prop_lut5_I4_O)        0.327    10.551 f  CPU_Core_inst/CU/debugSignalsReg[86]_i_1/O
                         net (fo=29, routed)          0.963    11.514    CPU_Core_inst/CU/debugFromCPU_Core[18]
    SLICE_X40Y54         LUT2 (Prop_lut2_I0_O)        0.150    11.664 f  CPU_Core_inst/CU/debugSignalsReg[851]_i_20/O
                         net (fo=12, routed)          0.980    12.644    CPU_Core_inst/CU/debugSignalsReg[851]_i_20_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.352    12.996 f  CPU_Core_inst/CU/debugSignalsReg[833]_i_10/O
                         net (fo=8, routed)           0.873    13.869    CPU_Core_inst/CU/debugSignalsReg[833]_i_10_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.326    14.195 f  CPU_Core_inst/CU/debugSignalsReg[826]_i_12/O
                         net (fo=3, routed)           0.658    14.853    CPU_Core_inst/CU/debugSignalsReg[826]_i_12_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    14.977 f  CPU_Core_inst/CU/debugSignalsReg[823]_i_9/O
                         net (fo=3, routed)           0.674    15.651    CPU_Core_inst/CU/debugSignalsReg[823]_i_9_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124    15.775 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_8/O
                         net (fo=3, routed)           0.686    16.461    CPU_Core_inst/CU/debugSignalsReg[821]_i_8_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I3_O)        0.124    16.585 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_5/O
                         net (fo=3, routed)           1.004    17.590    CPU_Core_inst/CU/debugSignalsReg[820]_i_5_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    17.714 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_1/O
                         net (fo=20, routed)          0.489    18.203    CPU_Core_inst/CU/debugFromCPU_Core[175]
    SLICE_X44Y44         LUT1 (Prop_lut1_I0_O)        0.118    18.321 r  CPU_Core_inst/CU/resultReg[2]_i_12/O
                         net (fo=1, routed)           0.473    18.794    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X45Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    19.576 r  CPU_Core_inst/CU/resultReg_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.576    CPU_Core_inst/CU/resultReg_reg[2]_i_10_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  CPU_Core_inst/CU/resultReg_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.690    CPU_Core_inst/CU/resultReg_reg[6]_i_10_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  CPU_Core_inst/CU/resultReg_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.804    CPU_Core_inst/CU/resultReg_reg[10]_i_10_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.918 r  CPU_Core_inst/CU/resultReg_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    19.919    CPU_Core_inst/CU/resultReg_reg[14]_i_10_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.033 r  CPU_Core_inst/CU/resultReg_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.033    CPU_Core_inst/CU/resultReg_reg[18]_i_10_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.147 r  CPU_Core_inst/CU/resultReg_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.147    CPU_Core_inst/CU/resultReg_reg[22]_i_10_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.261 r  CPU_Core_inst/CU/resultReg_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.261    CPU_Core_inst/CU/resultReg_reg[26]_i_10_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.595 r  CPU_Core_inst/CU/flagsReg_reg[1]_i_2/O[1]
                         net (fo=1, routed)           0.656    21.251    CPU_Core_inst/CU/flagsReg_reg[1]_i_2_n_6
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.303    21.554 r  CPU_Core_inst/CU/resultReg[29]_i_5/O
                         net (fo=1, routed)           0.424    21.978    CPU_Core_inst/CU/resultReg[29]_i_5_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124    22.102 r  CPU_Core_inst/CU/resultReg[29]_i_3/O
                         net (fo=1, routed)           0.594    22.696    CPU_Core_inst/CU/resultReg[29]_i_3_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I3_O)        0.124    22.820 r  CPU_Core_inst/CU/resultReg[29]_i_1/O
                         net (fo=3, routed)           0.829    23.649    memoryMapping_inst/debugSignalsReg_reg[859]_0[749]
    SLICE_X48Y52         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[817]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.442    25.747    memoryMapping_inst/internalClk_BUFG
    SLICE_X48Y52         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[817]/C
                         clock pessimism              0.310    26.057    
                         clock uncertainty           -0.082    25.975    
    SLICE_X48Y52         FDCE (Setup_fdce_C_D)       -0.108    25.867    memoryMapping_inst/debugSignalsReg_reg[817]
  -------------------------------------------------------------------
                         required time                         25.867    
                         arrival time                         -23.649    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[815]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.325ns  (logic 5.427ns (31.324%)  route 11.898ns (68.676%))
  Logic Levels:           23  (CARRY4=7 LUT1=1 LUT2=2 LUT4=2 LUT5=5 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 25.747 - 20.000 ) 
    Source Clock Delay      (SCD):    6.090ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.553     6.090    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y59         FDCE                                         r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.478     6.568 r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/Q
                         net (fo=1, routed)           0.499     7.067    CPU_Core_inst/CU/bitManipulationValSelReg_reg_n_0_[1]
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.301     7.368 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_6/O
                         net (fo=21, routed)          1.042     8.410    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[1]
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.534 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[86]_i_11/O
                         net (fo=1, routed)           0.000     8.534    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[86]_i_11_n_0
    SLICE_X46Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     8.743 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[86]_i_8/O
                         net (fo=1, routed)           0.659     9.402    CPU_Core_inst/CU/debugSignalsReg_reg[86]_0
    SLICE_X47Y56         LUT4 (Prop_lut4_I3_O)        0.327     9.729 f  CPU_Core_inst/CU/debugSignalsReg[86]_i_3/O
                         net (fo=1, routed)           0.495    10.224    CPU_Core_inst/CU/debugSignalsReg[86]_i_3_n_0
    SLICE_X46Y56         LUT5 (Prop_lut5_I4_O)        0.327    10.551 f  CPU_Core_inst/CU/debugSignalsReg[86]_i_1/O
                         net (fo=29, routed)          0.963    11.514    CPU_Core_inst/CU/debugFromCPU_Core[18]
    SLICE_X40Y54         LUT2 (Prop_lut2_I0_O)        0.150    11.664 f  CPU_Core_inst/CU/debugSignalsReg[851]_i_20/O
                         net (fo=12, routed)          0.980    12.644    CPU_Core_inst/CU/debugSignalsReg[851]_i_20_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.352    12.996 f  CPU_Core_inst/CU/debugSignalsReg[833]_i_10/O
                         net (fo=8, routed)           0.873    13.869    CPU_Core_inst/CU/debugSignalsReg[833]_i_10_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.326    14.195 f  CPU_Core_inst/CU/debugSignalsReg[826]_i_12/O
                         net (fo=3, routed)           0.658    14.853    CPU_Core_inst/CU/debugSignalsReg[826]_i_12_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    14.977 f  CPU_Core_inst/CU/debugSignalsReg[823]_i_9/O
                         net (fo=3, routed)           0.674    15.651    CPU_Core_inst/CU/debugSignalsReg[823]_i_9_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124    15.775 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_8/O
                         net (fo=3, routed)           0.686    16.461    CPU_Core_inst/CU/debugSignalsReg[821]_i_8_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I3_O)        0.124    16.585 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_5/O
                         net (fo=3, routed)           1.004    17.590    CPU_Core_inst/CU/debugSignalsReg[820]_i_5_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    17.714 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_1/O
                         net (fo=20, routed)          0.489    18.203    CPU_Core_inst/CU/debugFromCPU_Core[175]
    SLICE_X44Y44         LUT1 (Prop_lut1_I0_O)        0.118    18.321 r  CPU_Core_inst/CU/resultReg[2]_i_12/O
                         net (fo=1, routed)           0.473    18.794    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X45Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    19.576 r  CPU_Core_inst/CU/resultReg_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.576    CPU_Core_inst/CU/resultReg_reg[2]_i_10_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  CPU_Core_inst/CU/resultReg_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.690    CPU_Core_inst/CU/resultReg_reg[6]_i_10_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  CPU_Core_inst/CU/resultReg_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.804    CPU_Core_inst/CU/resultReg_reg[10]_i_10_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.918 r  CPU_Core_inst/CU/resultReg_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    19.919    CPU_Core_inst/CU/resultReg_reg[14]_i_10_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.033 r  CPU_Core_inst/CU/resultReg_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.033    CPU_Core_inst/CU/resultReg_reg[18]_i_10_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.147 r  CPU_Core_inst/CU/resultReg_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.147    CPU_Core_inst/CU/resultReg_reg[22]_i_10_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.460 r  CPU_Core_inst/CU/resultReg_reg[26]_i_10/O[3]
                         net (fo=1, routed)           0.592    21.052    CPU_Core_inst/CU/resultReg_reg[26]_i_10_n_4
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.306    21.358 r  CPU_Core_inst/CU/resultReg[27]_i_4/O
                         net (fo=1, routed)           0.433    21.791    CPU_Core_inst/CU/resultReg[27]_i_4_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.915 r  CPU_Core_inst/CU/resultReg[27]_i_2/O
                         net (fo=1, routed)           0.549    22.464    CPU_Core_inst/CU/resultReg[27]_i_2_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I3_O)        0.124    22.588 r  CPU_Core_inst/CU/resultReg[27]_i_1/O
                         net (fo=3, routed)           0.827    23.415    memoryMapping_inst/debugSignalsReg_reg[859]_0[747]
    SLICE_X48Y52         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[815]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.442    25.747    memoryMapping_inst/internalClk_BUFG
    SLICE_X48Y52         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[815]/C
                         clock pessimism              0.310    26.057    
                         clock uncertainty           -0.082    25.975    
    SLICE_X48Y52         FDCE (Setup_fdce_C_D)       -0.105    25.870    memoryMapping_inst/debugSignalsReg_reg[815]
  -------------------------------------------------------------------
                         required time                         25.870    
                         arrival time                         -23.415    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.319ns  (logic 5.559ns (32.097%)  route 11.760ns (67.903%))
  Logic Levels:           24  (CARRY4=8 LUT1=1 LUT2=2 LUT4=2 LUT5=5 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 25.747 - 20.000 ) 
    Source Clock Delay      (SCD):    6.090ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.553     6.090    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y59         FDCE                                         r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.478     6.568 r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/Q
                         net (fo=1, routed)           0.499     7.067    CPU_Core_inst/CU/bitManipulationValSelReg_reg_n_0_[1]
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.301     7.368 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_6/O
                         net (fo=21, routed)          1.042     8.410    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[1]
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.534 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[86]_i_11/O
                         net (fo=1, routed)           0.000     8.534    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[86]_i_11_n_0
    SLICE_X46Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     8.743 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[86]_i_8/O
                         net (fo=1, routed)           0.659     9.402    CPU_Core_inst/CU/debugSignalsReg_reg[86]_0
    SLICE_X47Y56         LUT4 (Prop_lut4_I3_O)        0.327     9.729 f  CPU_Core_inst/CU/debugSignalsReg[86]_i_3/O
                         net (fo=1, routed)           0.495    10.224    CPU_Core_inst/CU/debugSignalsReg[86]_i_3_n_0
    SLICE_X46Y56         LUT5 (Prop_lut5_I4_O)        0.327    10.551 f  CPU_Core_inst/CU/debugSignalsReg[86]_i_1/O
                         net (fo=29, routed)          0.963    11.514    CPU_Core_inst/CU/debugFromCPU_Core[18]
    SLICE_X40Y54         LUT2 (Prop_lut2_I0_O)        0.150    11.664 f  CPU_Core_inst/CU/debugSignalsReg[851]_i_20/O
                         net (fo=12, routed)          0.980    12.644    CPU_Core_inst/CU/debugSignalsReg[851]_i_20_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.352    12.996 f  CPU_Core_inst/CU/debugSignalsReg[833]_i_10/O
                         net (fo=8, routed)           0.873    13.869    CPU_Core_inst/CU/debugSignalsReg[833]_i_10_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.326    14.195 f  CPU_Core_inst/CU/debugSignalsReg[826]_i_12/O
                         net (fo=3, routed)           0.658    14.853    CPU_Core_inst/CU/debugSignalsReg[826]_i_12_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    14.977 f  CPU_Core_inst/CU/debugSignalsReg[823]_i_9/O
                         net (fo=3, routed)           0.674    15.651    CPU_Core_inst/CU/debugSignalsReg[823]_i_9_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124    15.775 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_8/O
                         net (fo=3, routed)           0.686    16.461    CPU_Core_inst/CU/debugSignalsReg[821]_i_8_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I3_O)        0.124    16.585 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_5/O
                         net (fo=3, routed)           1.004    17.590    CPU_Core_inst/CU/debugSignalsReg[820]_i_5_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    17.714 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_1/O
                         net (fo=20, routed)          0.489    18.203    CPU_Core_inst/CU/debugFromCPU_Core[175]
    SLICE_X44Y44         LUT1 (Prop_lut1_I0_O)        0.118    18.321 r  CPU_Core_inst/CU/resultReg[2]_i_12/O
                         net (fo=1, routed)           0.473    18.794    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X45Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    19.576 r  CPU_Core_inst/CU/resultReg_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.576    CPU_Core_inst/CU/resultReg_reg[2]_i_10_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  CPU_Core_inst/CU/resultReg_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.690    CPU_Core_inst/CU/resultReg_reg[6]_i_10_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  CPU_Core_inst/CU/resultReg_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.804    CPU_Core_inst/CU/resultReg_reg[10]_i_10_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.918 r  CPU_Core_inst/CU/resultReg_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    19.919    CPU_Core_inst/CU/resultReg_reg[14]_i_10_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.033 r  CPU_Core_inst/CU/resultReg_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.033    CPU_Core_inst/CU/resultReg_reg[18]_i_10_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.147 r  CPU_Core_inst/CU/resultReg_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.147    CPU_Core_inst/CU/resultReg_reg[22]_i_10_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.261 r  CPU_Core_inst/CU/resultReg_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.261    CPU_Core_inst/CU/resultReg_reg[26]_i_10_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.595 r  CPU_Core_inst/CU/flagsReg_reg[1]_i_2/O[1]
                         net (fo=1, routed)           0.656    21.251    CPU_Core_inst/CU/flagsReg_reg[1]_i_2_n_6
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.303    21.554 r  CPU_Core_inst/CU/resultReg[29]_i_5/O
                         net (fo=1, routed)           0.424    21.978    CPU_Core_inst/CU/resultReg[29]_i_5_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124    22.102 r  CPU_Core_inst/CU/resultReg[29]_i_3/O
                         net (fo=1, routed)           0.594    22.696    CPU_Core_inst/CU/resultReg[29]_i_3_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I3_O)        0.124    22.820 r  CPU_Core_inst/CU/resultReg[29]_i_1/O
                         net (fo=3, routed)           0.589    23.409    CPU_Core_inst/ALU_inst/debugFromCPU_Core[29]
    SLICE_X50Y54         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.442    25.747    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X50Y54         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/C
                         clock pessimism              0.310    26.057    
                         clock uncertainty           -0.082    25.975    
    SLICE_X50Y54         FDCE (Setup_fdce_C_D)       -0.028    25.947    CPU_Core_inst/ALU_inst/resultReg_reg[29]
  -------------------------------------------------------------------
                         required time                         25.947    
                         arrival time                         -23.409    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.544ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.314ns  (logic 5.541ns (32.004%)  route 11.773ns (67.996%))
  Logic Levels:           24  (CARRY4=8 LUT1=1 LUT2=2 LUT4=2 LUT5=5 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 25.747 - 20.000 ) 
    Source Clock Delay      (SCD):    6.090ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.553     6.090    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y59         FDCE                                         r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.478     6.568 r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/Q
                         net (fo=1, routed)           0.499     7.067    CPU_Core_inst/CU/bitManipulationValSelReg_reg_n_0_[1]
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.301     7.368 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_6/O
                         net (fo=21, routed)          1.042     8.410    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[1]
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.534 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[86]_i_11/O
                         net (fo=1, routed)           0.000     8.534    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[86]_i_11_n_0
    SLICE_X46Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     8.743 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[86]_i_8/O
                         net (fo=1, routed)           0.659     9.402    CPU_Core_inst/CU/debugSignalsReg_reg[86]_0
    SLICE_X47Y56         LUT4 (Prop_lut4_I3_O)        0.327     9.729 f  CPU_Core_inst/CU/debugSignalsReg[86]_i_3/O
                         net (fo=1, routed)           0.495    10.224    CPU_Core_inst/CU/debugSignalsReg[86]_i_3_n_0
    SLICE_X46Y56         LUT5 (Prop_lut5_I4_O)        0.327    10.551 f  CPU_Core_inst/CU/debugSignalsReg[86]_i_1/O
                         net (fo=29, routed)          0.963    11.514    CPU_Core_inst/CU/debugFromCPU_Core[18]
    SLICE_X40Y54         LUT2 (Prop_lut2_I0_O)        0.150    11.664 f  CPU_Core_inst/CU/debugSignalsReg[851]_i_20/O
                         net (fo=12, routed)          0.980    12.644    CPU_Core_inst/CU/debugSignalsReg[851]_i_20_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.352    12.996 f  CPU_Core_inst/CU/debugSignalsReg[833]_i_10/O
                         net (fo=8, routed)           0.873    13.869    CPU_Core_inst/CU/debugSignalsReg[833]_i_10_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.326    14.195 f  CPU_Core_inst/CU/debugSignalsReg[826]_i_12/O
                         net (fo=3, routed)           0.658    14.853    CPU_Core_inst/CU/debugSignalsReg[826]_i_12_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    14.977 f  CPU_Core_inst/CU/debugSignalsReg[823]_i_9/O
                         net (fo=3, routed)           0.674    15.651    CPU_Core_inst/CU/debugSignalsReg[823]_i_9_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124    15.775 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_8/O
                         net (fo=3, routed)           0.686    16.461    CPU_Core_inst/CU/debugSignalsReg[821]_i_8_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I3_O)        0.124    16.585 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_5/O
                         net (fo=3, routed)           1.004    17.590    CPU_Core_inst/CU/debugSignalsReg[820]_i_5_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    17.714 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_1/O
                         net (fo=20, routed)          0.489    18.203    CPU_Core_inst/CU/debugFromCPU_Core[175]
    SLICE_X44Y44         LUT1 (Prop_lut1_I0_O)        0.118    18.321 r  CPU_Core_inst/CU/resultReg[2]_i_12/O
                         net (fo=1, routed)           0.473    18.794    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X45Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    19.576 r  CPU_Core_inst/CU/resultReg_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.576    CPU_Core_inst/CU/resultReg_reg[2]_i_10_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  CPU_Core_inst/CU/resultReg_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.690    CPU_Core_inst/CU/resultReg_reg[6]_i_10_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  CPU_Core_inst/CU/resultReg_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.804    CPU_Core_inst/CU/resultReg_reg[10]_i_10_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.918 r  CPU_Core_inst/CU/resultReg_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    19.919    CPU_Core_inst/CU/resultReg_reg[14]_i_10_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.033 r  CPU_Core_inst/CU/resultReg_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.033    CPU_Core_inst/CU/resultReg_reg[18]_i_10_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.147 r  CPU_Core_inst/CU/resultReg_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.147    CPU_Core_inst/CU/resultReg_reg[22]_i_10_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.261 r  CPU_Core_inst/CU/resultReg_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.261    CPU_Core_inst/CU/resultReg_reg[26]_i_10_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.574 r  CPU_Core_inst/CU/flagsReg_reg[1]_i_2/O[3]
                         net (fo=2, routed)           0.813    21.386    CPU_Core_inst/CU/ALU_inst/p_0_in0_in
    SLICE_X48Y53         LUT6 (Prop_lut6_I3_O)        0.306    21.692 r  CPU_Core_inst/CU/resultReg[31]_i_4/O
                         net (fo=1, routed)           0.453    22.145    CPU_Core_inst/CU/resultReg[31]_i_4_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.269 r  CPU_Core_inst/CU/resultReg[31]_i_2/O
                         net (fo=1, routed)           0.467    22.736    CPU_Core_inst/CU/resultReg[31]_i_2_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I3_O)        0.124    22.860 r  CPU_Core_inst/CU/resultReg[31]_i_1/O
                         net (fo=3, routed)           0.543    23.403    CPU_Core_inst/ALU_inst/debugFromCPU_Core[31]
    SLICE_X50Y53         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.442    25.747    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X50Y53         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[31]/C
                         clock pessimism              0.310    26.057    
                         clock uncertainty           -0.082    25.975    
    SLICE_X50Y53         FDCE (Setup_fdce_C_D)       -0.028    25.947    CPU_Core_inst/ALU_inst/resultReg_reg[31]
  -------------------------------------------------------------------
                         required time                         25.947    
                         arrival time                         -23.403    
  -------------------------------------------------------------------
                         slack                                  2.544    

Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[819]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.125ns  (logic 5.541ns (32.356%)  route 11.584ns (67.644%))
  Logic Levels:           24  (CARRY4=8 LUT1=1 LUT2=2 LUT4=2 LUT5=5 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 25.748 - 20.000 ) 
    Source Clock Delay      (SCD):    6.090ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.553     6.090    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y59         FDCE                                         r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.478     6.568 r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/Q
                         net (fo=1, routed)           0.499     7.067    CPU_Core_inst/CU/bitManipulationValSelReg_reg_n_0_[1]
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.301     7.368 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_6/O
                         net (fo=21, routed)          1.042     8.410    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[1]
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.534 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[86]_i_11/O
                         net (fo=1, routed)           0.000     8.534    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[86]_i_11_n_0
    SLICE_X46Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     8.743 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[86]_i_8/O
                         net (fo=1, routed)           0.659     9.402    CPU_Core_inst/CU/debugSignalsReg_reg[86]_0
    SLICE_X47Y56         LUT4 (Prop_lut4_I3_O)        0.327     9.729 f  CPU_Core_inst/CU/debugSignalsReg[86]_i_3/O
                         net (fo=1, routed)           0.495    10.224    CPU_Core_inst/CU/debugSignalsReg[86]_i_3_n_0
    SLICE_X46Y56         LUT5 (Prop_lut5_I4_O)        0.327    10.551 f  CPU_Core_inst/CU/debugSignalsReg[86]_i_1/O
                         net (fo=29, routed)          0.963    11.514    CPU_Core_inst/CU/debugFromCPU_Core[18]
    SLICE_X40Y54         LUT2 (Prop_lut2_I0_O)        0.150    11.664 f  CPU_Core_inst/CU/debugSignalsReg[851]_i_20/O
                         net (fo=12, routed)          0.980    12.644    CPU_Core_inst/CU/debugSignalsReg[851]_i_20_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.352    12.996 f  CPU_Core_inst/CU/debugSignalsReg[833]_i_10/O
                         net (fo=8, routed)           0.873    13.869    CPU_Core_inst/CU/debugSignalsReg[833]_i_10_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.326    14.195 f  CPU_Core_inst/CU/debugSignalsReg[826]_i_12/O
                         net (fo=3, routed)           0.658    14.853    CPU_Core_inst/CU/debugSignalsReg[826]_i_12_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    14.977 f  CPU_Core_inst/CU/debugSignalsReg[823]_i_9/O
                         net (fo=3, routed)           0.674    15.651    CPU_Core_inst/CU/debugSignalsReg[823]_i_9_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124    15.775 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_8/O
                         net (fo=3, routed)           0.686    16.461    CPU_Core_inst/CU/debugSignalsReg[821]_i_8_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I3_O)        0.124    16.585 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_5/O
                         net (fo=3, routed)           1.004    17.590    CPU_Core_inst/CU/debugSignalsReg[820]_i_5_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    17.714 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_1/O
                         net (fo=20, routed)          0.489    18.203    CPU_Core_inst/CU/debugFromCPU_Core[175]
    SLICE_X44Y44         LUT1 (Prop_lut1_I0_O)        0.118    18.321 r  CPU_Core_inst/CU/resultReg[2]_i_12/O
                         net (fo=1, routed)           0.473    18.794    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X45Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    19.576 r  CPU_Core_inst/CU/resultReg_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.576    CPU_Core_inst/CU/resultReg_reg[2]_i_10_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  CPU_Core_inst/CU/resultReg_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.690    CPU_Core_inst/CU/resultReg_reg[6]_i_10_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  CPU_Core_inst/CU/resultReg_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.804    CPU_Core_inst/CU/resultReg_reg[10]_i_10_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.918 r  CPU_Core_inst/CU/resultReg_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    19.919    CPU_Core_inst/CU/resultReg_reg[14]_i_10_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.033 r  CPU_Core_inst/CU/resultReg_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.033    CPU_Core_inst/CU/resultReg_reg[18]_i_10_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.147 r  CPU_Core_inst/CU/resultReg_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.147    CPU_Core_inst/CU/resultReg_reg[22]_i_10_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.261 r  CPU_Core_inst/CU/resultReg_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.261    CPU_Core_inst/CU/resultReg_reg[26]_i_10_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.574 r  CPU_Core_inst/CU/flagsReg_reg[1]_i_2/O[3]
                         net (fo=2, routed)           0.813    21.386    CPU_Core_inst/CU/ALU_inst/p_0_in0_in
    SLICE_X48Y53         LUT6 (Prop_lut6_I3_O)        0.306    21.692 r  CPU_Core_inst/CU/resultReg[31]_i_4/O
                         net (fo=1, routed)           0.453    22.145    CPU_Core_inst/CU/resultReg[31]_i_4_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.269 r  CPU_Core_inst/CU/resultReg[31]_i_2/O
                         net (fo=1, routed)           0.467    22.736    CPU_Core_inst/CU/resultReg[31]_i_2_n_0
    SLICE_X50Y53         LUT5 (Prop_lut5_I3_O)        0.124    22.860 r  CPU_Core_inst/CU/resultReg[31]_i_1/O
                         net (fo=3, routed)           0.355    23.215    memoryMapping_inst/debugSignalsReg_reg[859]_0[751]
    SLICE_X51Y52         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[819]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.443    25.748    memoryMapping_inst/internalClk_BUFG
    SLICE_X51Y52         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[819]/C
                         clock pessimism              0.310    26.058    
                         clock uncertainty           -0.082    25.976    
    SLICE_X51Y52         FDCE (Setup_fdce_C_D)       -0.081    25.895    memoryMapping_inst/debugSignalsReg_reg[819]
  -------------------------------------------------------------------
                         required time                         25.895    
                         arrival time                         -23.215    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.104ns  (logic 5.445ns (31.834%)  route 11.659ns (68.166%))
  Logic Levels:           23  (CARRY4=7 LUT1=1 LUT2=2 LUT4=2 LUT5=5 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 25.747 - 20.000 ) 
    Source Clock Delay      (SCD):    6.090ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.553     6.090    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y59         FDCE                                         r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.478     6.568 r  CPU_Core_inst/CU/bitManipulationValSelReg_reg[1]/Q
                         net (fo=1, routed)           0.499     7.067    CPU_Core_inst/CU/bitManipulationValSelReg_reg_n_0_[1]
    SLICE_X47Y59         LUT4 (Prop_lut4_I0_O)        0.301     7.368 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_6/O
                         net (fo=21, routed)          1.042     8.410    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[1]
    SLICE_X46Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.534 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[86]_i_11/O
                         net (fo=1, routed)           0.000     8.534    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[86]_i_11_n_0
    SLICE_X46Y56         MUXF7 (Prop_muxf7_I0_O)      0.209     8.743 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[86]_i_8/O
                         net (fo=1, routed)           0.659     9.402    CPU_Core_inst/CU/debugSignalsReg_reg[86]_0
    SLICE_X47Y56         LUT4 (Prop_lut4_I3_O)        0.327     9.729 f  CPU_Core_inst/CU/debugSignalsReg[86]_i_3/O
                         net (fo=1, routed)           0.495    10.224    CPU_Core_inst/CU/debugSignalsReg[86]_i_3_n_0
    SLICE_X46Y56         LUT5 (Prop_lut5_I4_O)        0.327    10.551 f  CPU_Core_inst/CU/debugSignalsReg[86]_i_1/O
                         net (fo=29, routed)          0.963    11.514    CPU_Core_inst/CU/debugFromCPU_Core[18]
    SLICE_X40Y54         LUT2 (Prop_lut2_I0_O)        0.150    11.664 f  CPU_Core_inst/CU/debugSignalsReg[851]_i_20/O
                         net (fo=12, routed)          0.980    12.644    CPU_Core_inst/CU/debugSignalsReg[851]_i_20_n_0
    SLICE_X40Y51         LUT2 (Prop_lut2_I0_O)        0.352    12.996 f  CPU_Core_inst/CU/debugSignalsReg[833]_i_10/O
                         net (fo=8, routed)           0.873    13.869    CPU_Core_inst/CU/debugSignalsReg[833]_i_10_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.326    14.195 f  CPU_Core_inst/CU/debugSignalsReg[826]_i_12/O
                         net (fo=3, routed)           0.658    14.853    CPU_Core_inst/CU/debugSignalsReg[826]_i_12_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124    14.977 f  CPU_Core_inst/CU/debugSignalsReg[823]_i_9/O
                         net (fo=3, routed)           0.674    15.651    CPU_Core_inst/CU/debugSignalsReg[823]_i_9_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124    15.775 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_8/O
                         net (fo=3, routed)           0.686    16.461    CPU_Core_inst/CU/debugSignalsReg[821]_i_8_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I3_O)        0.124    16.585 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_5/O
                         net (fo=3, routed)           1.004    17.590    CPU_Core_inst/CU/debugSignalsReg[820]_i_5_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    17.714 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_1/O
                         net (fo=20, routed)          0.489    18.203    CPU_Core_inst/CU/debugFromCPU_Core[175]
    SLICE_X44Y44         LUT1 (Prop_lut1_I0_O)        0.118    18.321 r  CPU_Core_inst/CU/resultReg[2]_i_12/O
                         net (fo=1, routed)           0.473    18.794    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X45Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    19.576 r  CPU_Core_inst/CU/resultReg_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.576    CPU_Core_inst/CU/resultReg_reg[2]_i_10_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.690 r  CPU_Core_inst/CU/resultReg_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.690    CPU_Core_inst/CU/resultReg_reg[6]_i_10_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  CPU_Core_inst/CU/resultReg_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.804    CPU_Core_inst/CU/resultReg_reg[10]_i_10_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.918 r  CPU_Core_inst/CU/resultReg_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.001    19.919    CPU_Core_inst/CU/resultReg_reg[14]_i_10_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.033 r  CPU_Core_inst/CU/resultReg_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.033    CPU_Core_inst/CU/resultReg_reg[18]_i_10_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.147 r  CPU_Core_inst/CU/resultReg_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.147    CPU_Core_inst/CU/resultReg_reg[22]_i_10_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.481 r  CPU_Core_inst/CU/resultReg_reg[26]_i_10/O[1]
                         net (fo=1, routed)           0.662    21.143    CPU_Core_inst/CU/resultReg_reg[26]_i_10_n_6
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.303    21.446 r  CPU_Core_inst/CU/resultReg[25]_i_4/O
                         net (fo=1, routed)           0.706    22.152    CPU_Core_inst/CU/resultReg[25]_i_4_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.124    22.276 r  CPU_Core_inst/CU/resultReg[25]_i_2/O
                         net (fo=1, routed)           0.171    22.446    CPU_Core_inst/CU/resultReg[25]_i_2_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I3_O)        0.124    22.570 r  CPU_Core_inst/CU/resultReg[25]_i_1/O
                         net (fo=3, routed)           0.624    23.194    CPU_Core_inst/ALU_inst/debugFromCPU_Core[25]
    SLICE_X50Y54         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.442    25.747    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X50Y54         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/C
                         clock pessimism              0.310    26.057    
                         clock uncertainty           -0.082    25.975    
    SLICE_X50Y54         FDCE (Setup_fdce_C_D)       -0.045    25.930    CPU_Core_inst/ALU_inst/resultReg_reg[25]
  -------------------------------------------------------------------
                         required time                         25.930    
                         arrival time                         -23.194    
  -------------------------------------------------------------------
                         slack                                  2.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[11][28]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[624]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.520%)  route 0.235ns (62.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.558     1.786    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X36Y62         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[11][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDCE (Prop_fdce_C_Q)         0.141     1.927 r  CPU_Core_inst/RegisterFile_inst/registers_reg[11][28]/Q
                         net (fo=4, routed)           0.235     2.162    memoryMapping_inst/debugSignalsReg_reg[859]_0[556]
    SLICE_X34Y59         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[624]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.827     2.333    memoryMapping_inst/internalClk_BUFG
    SLICE_X34Y59         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[624]/C
                         clock pessimism             -0.282     2.051    
    SLICE_X34Y59         FDCE (Hold_fdce_C_D)         0.064     2.115    memoryMapping_inst/debugSignalsReg_reg[624]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[0][21]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[265]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.257%)  route 0.248ns (63.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.553     1.781    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X35Y68         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.141     1.922 r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][21]/Q
                         net (fo=4, routed)           0.248     2.170    memoryMapping_inst/debugSignalsReg_reg[859]_0[197]
    SLICE_X36Y67         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[265]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.821     2.327    memoryMapping_inst/internalClk_BUFG
    SLICE_X36Y67         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[265]/C
                         clock pessimism             -0.282     2.045    
    SLICE_X36Y67         FDCE (Hold_fdce_C_D)         0.070     2.115    memoryMapping_inst/debugSignalsReg_reg[265]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[251]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.625%)  route 0.255ns (64.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.560     1.788    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X35Y56         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][7]/Q
                         net (fo=4, routed)           0.255     2.184    memoryMapping_inst/debugSignalsReg_reg[859]_0[183]
    SLICE_X36Y53         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.829     2.335    memoryMapping_inst/internalClk_BUFG
    SLICE_X36Y53         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[251]/C
                         clock pessimism             -0.282     2.053    
    SLICE_X36Y53         FDCE (Hold_fdce_C_D)         0.072     2.125    memoryMapping_inst/debugSignalsReg_reg[251]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[14][17]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[709]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.428%)  route 0.257ns (64.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.549     1.777    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X32Y73         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.141     1.918 r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][17]/Q
                         net (fo=4, routed)           0.257     2.175    memoryMapping_inst/debugSignalsReg_reg[859]_0[641]
    SLICE_X36Y73         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[709]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.814     2.320    memoryMapping_inst/internalClk_BUFG
    SLICE_X36Y73         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[709]/C
                         clock pessimism             -0.282     2.038    
    SLICE_X36Y73         FDCE (Hold_fdce_C_D)         0.078     2.116    memoryMapping_inst/debugSignalsReg_reg[709]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[15][8]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[732]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.578%)  route 0.240ns (59.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.560     1.788    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X34Y56         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDCE (Prop_fdce_C_Q)         0.164     1.952 r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][8]/Q
                         net (fo=4, routed)           0.240     2.192    memoryMapping_inst/debugSignalsReg_reg[859]_0[664]
    SLICE_X40Y58         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[732]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.830     2.335    memoryMapping_inst/internalClk_BUFG
    SLICE_X40Y58         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[732]/C
                         clock pessimism             -0.282     2.053    
    SLICE_X40Y58         FDCE (Hold_fdce_C_D)         0.076     2.129    memoryMapping_inst/debugSignalsReg_reg[732]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[15][11]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[735]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.539%)  route 0.241ns (59.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.547     1.775    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X34Y74         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDCE (Prop_fdce_C_Q)         0.164     1.939 r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][11]/Q
                         net (fo=4, routed)           0.241     2.180    memoryMapping_inst/debugSignalsReg_reg[859]_0[667]
    SLICE_X39Y72         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[735]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.816     2.322    memoryMapping_inst/internalClk_BUFG
    SLICE_X39Y72         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[735]/C
                         clock pessimism             -0.282     2.040    
    SLICE_X39Y72         FDCE (Hold_fdce_C_D)         0.076     2.116    memoryMapping_inst/debugSignalsReg_reg[735]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[5][31]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[435]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.590%)  route 0.267ns (65.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.557     1.785    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X37Y64         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[5][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDCE (Prop_fdce_C_Q)         0.141     1.926 r  CPU_Core_inst/RegisterFile_inst/registers_reg[5][31]/Q
                         net (fo=4, routed)           0.267     2.193    memoryMapping_inst/debugSignalsReg_reg[859]_0[367]
    SLICE_X32Y61         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[435]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.827     2.333    memoryMapping_inst/internalClk_BUFG
    SLICE_X32Y61         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[435]/C
                         clock pessimism             -0.282     2.051    
    SLICE_X32Y61         FDCE (Hold_fdce_C_D)         0.071     2.122    memoryMapping_inst/debugSignalsReg_reg[435]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[0][31]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[275]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.560%)  route 0.184ns (55.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.557     1.785    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X38Y63         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDCE (Prop_fdce_C_Q)         0.148     1.933 r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][31]/Q
                         net (fo=4, routed)           0.184     2.117    memoryMapping_inst/debugSignalsReg_reg[859]_0[207]
    SLICE_X34Y63         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[275]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.823     2.329    memoryMapping_inst/internalClk_BUFG
    SLICE_X34Y63         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[275]/C
                         clock pessimism             -0.282     2.047    
    SLICE_X34Y63         FDCE (Hold_fdce_C_D)        -0.001     2.046    memoryMapping_inst/debugSignalsReg_reg[275]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[5][16]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[420]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.657%)  route 0.244ns (63.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.552     1.780    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X33Y70         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[5][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.141     1.921 r  CPU_Core_inst/RegisterFile_inst/registers_reg[5][16]/Q
                         net (fo=4, routed)           0.244     2.165    memoryMapping_inst/debugSignalsReg_reg[859]_0[352]
    SLICE_X36Y72         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[420]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.816     2.322    memoryMapping_inst/internalClk_BUFG
    SLICE_X36Y72         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[420]/C
                         clock pessimism             -0.282     2.040    
    SLICE_X36Y72         FDCE (Hold_fdce_C_D)         0.047     2.087    memoryMapping_inst/debugSignalsReg_reg[420]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1019]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.358%)  route 0.258ns (64.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.567     1.795    memoryMapping_inst/internalClk_BUFG
    SLICE_X53Y48         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDCE (Prop_fdce_C_Q)         0.141     1.936 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/Q
                         net (fo=109, routed)         0.258     2.194    memoryMapping_inst/SevenSegmentDisplayDataReg_reg_n_0_[31]
    SLICE_X52Y53         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1019]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.834     2.340    memoryMapping_inst/internalClk_BUFG
    SLICE_X52Y53         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1019]/C
                         clock pessimism             -0.277     2.063    
    SLICE_X52Y53         FDCE (Hold_fdce_C_D)         0.053     2.116    memoryMapping_inst/debugSignalsReg_reg[1019]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         internalClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ClockGenerator/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12     ram_inst/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    internalClk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X49Y55     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X50Y54     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y49     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X50Y49     CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X51Y51     CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X50Y49     CPU_Core_inst/ALU_inst/resultReg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X50Y49     CPU_Core_inst/ALU_inst/resultReg_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y55     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y55     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y54     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y54     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y49     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y49     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y49     CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y49     CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y51     CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y51     CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y55     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y55     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y54     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y54     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y49     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y49     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y49     CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y49     CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y51     CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y51     CPU_Core_inst/ALU_inst/resultReg_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack       11.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.274ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][4]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.200ns  (logic 0.642ns (7.829%)  route 7.558ns (92.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 25.823 - 20.000 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.557     6.094    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y60         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.518     6.612 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=8, routed)           0.902     7.514    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.124     7.638 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2725, routed)        6.656    14.294    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X61Y44         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.518    25.823    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X61Y44         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][4]/C
                         clock pessimism              0.232    26.055    
                         clock uncertainty           -0.082    25.974    
    SLICE_X61Y44         FDCE (Recov_fdce_C_CLR)     -0.405    25.569    memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][4]
  -------------------------------------------------------------------
                         required time                         25.569    
                         arrival time                         -14.294    
  -------------------------------------------------------------------
                         slack                                 11.274    

Slack (MET) :             11.347ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[3][11]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.033ns  (logic 0.642ns (7.992%)  route 7.391ns (92.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.722ns = ( 25.722 - 20.000 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.557     6.094    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y60         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.518     6.612 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=8, routed)           0.902     7.514    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.124     7.638 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2725, routed)        6.489    14.127    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X35Y75         FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[3][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.417    25.722    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X35Y75         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][11]/C
                         clock pessimism              0.239    25.961    
                         clock uncertainty           -0.082    25.879    
    SLICE_X35Y75         FDCE (Recov_fdce_C_CLR)     -0.405    25.474    CPU_Core_inst/RegisterFile_inst/registers_reg[3][11]
  -------------------------------------------------------------------
                         required time                         25.474    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                 11.347    

Slack (MET) :             11.347ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[3][19]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.033ns  (logic 0.642ns (7.992%)  route 7.391ns (92.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.722ns = ( 25.722 - 20.000 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.557     6.094    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y60         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.518     6.612 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=8, routed)           0.902     7.514    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.124     7.638 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2725, routed)        6.489    14.127    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X35Y75         FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[3][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.417    25.722    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X35Y75         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][19]/C
                         clock pessimism              0.239    25.961    
                         clock uncertainty           -0.082    25.879    
    SLICE_X35Y75         FDCE (Recov_fdce_C_CLR)     -0.405    25.474    CPU_Core_inst/RegisterFile_inst/registers_reg[3][19]
  -------------------------------------------------------------------
                         required time                         25.474    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                 11.347    

Slack (MET) :             11.347ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[3][20]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.033ns  (logic 0.642ns (7.992%)  route 7.391ns (92.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.722ns = ( 25.722 - 20.000 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.557     6.094    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y60         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.518     6.612 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=8, routed)           0.902     7.514    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.124     7.638 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2725, routed)        6.489    14.127    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X35Y75         FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[3][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.417    25.722    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X35Y75         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][20]/C
                         clock pessimism              0.239    25.961    
                         clock uncertainty           -0.082    25.879    
    SLICE_X35Y75         FDCE (Recov_fdce_C_CLR)     -0.405    25.474    CPU_Core_inst/RegisterFile_inst/registers_reg[3][20]
  -------------------------------------------------------------------
                         required time                         25.474    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                 11.347    

Slack (MET) :             11.360ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[15][4]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.200ns  (logic 0.642ns (7.829%)  route 7.558ns (92.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 25.823 - 20.000 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.557     6.094    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y60         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.518     6.612 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=8, routed)           0.902     7.514    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.124     7.638 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2725, routed)        6.656    14.294    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X60Y44         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[15][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.518    25.823    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X60Y44         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[15][4]/C
                         clock pessimism              0.232    26.055    
                         clock uncertainty           -0.082    25.974    
    SLICE_X60Y44         FDCE (Recov_fdce_C_CLR)     -0.319    25.655    memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[15][4]
  -------------------------------------------------------------------
                         required time                         25.655    
                         arrival time                         -14.294    
  -------------------------------------------------------------------
                         slack                                 11.360    

Slack (MET) :             11.360ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[15][6]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.200ns  (logic 0.642ns (7.829%)  route 7.558ns (92.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 25.823 - 20.000 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.557     6.094    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y60         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.518     6.612 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=8, routed)           0.902     7.514    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.124     7.638 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2725, routed)        6.656    14.294    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X60Y44         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[15][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.518    25.823    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X60Y44         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[15][6]/C
                         clock pessimism              0.232    26.055    
                         clock uncertainty           -0.082    25.974    
    SLICE_X60Y44         FDCE (Recov_fdce_C_CLR)     -0.319    25.655    memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[15][6]
  -------------------------------------------------------------------
                         required time                         25.655    
                         arrival time                         -14.294    
  -------------------------------------------------------------------
                         slack                                 11.360    

Slack (MET) :             11.382ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[4][11]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 0.642ns (8.026%)  route 7.357ns (91.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.723ns = ( 25.723 - 20.000 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.557     6.094    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y60         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.518     6.612 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=8, routed)           0.902     7.514    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.124     7.638 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2725, routed)        6.454    14.093    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X32Y74         FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[4][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.418    25.723    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X32Y74         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][11]/C
                         clock pessimism              0.239    25.962    
                         clock uncertainty           -0.082    25.880    
    SLICE_X32Y74         FDCE (Recov_fdce_C_CLR)     -0.405    25.475    CPU_Core_inst/RegisterFile_inst/registers_reg[4][11]
  -------------------------------------------------------------------
                         required time                         25.475    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                 11.382    

Slack (MET) :             11.382ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[4][19]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 0.642ns (8.026%)  route 7.357ns (91.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.723ns = ( 25.723 - 20.000 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.557     6.094    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y60         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.518     6.612 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=8, routed)           0.902     7.514    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.124     7.638 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2725, routed)        6.454    14.093    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X32Y74         FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[4][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.418    25.723    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X32Y74         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][19]/C
                         clock pessimism              0.239    25.962    
                         clock uncertainty           -0.082    25.880    
    SLICE_X32Y74         FDCE (Recov_fdce_C_CLR)     -0.405    25.475    CPU_Core_inst/RegisterFile_inst/registers_reg[4][19]
  -------------------------------------------------------------------
                         required time                         25.475    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                 11.382    

Slack (MET) :             11.382ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[4][20]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 0.642ns (8.026%)  route 7.357ns (91.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.723ns = ( 25.723 - 20.000 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.557     6.094    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y60         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.518     6.612 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=8, routed)           0.902     7.514    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.124     7.638 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2725, routed)        6.454    14.093    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X32Y74         FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[4][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.418    25.723    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X32Y74         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][20]/C
                         clock pessimism              0.239    25.962    
                         clock uncertainty           -0.082    25.880    
    SLICE_X32Y74         FDCE (Recov_fdce_C_CLR)     -0.405    25.475    CPU_Core_inst/RegisterFile_inst/registers_reg[4][20]
  -------------------------------------------------------------------
                         required time                         25.475    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                 11.382    

Slack (MET) :             11.382ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[4][24]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 0.642ns (8.026%)  route 7.357ns (91.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.723ns = ( 25.723 - 20.000 ) 
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.557     6.094    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y60         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDCE (Prop_fdce_C_Q)         0.518     6.612 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=8, routed)           0.902     7.514    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.124     7.638 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2725, routed)        6.454    14.093    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X32Y74         FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[4][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.418    25.723    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X32Y74         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][24]/C
                         clock pessimism              0.239    25.962    
                         clock uncertainty           -0.082    25.880    
    SLICE_X32Y74         FDCE (Recov_fdce_C_CLR)     -0.405    25.475    CPU_Core_inst/RegisterFile_inst/registers_reg[4][24]
  -------------------------------------------------------------------
                         required time                         25.475    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                 11.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer0pwmValueReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.142%)  route 0.302ns (61.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.556     1.784    memoryMapping_inst/internalClk_BUFG
    SLICE_X57Y72         FDCE                                         r  memoryMapping_inst/hardwareTimer0pwmValueReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  memoryMapping_inst/hardwareTimer0pwmValueReg_reg[4]/Q
                         net (fo=6, routed)           0.163     2.089    memoryMapping_inst/hardwareTimer0_inst/Q[4]
    SLICE_X56Y72         LUT6 (Prop_lut6_I3_O)        0.045     2.134 f  memoryMapping_inst/hardwareTimer0_inst/countReg[31]_i_3/O
                         net (fo=64, routed)          0.138     2.272    memoryMapping_inst/hardwareTimer0_inst/countReg[31]_i_3_n_0
    SLICE_X56Y71         FDCE                                         f  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.822     2.328    memoryMapping_inst/hardwareTimer0_inst/internalClk_BUFG
    SLICE_X56Y71         FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/C
                         clock pessimism             -0.530     1.798    
    SLICE_X56Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.731    memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer0pwmValueReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer0_inst/countReg_reg[10]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.142%)  route 0.302ns (61.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.556     1.784    memoryMapping_inst/internalClk_BUFG
    SLICE_X57Y72         FDCE                                         r  memoryMapping_inst/hardwareTimer0pwmValueReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  memoryMapping_inst/hardwareTimer0pwmValueReg_reg[4]/Q
                         net (fo=6, routed)           0.163     2.089    memoryMapping_inst/hardwareTimer0_inst/Q[4]
    SLICE_X56Y72         LUT6 (Prop_lut6_I3_O)        0.045     2.134 f  memoryMapping_inst/hardwareTimer0_inst/countReg[31]_i_3/O
                         net (fo=64, routed)          0.138     2.272    memoryMapping_inst/hardwareTimer0_inst/countReg[31]_i_3_n_0
    SLICE_X56Y71         FDCE                                         f  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.822     2.328    memoryMapping_inst/hardwareTimer0_inst/internalClk_BUFG
    SLICE_X56Y71         FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[10]/C
                         clock pessimism             -0.530     1.798    
    SLICE_X56Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.731    memoryMapping_inst/hardwareTimer0_inst/countReg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer0pwmValueReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer0_inst/countReg_reg[13]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.142%)  route 0.302ns (61.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.556     1.784    memoryMapping_inst/internalClk_BUFG
    SLICE_X57Y72         FDCE                                         r  memoryMapping_inst/hardwareTimer0pwmValueReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  memoryMapping_inst/hardwareTimer0pwmValueReg_reg[4]/Q
                         net (fo=6, routed)           0.163     2.089    memoryMapping_inst/hardwareTimer0_inst/Q[4]
    SLICE_X56Y72         LUT6 (Prop_lut6_I3_O)        0.045     2.134 f  memoryMapping_inst/hardwareTimer0_inst/countReg[31]_i_3/O
                         net (fo=64, routed)          0.138     2.272    memoryMapping_inst/hardwareTimer0_inst/countReg[31]_i_3_n_0
    SLICE_X56Y71         FDCE                                         f  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.822     2.328    memoryMapping_inst/hardwareTimer0_inst/internalClk_BUFG
    SLICE_X56Y71         FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[13]/C
                         clock pessimism             -0.530     1.798    
    SLICE_X56Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.731    memoryMapping_inst/hardwareTimer0_inst/countReg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer0pwmValueReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer0_inst/countReg_reg[19]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.142%)  route 0.302ns (61.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.556     1.784    memoryMapping_inst/internalClk_BUFG
    SLICE_X57Y72         FDCE                                         r  memoryMapping_inst/hardwareTimer0pwmValueReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  memoryMapping_inst/hardwareTimer0pwmValueReg_reg[4]/Q
                         net (fo=6, routed)           0.163     2.089    memoryMapping_inst/hardwareTimer0_inst/Q[4]
    SLICE_X56Y72         LUT6 (Prop_lut6_I3_O)        0.045     2.134 f  memoryMapping_inst/hardwareTimer0_inst/countReg[31]_i_3/O
                         net (fo=64, routed)          0.138     2.272    memoryMapping_inst/hardwareTimer0_inst/countReg[31]_i_3_n_0
    SLICE_X56Y71         FDCE                                         f  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.822     2.328    memoryMapping_inst/hardwareTimer0_inst/internalClk_BUFG
    SLICE_X56Y71         FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[19]/C
                         clock pessimism             -0.530     1.798    
    SLICE_X56Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.731    memoryMapping_inst/hardwareTimer0_inst/countReg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer0pwmValueReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer0_inst/countReg_reg[20]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.142%)  route 0.302ns (61.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.556     1.784    memoryMapping_inst/internalClk_BUFG
    SLICE_X57Y72         FDCE                                         r  memoryMapping_inst/hardwareTimer0pwmValueReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  memoryMapping_inst/hardwareTimer0pwmValueReg_reg[4]/Q
                         net (fo=6, routed)           0.163     2.089    memoryMapping_inst/hardwareTimer0_inst/Q[4]
    SLICE_X56Y72         LUT6 (Prop_lut6_I3_O)        0.045     2.134 f  memoryMapping_inst/hardwareTimer0_inst/countReg[31]_i_3/O
                         net (fo=64, routed)          0.138     2.272    memoryMapping_inst/hardwareTimer0_inst/countReg[31]_i_3_n_0
    SLICE_X56Y71         FDCE                                         f  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.822     2.328    memoryMapping_inst/hardwareTimer0_inst/internalClk_BUFG
    SLICE_X56Y71         FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[20]/C
                         clock pessimism             -0.530     1.798    
    SLICE_X56Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.731    memoryMapping_inst/hardwareTimer0_inst/countReg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer0pwmValueReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer0_inst/countReg_reg[5]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.142%)  route 0.302ns (61.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.556     1.784    memoryMapping_inst/internalClk_BUFG
    SLICE_X57Y72         FDCE                                         r  memoryMapping_inst/hardwareTimer0pwmValueReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  memoryMapping_inst/hardwareTimer0pwmValueReg_reg[4]/Q
                         net (fo=6, routed)           0.163     2.089    memoryMapping_inst/hardwareTimer0_inst/Q[4]
    SLICE_X56Y72         LUT6 (Prop_lut6_I3_O)        0.045     2.134 f  memoryMapping_inst/hardwareTimer0_inst/countReg[31]_i_3/O
                         net (fo=64, routed)          0.138     2.272    memoryMapping_inst/hardwareTimer0_inst/countReg[31]_i_3_n_0
    SLICE_X56Y71         FDCE                                         f  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.822     2.328    memoryMapping_inst/hardwareTimer0_inst/internalClk_BUFG
    SLICE_X56Y71         FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[5]/C
                         clock pessimism             -0.530     1.798    
    SLICE_X56Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.731    memoryMapping_inst/hardwareTimer0_inst/countReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer2_inst/previousPWMValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer2_inst/prescalerReg_reg[20]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.429%)  route 0.354ns (65.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.559     1.787    memoryMapping_inst/hardwareTimer2_inst/internalClk_BUFG
    SLICE_X51Y66         FDRE                                         r  memoryMapping_inst/hardwareTimer2_inst/previousPWMValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.141     1.928 r  memoryMapping_inst/hardwareTimer2_inst/previousPWMValue_reg[5]/Q
                         net (fo=1, routed)           0.183     2.112    memoryMapping_inst/hardwareTimer2_inst/previousPWMValue[5]
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.045     2.157 f  memoryMapping_inst/hardwareTimer2_inst/countReg[31]_i_3__1/O
                         net (fo=64, routed)          0.171     2.327    memoryMapping_inst/hardwareTimer2_inst/countReg[31]_i_3__1_n_0
    SLICE_X48Y63         FDCE                                         f  memoryMapping_inst/hardwareTimer2_inst/prescalerReg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.828     2.334    memoryMapping_inst/hardwareTimer2_inst/internalClk_BUFG
    SLICE_X48Y63         FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/prescalerReg_reg[20]/C
                         clock pessimism             -0.511     1.823    
    SLICE_X48Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.731    memoryMapping_inst/hardwareTimer2_inst/prescalerReg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer2_inst/previousPWMValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer2_inst/prescalerReg_reg[21]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.429%)  route 0.354ns (65.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.559     1.787    memoryMapping_inst/hardwareTimer2_inst/internalClk_BUFG
    SLICE_X51Y66         FDRE                                         r  memoryMapping_inst/hardwareTimer2_inst/previousPWMValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.141     1.928 r  memoryMapping_inst/hardwareTimer2_inst/previousPWMValue_reg[5]/Q
                         net (fo=1, routed)           0.183     2.112    memoryMapping_inst/hardwareTimer2_inst/previousPWMValue[5]
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.045     2.157 f  memoryMapping_inst/hardwareTimer2_inst/countReg[31]_i_3__1/O
                         net (fo=64, routed)          0.171     2.327    memoryMapping_inst/hardwareTimer2_inst/countReg[31]_i_3__1_n_0
    SLICE_X48Y63         FDCE                                         f  memoryMapping_inst/hardwareTimer2_inst/prescalerReg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.828     2.334    memoryMapping_inst/hardwareTimer2_inst/internalClk_BUFG
    SLICE_X48Y63         FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/prescalerReg_reg[21]/C
                         clock pessimism             -0.511     1.823    
    SLICE_X48Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.731    memoryMapping_inst/hardwareTimer2_inst/prescalerReg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer2_inst/previousPWMValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer2_inst/prescalerReg_reg[22]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.429%)  route 0.354ns (65.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.559     1.787    memoryMapping_inst/hardwareTimer2_inst/internalClk_BUFG
    SLICE_X51Y66         FDRE                                         r  memoryMapping_inst/hardwareTimer2_inst/previousPWMValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.141     1.928 r  memoryMapping_inst/hardwareTimer2_inst/previousPWMValue_reg[5]/Q
                         net (fo=1, routed)           0.183     2.112    memoryMapping_inst/hardwareTimer2_inst/previousPWMValue[5]
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.045     2.157 f  memoryMapping_inst/hardwareTimer2_inst/countReg[31]_i_3__1/O
                         net (fo=64, routed)          0.171     2.327    memoryMapping_inst/hardwareTimer2_inst/countReg[31]_i_3__1_n_0
    SLICE_X48Y63         FDCE                                         f  memoryMapping_inst/hardwareTimer2_inst/prescalerReg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.828     2.334    memoryMapping_inst/hardwareTimer2_inst/internalClk_BUFG
    SLICE_X48Y63         FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/prescalerReg_reg[22]/C
                         clock pessimism             -0.511     1.823    
    SLICE_X48Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.731    memoryMapping_inst/hardwareTimer2_inst/prescalerReg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer2_inst/previousPWMValue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer2_inst/prescalerReg_reg[23]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.429%)  route 0.354ns (65.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.559     1.787    memoryMapping_inst/hardwareTimer2_inst/internalClk_BUFG
    SLICE_X51Y66         FDRE                                         r  memoryMapping_inst/hardwareTimer2_inst/previousPWMValue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.141     1.928 r  memoryMapping_inst/hardwareTimer2_inst/previousPWMValue_reg[5]/Q
                         net (fo=1, routed)           0.183     2.112    memoryMapping_inst/hardwareTimer2_inst/previousPWMValue[5]
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.045     2.157 f  memoryMapping_inst/hardwareTimer2_inst/countReg[31]_i_3__1/O
                         net (fo=64, routed)          0.171     2.327    memoryMapping_inst/hardwareTimer2_inst/countReg[31]_i_3__1_n_0
    SLICE_X48Y63         FDCE                                         f  memoryMapping_inst/hardwareTimer2_inst/prescalerReg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.828     2.334    memoryMapping_inst/hardwareTimer2_inst/internalClk_BUFG
    SLICE_X48Y63         FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/prescalerReg_reg[23]/C
                         clock pessimism             -0.511     1.823    
    SLICE_X48Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.731    memoryMapping_inst/hardwareTimer2_inst/prescalerReg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.596    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     7.691    ClockGenerator/externalClk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.779 f  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.793    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  internalClk
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.801ns  (logic 41.758ns (33.193%)  route 84.043ns (66.807%))
  Logic Levels:           140  (CARRY4=80 LUT1=5 LUT2=7 LUT3=18 LUT4=12 LUT5=10 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.572     6.109    memoryMapping_inst/internalClk_BUFG
    SLICE_X53Y48         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDCE (Prop_fdce_C_Q)         0.456     6.565 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          4.458    11.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X51Y12         LUT1 (Prop_lut1_I0_O)        0.124    11.147 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000    11.147    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.679 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000    11.793    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.907 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.907    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000    12.021    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.135 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000    12.135    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.249 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.249    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.562 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         3.201    15.763    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_1[0]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.306    16.069 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_44/O
                         net (fo=47, routed)          1.606    17.675    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_2
    SLICE_X43Y1          LUT5 (Prop_lut5_I3_O)        0.152    17.827 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156/O
                         net (fo=4, routed)           0.818    18.645    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156_n_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.326    18.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798/O
                         net (fo=1, routed)           0.000    18.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.521 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    19.521    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.635 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    19.635    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.749 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    19.749    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    19.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.977 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    19.977    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.091 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    20.091    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.205 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    20.205    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.319 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    20.319    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.590 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.583    22.173    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.399    22.572 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679/O
                         net (fo=2, routed)           0.800    23.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679_n_0
    SLICE_X41Y5          LUT4 (Prop_lut4_I3_O)        0.328    23.700 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683/O
                         net (fo=1, routed)           0.000    23.700    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.280 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/O[2]
                         net (fo=3, routed)           1.210    25.490    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_5
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.302    25.792 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815/O
                         net (fo=2, routed)           1.045    26.837    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815_n_0
    SLICE_X46Y8          LUT5 (Prop_lut5_I4_O)        0.153    26.990 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554/O
                         net (fo=2, routed)           0.820    27.811    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.331    28.142 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1558/O
                         net (fo=1, routed)           0.000    28.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1558_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    28.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.026 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[1]
                         net (fo=6, routed)           2.325    31.351    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_6
    SLICE_X48Y14         LUT2 (Prop_lut2_I0_O)        0.303    31.654 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467/O
                         net (fo=1, routed)           0.000    31.654    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/CO[3]
                         net (fo=1, routed)           0.000    32.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784/CO[3]
                         net (fo=1, routed)           0.000    32.318    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/O[3]
                         net (fo=3, routed)           1.641    34.272    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_4
    SLICE_X40Y13         LUT4 (Prop_lut4_I0_O)        0.306    34.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_345/O
                         net (fo=1, routed)           0.000    34.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_345_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.110 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    35.110    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.381 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           1.060    36.441    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.373    36.814 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.388    39.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I1_O)        0.124    39.326 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          1.834    41.160    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X61Y4          LUT1 (Prop_lut1_I0_O)        0.152    41.312 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           1.394    42.706    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    43.488 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    43.488    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.602 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    43.602    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.000    43.716    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.955 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/O[2]
                         net (fo=1, routed)           0.815    44.770    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[15]
    SLICE_X54Y11         LUT5 (Prop_lut5_I1_O)        0.302    45.072 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_827/O
                         net (fo=42, routed)          3.070    48.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_827_n_0
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.124    48.267 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1196/O
                         net (fo=1, routed)           0.000    48.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1196_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    48.647 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/CO[3]
                         net (fo=1, routed)           0.000    48.647    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.970 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_736/O[1]
                         net (fo=1, routed)           0.504    49.473    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[18]
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.306    49.779 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_835/O
                         net (fo=39, routed)          2.135    51.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_835_n_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I0_O)        0.124    52.038 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721/O
                         net (fo=4, routed)           1.590    53.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721_n_0
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.124    53.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809/O
                         net (fo=1, routed)           0.000    53.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.303 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    54.303    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    54.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.530 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    54.530    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.644 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    54.644    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.915 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.494    56.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.397    56.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.884    57.690    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    58.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    58.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    58.653 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/O[2]
                         net (fo=3, routed)           1.151    59.804    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_5
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.301    60.105 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1784/O
                         net (fo=2, routed)           1.138    61.243    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1784_n_0
    SLICE_X65Y13         LUT5 (Prop_lut5_I4_O)        0.154    61.397 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1480/O
                         net (fo=2, routed)           0.805    62.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1480_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.327    62.529 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1484/O
                         net (fo=1, routed)           0.000    62.529    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1484_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.079 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117/CO[3]
                         net (fo=1, routed)           0.000    63.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.413 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/O[1]
                         net (fo=5, routed)           1.050    64.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_6
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.303    64.767 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1115/O
                         net (fo=1, routed)           0.000    64.767    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1115_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.300 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_755/CO[3]
                         net (fo=1, routed)           0.000    65.300    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_755_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    65.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    65.740 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[1]
                         net (fo=3, routed)           1.379    67.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_6
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.306    67.424 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    67.424    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.974 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    67.974    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.245 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.732    68.977    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.373    69.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.509    70.859    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I1_O)        0.124    70.983 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.081    72.064    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]41_in[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124    72.188 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.770    72.958    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    73.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    73.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    73.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.766 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    73.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    73.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    73.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.108 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    74.108    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.222 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.188    75.410    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.148    75.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         1.646    77.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.328    77.532 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_884/O
                         net (fo=31, routed)          2.517    80.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_884_n_0
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    80.199 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309/O
                         net (fo=6, routed)           1.372    81.571    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309_n_0
    SLICE_X65Y28         LUT4 (Prop_lut4_I0_O)        0.326    81.897 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313/O
                         net (fo=1, routed)           0.000    81.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    82.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    82.412    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    82.526    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.797 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.172    83.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X63Y28         LUT3 (Prop_lut3_I0_O)        0.401    84.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1985/O
                         net (fo=2, routed)           1.037    85.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1985_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.326    85.733 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1989/O
                         net (fo=1, routed)           0.000    85.733    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1989_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    86.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/O[2]
                         net (fo=3, routed)           1.328    87.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_5
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.301    87.940 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110/O
                         net (fo=2, routed)           1.141    89.081    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110_n_0
    SLICE_X56Y31         LUT5 (Prop_lut5_I4_O)        0.149    89.230 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951/O
                         net (fo=2, routed)           0.652    89.883    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.355    90.238 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955/O
                         net (fo=1, routed)           0.000    90.238    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.788 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    90.788    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[2]
                         net (fo=5, routed)           1.020    92.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_5
    SLICE_X63Y34         LUT2 (Prop_lut2_I1_O)        0.302    92.348 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250/O
                         net (fo=1, routed)           0.000    92.348    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    92.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    92.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.328 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           0.794    94.122    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X62Y35         LUT4 (Prop_lut4_I2_O)        0.303    94.425 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    94.425    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.975 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    94.975    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.246 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.590    95.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X64Y36         LUT4 (Prop_lut4_I2_O)        0.373    96.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.528    98.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X54Y33         LUT3 (Prop_lut3_I1_O)        0.153    98.889 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1388/O
                         net (fo=3, routed)           1.130   100.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[9]
    SLICE_X56Y35         LUT1 (Prop_lut1_I0_O)        0.331   100.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1202/O
                         net (fo=1, routed)           0.000   100.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1202_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   100.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   100.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.980 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   100.980    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.097 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   101.097    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000   101.214    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.331 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.175   102.506    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X58Y38         LUT2 (Prop_lut2_I0_O)        0.152   102.658 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.463   105.121    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I1_O)        0.332   105.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          2.697   108.150    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X58Y41         LUT3 (Prop_lut3_I2_O)        0.124   108.274 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.487   108.761    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   109.268 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   109.268    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.382 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   109.382    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.496 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   109.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.610 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   109.610    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.724 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   109.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   109.963 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.940   110.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X60Y42         LUT3 (Prop_lut3_I0_O)        0.330   111.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.805   112.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X58Y42         LUT4 (Prop_lut4_I3_O)        0.348   112.386 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   112.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.000   112.787    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.121 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[1]
                         net (fo=3, routed)           1.031   114.153    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_6
    SLICE_X64Y44         LUT3 (Prop_lut3_I0_O)        0.303   114.456 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450/O
                         net (fo=2, routed)           1.173   115.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I0_O)        0.124   115.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222/O
                         net (fo=2, routed)           0.316   116.069    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124   116.193 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225/O
                         net (fo=1, routed)           0.000   116.193    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   116.420 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.032   117.452    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X62Y37         LUT2 (Prop_lut2_I0_O)        0.303   117.755 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   117.755    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   117.982 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.963   118.945    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.303   119.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   119.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   119.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   119.649    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.871 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.051   120.922    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X54Y32         LUT4 (Prop_lut4_I3_O)        0.325   121.247 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.987   122.234    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.356   122.590 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.595   123.185    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.320   123.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           0.299   123.804    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I5_O)        0.326   124.130 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.506   125.636    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X52Y21         LUT5 (Prop_lut5_I1_O)        0.124   125.760 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3/O
                         net (fo=1, routed)           0.000   125.760    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3_n_0
    SLICE_X52Y21         MUXF7 (Prop_muxf7_I1_O)      0.214   125.974 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000   125.974    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_3_n_0
    SLICE_X52Y21         MUXF8 (Prop_muxf8_I1_O)      0.088   126.062 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.117   128.180    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.731   131.910 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000   131.910    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.733ns  (logic 41.748ns (33.204%)  route 83.985ns (66.796%))
  Logic Levels:           140  (CARRY4=80 LUT1=5 LUT2=7 LUT3=18 LUT4=12 LUT5=10 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.572     6.109    memoryMapping_inst/internalClk_BUFG
    SLICE_X53Y48         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDCE (Prop_fdce_C_Q)         0.456     6.565 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          4.458    11.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X51Y12         LUT1 (Prop_lut1_I0_O)        0.124    11.147 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000    11.147    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.679 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000    11.793    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.907 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.907    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000    12.021    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.135 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000    12.135    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.249 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.249    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.562 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         3.201    15.763    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_1[0]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.306    16.069 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_44/O
                         net (fo=47, routed)          1.606    17.675    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_2
    SLICE_X43Y1          LUT5 (Prop_lut5_I3_O)        0.152    17.827 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156/O
                         net (fo=4, routed)           0.818    18.645    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156_n_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.326    18.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798/O
                         net (fo=1, routed)           0.000    18.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.521 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    19.521    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.635 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    19.635    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.749 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    19.749    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    19.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.977 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    19.977    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.091 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    20.091    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.205 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    20.205    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.319 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    20.319    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.590 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.583    22.173    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.399    22.572 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679/O
                         net (fo=2, routed)           0.800    23.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679_n_0
    SLICE_X41Y5          LUT4 (Prop_lut4_I3_O)        0.328    23.700 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683/O
                         net (fo=1, routed)           0.000    23.700    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.280 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/O[2]
                         net (fo=3, routed)           1.210    25.490    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_5
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.302    25.792 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815/O
                         net (fo=2, routed)           1.045    26.837    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815_n_0
    SLICE_X46Y8          LUT5 (Prop_lut5_I4_O)        0.153    26.990 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554/O
                         net (fo=2, routed)           0.820    27.811    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.331    28.142 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1558/O
                         net (fo=1, routed)           0.000    28.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1558_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    28.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.026 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[1]
                         net (fo=6, routed)           2.325    31.351    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_6
    SLICE_X48Y14         LUT2 (Prop_lut2_I0_O)        0.303    31.654 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467/O
                         net (fo=1, routed)           0.000    31.654    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/CO[3]
                         net (fo=1, routed)           0.000    32.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784/CO[3]
                         net (fo=1, routed)           0.000    32.318    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/O[3]
                         net (fo=3, routed)           1.641    34.272    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_4
    SLICE_X40Y13         LUT4 (Prop_lut4_I0_O)        0.306    34.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_345/O
                         net (fo=1, routed)           0.000    34.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_345_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.110 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    35.110    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.381 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           1.060    36.441    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.373    36.814 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.388    39.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I1_O)        0.124    39.326 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          1.834    41.160    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X61Y4          LUT1 (Prop_lut1_I0_O)        0.152    41.312 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           1.394    42.706    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    43.488 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    43.488    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.602 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    43.602    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.000    43.716    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.955 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/O[2]
                         net (fo=1, routed)           0.815    44.770    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[15]
    SLICE_X54Y11         LUT5 (Prop_lut5_I1_O)        0.302    45.072 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_827/O
                         net (fo=42, routed)          3.070    48.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_827_n_0
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.124    48.267 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1196/O
                         net (fo=1, routed)           0.000    48.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1196_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    48.647 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/CO[3]
                         net (fo=1, routed)           0.000    48.647    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.970 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_736/O[1]
                         net (fo=1, routed)           0.504    49.473    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[18]
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.306    49.779 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_835/O
                         net (fo=39, routed)          2.135    51.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_835_n_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I0_O)        0.124    52.038 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721/O
                         net (fo=4, routed)           1.590    53.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721_n_0
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.124    53.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809/O
                         net (fo=1, routed)           0.000    53.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.303 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    54.303    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    54.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.530 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    54.530    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.644 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    54.644    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.915 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.494    56.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.397    56.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.884    57.690    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    58.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    58.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    58.653 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/O[2]
                         net (fo=3, routed)           1.151    59.804    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_5
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.301    60.105 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1784/O
                         net (fo=2, routed)           1.138    61.243    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1784_n_0
    SLICE_X65Y13         LUT5 (Prop_lut5_I4_O)        0.154    61.397 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1480/O
                         net (fo=2, routed)           0.805    62.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1480_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.327    62.529 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1484/O
                         net (fo=1, routed)           0.000    62.529    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1484_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.079 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117/CO[3]
                         net (fo=1, routed)           0.000    63.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.413 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/O[1]
                         net (fo=5, routed)           1.050    64.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_6
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.303    64.767 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1115/O
                         net (fo=1, routed)           0.000    64.767    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1115_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.300 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_755/CO[3]
                         net (fo=1, routed)           0.000    65.300    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_755_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    65.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    65.740 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[1]
                         net (fo=3, routed)           1.379    67.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_6
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.306    67.424 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    67.424    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.974 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    67.974    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.245 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.732    68.977    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.373    69.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.509    70.859    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I1_O)        0.124    70.983 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.081    72.064    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]41_in[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124    72.188 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.770    72.958    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    73.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    73.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    73.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.766 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    73.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    73.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    73.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.108 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    74.108    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.222 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.188    75.410    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.148    75.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         1.646    77.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.328    77.532 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_884/O
                         net (fo=31, routed)          2.517    80.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_884_n_0
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    80.199 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309/O
                         net (fo=6, routed)           1.372    81.571    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309_n_0
    SLICE_X65Y28         LUT4 (Prop_lut4_I0_O)        0.326    81.897 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313/O
                         net (fo=1, routed)           0.000    81.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    82.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    82.412    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    82.526    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.797 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.172    83.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X63Y28         LUT3 (Prop_lut3_I0_O)        0.401    84.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1985/O
                         net (fo=2, routed)           1.037    85.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1985_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.326    85.733 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1989/O
                         net (fo=1, routed)           0.000    85.733    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1989_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    86.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/O[2]
                         net (fo=3, routed)           1.328    87.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_5
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.301    87.940 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110/O
                         net (fo=2, routed)           1.141    89.081    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110_n_0
    SLICE_X56Y31         LUT5 (Prop_lut5_I4_O)        0.149    89.230 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951/O
                         net (fo=2, routed)           0.652    89.883    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.355    90.238 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955/O
                         net (fo=1, routed)           0.000    90.238    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.788 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    90.788    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[2]
                         net (fo=5, routed)           1.020    92.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_5
    SLICE_X63Y34         LUT2 (Prop_lut2_I1_O)        0.302    92.348 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250/O
                         net (fo=1, routed)           0.000    92.348    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    92.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    92.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.328 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           0.794    94.122    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X62Y35         LUT4 (Prop_lut4_I2_O)        0.303    94.425 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    94.425    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.975 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    94.975    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.246 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.590    95.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X64Y36         LUT4 (Prop_lut4_I2_O)        0.373    96.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.528    98.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X54Y33         LUT3 (Prop_lut3_I1_O)        0.153    98.889 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1388/O
                         net (fo=3, routed)           1.130   100.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[9]
    SLICE_X56Y35         LUT1 (Prop_lut1_I0_O)        0.331   100.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1202/O
                         net (fo=1, routed)           0.000   100.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1202_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   100.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   100.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.980 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   100.980    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.097 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   101.097    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000   101.214    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.331 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.175   102.506    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X58Y38         LUT2 (Prop_lut2_I0_O)        0.152   102.658 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.463   105.121    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I1_O)        0.332   105.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          2.697   108.150    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X58Y41         LUT3 (Prop_lut3_I2_O)        0.124   108.274 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.487   108.761    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   109.268 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   109.268    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.382 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   109.382    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.496 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   109.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.610 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   109.610    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.724 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   109.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   109.963 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.940   110.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X60Y42         LUT3 (Prop_lut3_I0_O)        0.330   111.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.805   112.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X58Y42         LUT4 (Prop_lut4_I3_O)        0.348   112.386 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   112.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.000   112.787    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.121 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[1]
                         net (fo=3, routed)           1.031   114.153    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_6
    SLICE_X64Y44         LUT3 (Prop_lut3_I0_O)        0.303   114.456 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450/O
                         net (fo=2, routed)           1.173   115.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I0_O)        0.124   115.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222/O
                         net (fo=2, routed)           0.316   116.069    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124   116.193 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225/O
                         net (fo=1, routed)           0.000   116.193    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   116.420 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.032   117.452    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X62Y37         LUT2 (Prop_lut2_I0_O)        0.303   117.755 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   117.755    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   117.982 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.963   118.945    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.303   119.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   119.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   119.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   119.649    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.871 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.051   120.922    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X54Y32         LUT4 (Prop_lut4_I3_O)        0.325   121.247 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.987   122.234    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.356   122.590 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.595   123.185    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.320   123.505 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           0.299   123.804    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I5_O)        0.326   124.130 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.278   125.408    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X53Y21         LUT5 (Prop_lut5_I1_O)        0.124   125.532 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4/O
                         net (fo=1, routed)           0.000   125.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I1_O)      0.217   125.749 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000   125.749    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_3_n_0
    SLICE_X53Y21         MUXF8 (Prop_muxf8_I1_O)      0.094   125.843 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.287   128.131    sevenSegmentLEDs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.712   131.842 r  sevenSegmentLEDs_OBUF[4]_inst/O
                         net (fo=0)                   0.000   131.842    sevenSegmentLEDs[4]
    U5                                                                r  sevenSegmentLEDs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.690ns  (logic 41.070ns (32.676%)  route 84.619ns (67.324%))
  Logic Levels:           140  (CARRY4=80 LUT1=5 LUT2=7 LUT3=18 LUT4=11 LUT5=11 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.572     6.109    memoryMapping_inst/internalClk_BUFG
    SLICE_X53Y48         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDCE (Prop_fdce_C_Q)         0.456     6.565 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          4.458    11.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X51Y12         LUT1 (Prop_lut1_I0_O)        0.124    11.147 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000    11.147    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.679 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000    11.793    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.907 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.907    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000    12.021    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.135 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000    12.135    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.249 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.249    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.562 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         3.201    15.763    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_1[0]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.306    16.069 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_44/O
                         net (fo=47, routed)          1.606    17.675    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_2
    SLICE_X43Y1          LUT5 (Prop_lut5_I3_O)        0.152    17.827 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156/O
                         net (fo=4, routed)           0.818    18.645    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156_n_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.326    18.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798/O
                         net (fo=1, routed)           0.000    18.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.521 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    19.521    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.635 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    19.635    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.749 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    19.749    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    19.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.977 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    19.977    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.091 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    20.091    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.205 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    20.205    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.319 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    20.319    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.590 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.583    22.173    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.399    22.572 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679/O
                         net (fo=2, routed)           0.800    23.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679_n_0
    SLICE_X41Y5          LUT4 (Prop_lut4_I3_O)        0.328    23.700 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683/O
                         net (fo=1, routed)           0.000    23.700    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.280 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/O[2]
                         net (fo=3, routed)           1.210    25.490    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_5
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.302    25.792 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815/O
                         net (fo=2, routed)           1.045    26.837    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815_n_0
    SLICE_X46Y8          LUT5 (Prop_lut5_I4_O)        0.153    26.990 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554/O
                         net (fo=2, routed)           0.820    27.811    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.331    28.142 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1558/O
                         net (fo=1, routed)           0.000    28.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1558_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    28.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.026 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[1]
                         net (fo=6, routed)           2.325    31.351    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_6
    SLICE_X48Y14         LUT2 (Prop_lut2_I0_O)        0.303    31.654 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467/O
                         net (fo=1, routed)           0.000    31.654    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/CO[3]
                         net (fo=1, routed)           0.000    32.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784/CO[3]
                         net (fo=1, routed)           0.000    32.318    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/O[3]
                         net (fo=3, routed)           1.641    34.272    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_4
    SLICE_X40Y13         LUT4 (Prop_lut4_I0_O)        0.306    34.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_345/O
                         net (fo=1, routed)           0.000    34.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_345_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.110 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    35.110    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.381 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           1.060    36.441    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.373    36.814 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.388    39.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I1_O)        0.124    39.326 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          1.834    41.160    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X61Y4          LUT1 (Prop_lut1_I0_O)        0.152    41.312 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           1.394    42.706    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    43.488 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    43.488    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.602 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    43.602    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.000    43.716    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.955 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/O[2]
                         net (fo=1, routed)           0.815    44.770    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[15]
    SLICE_X54Y11         LUT5 (Prop_lut5_I1_O)        0.302    45.072 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_827/O
                         net (fo=42, routed)          3.070    48.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_827_n_0
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.124    48.267 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1196/O
                         net (fo=1, routed)           0.000    48.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1196_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    48.647 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/CO[3]
                         net (fo=1, routed)           0.000    48.647    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.970 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_736/O[1]
                         net (fo=1, routed)           0.504    49.473    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[18]
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.306    49.779 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_835/O
                         net (fo=39, routed)          2.135    51.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_835_n_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I0_O)        0.124    52.038 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721/O
                         net (fo=4, routed)           1.590    53.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721_n_0
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.124    53.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809/O
                         net (fo=1, routed)           0.000    53.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.303 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    54.303    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    54.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.530 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    54.530    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.644 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    54.644    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.915 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.494    56.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.397    56.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.884    57.690    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    58.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    58.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    58.653 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/O[2]
                         net (fo=3, routed)           1.151    59.804    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_5
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.301    60.105 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1784/O
                         net (fo=2, routed)           1.138    61.243    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1784_n_0
    SLICE_X65Y13         LUT5 (Prop_lut5_I4_O)        0.154    61.397 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1480/O
                         net (fo=2, routed)           0.805    62.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1480_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.327    62.529 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1484/O
                         net (fo=1, routed)           0.000    62.529    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1484_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.079 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117/CO[3]
                         net (fo=1, routed)           0.000    63.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.413 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/O[1]
                         net (fo=5, routed)           1.050    64.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_6
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.303    64.767 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1115/O
                         net (fo=1, routed)           0.000    64.767    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1115_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.300 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_755/CO[3]
                         net (fo=1, routed)           0.000    65.300    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_755_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    65.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    65.740 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[1]
                         net (fo=3, routed)           1.379    67.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_6
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.306    67.424 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    67.424    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.974 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    67.974    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.245 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.732    68.977    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.373    69.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.509    70.859    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I1_O)        0.124    70.983 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.081    72.064    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]41_in[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124    72.188 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.770    72.958    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    73.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    73.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    73.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.766 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    73.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    73.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    73.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.108 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    74.108    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.222 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.188    75.410    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.148    75.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         1.646    77.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.328    77.532 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_884/O
                         net (fo=31, routed)          2.517    80.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_884_n_0
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    80.199 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309/O
                         net (fo=6, routed)           1.372    81.571    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309_n_0
    SLICE_X65Y28         LUT4 (Prop_lut4_I0_O)        0.326    81.897 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313/O
                         net (fo=1, routed)           0.000    81.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    82.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    82.412    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    82.526    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.797 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.172    83.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X63Y28         LUT3 (Prop_lut3_I0_O)        0.401    84.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1985/O
                         net (fo=2, routed)           1.037    85.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1985_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.326    85.733 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1989/O
                         net (fo=1, routed)           0.000    85.733    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1989_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    86.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/O[2]
                         net (fo=3, routed)           1.328    87.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_5
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.301    87.940 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110/O
                         net (fo=2, routed)           1.141    89.081    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110_n_0
    SLICE_X56Y31         LUT5 (Prop_lut5_I4_O)        0.149    89.230 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951/O
                         net (fo=2, routed)           0.652    89.883    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.355    90.238 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955/O
                         net (fo=1, routed)           0.000    90.238    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.788 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    90.788    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[2]
                         net (fo=5, routed)           1.020    92.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_5
    SLICE_X63Y34         LUT2 (Prop_lut2_I1_O)        0.302    92.348 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250/O
                         net (fo=1, routed)           0.000    92.348    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    92.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    92.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.328 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           0.794    94.122    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X62Y35         LUT4 (Prop_lut4_I2_O)        0.303    94.425 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    94.425    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.975 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    94.975    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.246 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.590    95.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X64Y36         LUT4 (Prop_lut4_I2_O)        0.373    96.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.528    98.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X54Y33         LUT3 (Prop_lut3_I1_O)        0.153    98.889 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1388/O
                         net (fo=3, routed)           1.130   100.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[9]
    SLICE_X56Y35         LUT1 (Prop_lut1_I0_O)        0.331   100.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1202/O
                         net (fo=1, routed)           0.000   100.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1202_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   100.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   100.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.980 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   100.980    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.097 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   101.097    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000   101.214    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.331 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.175   102.506    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X58Y38         LUT2 (Prop_lut2_I0_O)        0.152   102.658 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.463   105.121    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I1_O)        0.332   105.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          2.697   108.150    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X58Y41         LUT3 (Prop_lut3_I2_O)        0.124   108.274 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.487   108.761    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   109.268 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   109.268    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.382 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   109.382    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.496 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   109.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.610 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   109.610    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.724 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   109.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   109.963 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.940   110.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X60Y42         LUT3 (Prop_lut3_I0_O)        0.330   111.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.805   112.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X58Y42         LUT4 (Prop_lut4_I3_O)        0.348   112.386 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   112.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.000   112.787    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.121 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[1]
                         net (fo=3, routed)           1.031   114.153    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_6
    SLICE_X64Y44         LUT3 (Prop_lut3_I0_O)        0.303   114.456 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450/O
                         net (fo=2, routed)           1.173   115.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I0_O)        0.124   115.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222/O
                         net (fo=2, routed)           0.316   116.069    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124   116.193 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225/O
                         net (fo=1, routed)           0.000   116.193    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   116.420 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.032   117.452    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X62Y37         LUT2 (Prop_lut2_I0_O)        0.303   117.755 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   117.755    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   117.982 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.963   118.945    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.303   119.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   119.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   119.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   119.649    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.871 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.048   120.919    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X54Y32         LUT4 (Prop_lut4_I3_O)        0.299   121.218 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_36/O
                         net (fo=4, routed)           0.834   122.052    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_36_n_0
    SLICE_X53Y32         LUT5 (Prop_lut5_I2_O)        0.124   122.176 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30/O
                         net (fo=1, routed)           0.433   122.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30_n_0
    SLICE_X53Y32         LUT5 (Prop_lut5_I0_O)        0.124   122.733 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_12/O
                         net (fo=1, routed)           0.986   123.719    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_12_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I5_O)        0.124   123.843 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_3/O
                         net (fo=7, routed)           1.506   125.349    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[2]
    SLICE_X52Y22         LUT5 (Prop_lut5_I2_O)        0.124   125.473 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5/O
                         net (fo=1, routed)           0.000   125.473    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5_n_0
    SLICE_X52Y22         MUXF7 (Prop_muxf7_I1_O)      0.214   125.687 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000   125.687    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_3_n_0
    SLICE_X52Y22         MUXF8 (Prop_muxf8_I1_O)      0.088   125.775 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.324   128.099    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.699   131.799 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000   131.799    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.688ns  (logic 41.759ns (33.225%)  route 83.929ns (66.775%))
  Logic Levels:           140  (CARRY4=80 LUT1=5 LUT2=7 LUT3=18 LUT4=12 LUT5=10 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.572     6.109    memoryMapping_inst/internalClk_BUFG
    SLICE_X53Y48         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDCE (Prop_fdce_C_Q)         0.456     6.565 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          4.458    11.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X51Y12         LUT1 (Prop_lut1_I0_O)        0.124    11.147 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000    11.147    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.679 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000    11.793    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.907 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.907    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000    12.021    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.135 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000    12.135    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.249 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.249    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.562 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         3.201    15.763    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_1[0]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.306    16.069 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_44/O
                         net (fo=47, routed)          1.606    17.675    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_2
    SLICE_X43Y1          LUT5 (Prop_lut5_I3_O)        0.152    17.827 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156/O
                         net (fo=4, routed)           0.818    18.645    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156_n_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.326    18.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798/O
                         net (fo=1, routed)           0.000    18.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.521 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    19.521    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.635 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    19.635    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.749 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    19.749    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    19.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.977 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    19.977    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.091 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    20.091    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.205 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    20.205    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.319 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    20.319    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.590 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.583    22.173    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.399    22.572 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679/O
                         net (fo=2, routed)           0.800    23.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679_n_0
    SLICE_X41Y5          LUT4 (Prop_lut4_I3_O)        0.328    23.700 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683/O
                         net (fo=1, routed)           0.000    23.700    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.280 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/O[2]
                         net (fo=3, routed)           1.210    25.490    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_5
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.302    25.792 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815/O
                         net (fo=2, routed)           1.045    26.837    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815_n_0
    SLICE_X46Y8          LUT5 (Prop_lut5_I4_O)        0.153    26.990 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554/O
                         net (fo=2, routed)           0.820    27.811    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.331    28.142 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1558/O
                         net (fo=1, routed)           0.000    28.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1558_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    28.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.026 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[1]
                         net (fo=6, routed)           2.325    31.351    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_6
    SLICE_X48Y14         LUT2 (Prop_lut2_I0_O)        0.303    31.654 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467/O
                         net (fo=1, routed)           0.000    31.654    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/CO[3]
                         net (fo=1, routed)           0.000    32.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784/CO[3]
                         net (fo=1, routed)           0.000    32.318    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/O[3]
                         net (fo=3, routed)           1.641    34.272    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_4
    SLICE_X40Y13         LUT4 (Prop_lut4_I0_O)        0.306    34.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_345/O
                         net (fo=1, routed)           0.000    34.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_345_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.110 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    35.110    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.381 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           1.060    36.441    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.373    36.814 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.388    39.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I1_O)        0.124    39.326 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          1.834    41.160    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X61Y4          LUT1 (Prop_lut1_I0_O)        0.152    41.312 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           1.394    42.706    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    43.488 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    43.488    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.602 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    43.602    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.000    43.716    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.955 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/O[2]
                         net (fo=1, routed)           0.815    44.770    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[15]
    SLICE_X54Y11         LUT5 (Prop_lut5_I1_O)        0.302    45.072 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_827/O
                         net (fo=42, routed)          3.070    48.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_827_n_0
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.124    48.267 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1196/O
                         net (fo=1, routed)           0.000    48.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1196_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    48.647 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/CO[3]
                         net (fo=1, routed)           0.000    48.647    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.970 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_736/O[1]
                         net (fo=1, routed)           0.504    49.473    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[18]
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.306    49.779 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_835/O
                         net (fo=39, routed)          2.135    51.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_835_n_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I0_O)        0.124    52.038 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721/O
                         net (fo=4, routed)           1.590    53.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721_n_0
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.124    53.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809/O
                         net (fo=1, routed)           0.000    53.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.303 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    54.303    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    54.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.530 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    54.530    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.644 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    54.644    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.915 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.494    56.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.397    56.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.884    57.690    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    58.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    58.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    58.653 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/O[2]
                         net (fo=3, routed)           1.151    59.804    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_5
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.301    60.105 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1784/O
                         net (fo=2, routed)           1.138    61.243    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1784_n_0
    SLICE_X65Y13         LUT5 (Prop_lut5_I4_O)        0.154    61.397 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1480/O
                         net (fo=2, routed)           0.805    62.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1480_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.327    62.529 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1484/O
                         net (fo=1, routed)           0.000    62.529    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1484_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.079 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117/CO[3]
                         net (fo=1, routed)           0.000    63.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.413 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/O[1]
                         net (fo=5, routed)           1.050    64.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_6
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.303    64.767 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1115/O
                         net (fo=1, routed)           0.000    64.767    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1115_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.300 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_755/CO[3]
                         net (fo=1, routed)           0.000    65.300    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_755_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    65.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    65.740 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[1]
                         net (fo=3, routed)           1.379    67.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_6
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.306    67.424 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    67.424    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.974 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    67.974    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.245 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.732    68.977    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.373    69.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.509    70.859    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I1_O)        0.124    70.983 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.081    72.064    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]41_in[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124    72.188 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.770    72.958    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    73.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    73.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    73.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.766 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    73.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    73.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    73.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.108 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    74.108    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.222 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.188    75.410    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.148    75.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         1.646    77.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.328    77.532 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_884/O
                         net (fo=31, routed)          2.517    80.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_884_n_0
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    80.199 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309/O
                         net (fo=6, routed)           1.372    81.571    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309_n_0
    SLICE_X65Y28         LUT4 (Prop_lut4_I0_O)        0.326    81.897 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313/O
                         net (fo=1, routed)           0.000    81.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    82.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    82.412    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    82.526    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.797 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.172    83.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X63Y28         LUT3 (Prop_lut3_I0_O)        0.401    84.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1985/O
                         net (fo=2, routed)           1.037    85.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1985_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.326    85.733 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1989/O
                         net (fo=1, routed)           0.000    85.733    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1989_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    86.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/O[2]
                         net (fo=3, routed)           1.328    87.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_5
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.301    87.940 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110/O
                         net (fo=2, routed)           1.141    89.081    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110_n_0
    SLICE_X56Y31         LUT5 (Prop_lut5_I4_O)        0.149    89.230 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951/O
                         net (fo=2, routed)           0.652    89.883    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.355    90.238 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955/O
                         net (fo=1, routed)           0.000    90.238    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.788 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    90.788    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[2]
                         net (fo=5, routed)           1.020    92.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_5
    SLICE_X63Y34         LUT2 (Prop_lut2_I1_O)        0.302    92.348 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250/O
                         net (fo=1, routed)           0.000    92.348    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    92.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    92.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.328 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           0.794    94.122    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X62Y35         LUT4 (Prop_lut4_I2_O)        0.303    94.425 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    94.425    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.975 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    94.975    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.246 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.590    95.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X64Y36         LUT4 (Prop_lut4_I2_O)        0.373    96.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.528    98.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X54Y33         LUT3 (Prop_lut3_I1_O)        0.153    98.889 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1388/O
                         net (fo=3, routed)           1.130   100.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[9]
    SLICE_X56Y35         LUT1 (Prop_lut1_I0_O)        0.331   100.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1202/O
                         net (fo=1, routed)           0.000   100.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1202_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   100.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   100.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.980 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   100.980    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.097 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   101.097    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000   101.214    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.331 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.175   102.506    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X58Y38         LUT2 (Prop_lut2_I0_O)        0.152   102.658 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.463   105.121    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I1_O)        0.332   105.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          2.697   108.150    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X58Y41         LUT3 (Prop_lut3_I2_O)        0.124   108.274 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.487   108.761    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   109.268 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   109.268    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.382 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   109.382    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.496 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   109.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.610 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   109.610    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.724 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   109.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   109.963 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.940   110.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X60Y42         LUT3 (Prop_lut3_I0_O)        0.330   111.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.805   112.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X58Y42         LUT4 (Prop_lut4_I3_O)        0.348   112.386 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   112.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.000   112.787    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.121 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[1]
                         net (fo=3, routed)           1.031   114.153    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_6
    SLICE_X64Y44         LUT3 (Prop_lut3_I0_O)        0.303   114.456 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450/O
                         net (fo=2, routed)           1.173   115.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I0_O)        0.124   115.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222/O
                         net (fo=2, routed)           0.316   116.069    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124   116.193 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225/O
                         net (fo=1, routed)           0.000   116.193    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   116.420 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.032   117.452    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X62Y37         LUT2 (Prop_lut2_I0_O)        0.303   117.755 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   117.755    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   117.982 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.963   118.945    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.303   119.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   119.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   119.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   119.649    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.871 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.051   120.922    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X54Y32         LUT4 (Prop_lut4_I3_O)        0.325   121.247 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.987   122.234    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.356   122.590 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.595   123.185    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.320   123.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           0.299   123.804    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I5_O)        0.326   124.130 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.137   125.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X53Y22         LUT5 (Prop_lut5_I1_O)        0.124   125.391 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6/O
                         net (fo=1, routed)           0.000   125.391    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6_n_0
    SLICE_X53Y22         MUXF7 (Prop_muxf7_I1_O)      0.217   125.608 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000   125.608    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_3_n_0
    SLICE_X53Y22         MUXF8 (Prop_muxf8_I1_O)      0.094   125.702 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.372   128.074    sevenSegmentLEDs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.723   131.797 r  sevenSegmentLEDs_OBUF[6]_inst/O
                         net (fo=0)                   0.000   131.797    sevenSegmentLEDs[6]
    U7                                                                r  sevenSegmentLEDs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.648ns  (logic 41.739ns (33.219%)  route 83.909ns (66.781%))
  Logic Levels:           140  (CARRY4=80 LUT1=5 LUT2=7 LUT3=18 LUT4=12 LUT5=10 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.572     6.109    memoryMapping_inst/internalClk_BUFG
    SLICE_X53Y48         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDCE (Prop_fdce_C_Q)         0.456     6.565 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          4.458    11.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X51Y12         LUT1 (Prop_lut1_I0_O)        0.124    11.147 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000    11.147    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.679 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000    11.793    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.907 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.907    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000    12.021    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.135 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000    12.135    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.249 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.249    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.562 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         3.201    15.763    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_1[0]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.306    16.069 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_44/O
                         net (fo=47, routed)          1.606    17.675    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_2
    SLICE_X43Y1          LUT5 (Prop_lut5_I3_O)        0.152    17.827 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156/O
                         net (fo=4, routed)           0.818    18.645    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156_n_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.326    18.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798/O
                         net (fo=1, routed)           0.000    18.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.521 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    19.521    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.635 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    19.635    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.749 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    19.749    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    19.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.977 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    19.977    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.091 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    20.091    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.205 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    20.205    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.319 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    20.319    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.590 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.583    22.173    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.399    22.572 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679/O
                         net (fo=2, routed)           0.800    23.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679_n_0
    SLICE_X41Y5          LUT4 (Prop_lut4_I3_O)        0.328    23.700 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683/O
                         net (fo=1, routed)           0.000    23.700    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.280 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/O[2]
                         net (fo=3, routed)           1.210    25.490    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_5
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.302    25.792 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815/O
                         net (fo=2, routed)           1.045    26.837    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815_n_0
    SLICE_X46Y8          LUT5 (Prop_lut5_I4_O)        0.153    26.990 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554/O
                         net (fo=2, routed)           0.820    27.811    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.331    28.142 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1558/O
                         net (fo=1, routed)           0.000    28.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1558_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    28.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.026 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[1]
                         net (fo=6, routed)           2.325    31.351    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_6
    SLICE_X48Y14         LUT2 (Prop_lut2_I0_O)        0.303    31.654 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467/O
                         net (fo=1, routed)           0.000    31.654    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/CO[3]
                         net (fo=1, routed)           0.000    32.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784/CO[3]
                         net (fo=1, routed)           0.000    32.318    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/O[3]
                         net (fo=3, routed)           1.641    34.272    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_4
    SLICE_X40Y13         LUT4 (Prop_lut4_I0_O)        0.306    34.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_345/O
                         net (fo=1, routed)           0.000    34.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_345_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.110 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    35.110    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.381 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           1.060    36.441    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.373    36.814 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.388    39.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I1_O)        0.124    39.326 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          1.834    41.160    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X61Y4          LUT1 (Prop_lut1_I0_O)        0.152    41.312 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           1.394    42.706    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    43.488 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    43.488    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.602 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    43.602    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.000    43.716    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.955 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/O[2]
                         net (fo=1, routed)           0.815    44.770    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[15]
    SLICE_X54Y11         LUT5 (Prop_lut5_I1_O)        0.302    45.072 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_827/O
                         net (fo=42, routed)          3.070    48.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_827_n_0
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.124    48.267 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1196/O
                         net (fo=1, routed)           0.000    48.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1196_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    48.647 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/CO[3]
                         net (fo=1, routed)           0.000    48.647    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.970 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_736/O[1]
                         net (fo=1, routed)           0.504    49.473    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[18]
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.306    49.779 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_835/O
                         net (fo=39, routed)          2.135    51.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_835_n_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I0_O)        0.124    52.038 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721/O
                         net (fo=4, routed)           1.590    53.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721_n_0
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.124    53.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809/O
                         net (fo=1, routed)           0.000    53.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.303 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    54.303    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    54.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.530 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    54.530    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.644 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    54.644    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.915 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.494    56.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.397    56.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.884    57.690    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    58.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    58.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    58.653 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/O[2]
                         net (fo=3, routed)           1.151    59.804    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_5
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.301    60.105 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1784/O
                         net (fo=2, routed)           1.138    61.243    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1784_n_0
    SLICE_X65Y13         LUT5 (Prop_lut5_I4_O)        0.154    61.397 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1480/O
                         net (fo=2, routed)           0.805    62.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1480_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.327    62.529 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1484/O
                         net (fo=1, routed)           0.000    62.529    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1484_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.079 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117/CO[3]
                         net (fo=1, routed)           0.000    63.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.413 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/O[1]
                         net (fo=5, routed)           1.050    64.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_6
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.303    64.767 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1115/O
                         net (fo=1, routed)           0.000    64.767    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1115_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.300 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_755/CO[3]
                         net (fo=1, routed)           0.000    65.300    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_755_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    65.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    65.740 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[1]
                         net (fo=3, routed)           1.379    67.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_6
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.306    67.424 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    67.424    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.974 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    67.974    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.245 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.732    68.977    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.373    69.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.509    70.859    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I1_O)        0.124    70.983 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.081    72.064    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]41_in[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124    72.188 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.770    72.958    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    73.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    73.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    73.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.766 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    73.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    73.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    73.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.108 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    74.108    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.222 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.188    75.410    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.148    75.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         1.646    77.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.328    77.532 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_884/O
                         net (fo=31, routed)          2.517    80.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_884_n_0
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    80.199 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309/O
                         net (fo=6, routed)           1.372    81.571    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309_n_0
    SLICE_X65Y28         LUT4 (Prop_lut4_I0_O)        0.326    81.897 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313/O
                         net (fo=1, routed)           0.000    81.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    82.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    82.412    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    82.526    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.797 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.172    83.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X63Y28         LUT3 (Prop_lut3_I0_O)        0.401    84.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1985/O
                         net (fo=2, routed)           1.037    85.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1985_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.326    85.733 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1989/O
                         net (fo=1, routed)           0.000    85.733    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1989_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    86.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/O[2]
                         net (fo=3, routed)           1.328    87.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_5
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.301    87.940 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110/O
                         net (fo=2, routed)           1.141    89.081    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110_n_0
    SLICE_X56Y31         LUT5 (Prop_lut5_I4_O)        0.149    89.230 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951/O
                         net (fo=2, routed)           0.652    89.883    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.355    90.238 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955/O
                         net (fo=1, routed)           0.000    90.238    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.788 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    90.788    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[2]
                         net (fo=5, routed)           1.020    92.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_5
    SLICE_X63Y34         LUT2 (Prop_lut2_I1_O)        0.302    92.348 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250/O
                         net (fo=1, routed)           0.000    92.348    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    92.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    92.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.328 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           0.794    94.122    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X62Y35         LUT4 (Prop_lut4_I2_O)        0.303    94.425 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    94.425    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.975 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    94.975    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.246 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.590    95.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X64Y36         LUT4 (Prop_lut4_I2_O)        0.373    96.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.528    98.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X54Y33         LUT3 (Prop_lut3_I1_O)        0.153    98.889 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1388/O
                         net (fo=3, routed)           1.130   100.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[9]
    SLICE_X56Y35         LUT1 (Prop_lut1_I0_O)        0.331   100.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1202/O
                         net (fo=1, routed)           0.000   100.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1202_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   100.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   100.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.980 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   100.980    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.097 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   101.097    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000   101.214    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.331 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.175   102.506    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X58Y38         LUT2 (Prop_lut2_I0_O)        0.152   102.658 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.463   105.121    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I1_O)        0.332   105.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          2.697   108.150    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X58Y41         LUT3 (Prop_lut3_I2_O)        0.124   108.274 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.487   108.761    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   109.268 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   109.268    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.382 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   109.382    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.496 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   109.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.610 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   109.610    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.724 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   109.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   109.963 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.940   110.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X60Y42         LUT3 (Prop_lut3_I0_O)        0.330   111.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.805   112.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X58Y42         LUT4 (Prop_lut4_I3_O)        0.348   112.386 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   112.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.000   112.787    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.121 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[1]
                         net (fo=3, routed)           1.031   114.153    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_6
    SLICE_X64Y44         LUT3 (Prop_lut3_I0_O)        0.303   114.456 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450/O
                         net (fo=2, routed)           1.173   115.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I0_O)        0.124   115.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222/O
                         net (fo=2, routed)           0.316   116.069    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124   116.193 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225/O
                         net (fo=1, routed)           0.000   116.193    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   116.420 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.032   117.452    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X62Y37         LUT2 (Prop_lut2_I0_O)        0.303   117.755 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   117.755    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   117.982 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.963   118.945    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.303   119.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   119.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   119.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   119.649    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.871 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.051   120.922    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X54Y32         LUT4 (Prop_lut4_I3_O)        0.325   121.247 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.987   122.234    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.356   122.590 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.595   123.185    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.320   123.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           0.299   123.804    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I5_O)        0.326   124.130 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.236   125.366    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X53Y23         LUT5 (Prop_lut5_I1_O)        0.124   125.490 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0/O
                         net (fo=1, routed)           0.000   125.490    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_n_0
    SLICE_X53Y23         MUXF7 (Prop_muxf7_I1_O)      0.217   125.707 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000   125.707    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_3_n_0
    SLICE_X53Y23         MUXF8 (Prop_muxf8_I1_O)      0.094   125.801 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.254   128.054    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.703   131.757 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000   131.757    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.462ns  (logic 41.757ns (33.283%)  route 83.705ns (66.717%))
  Logic Levels:           140  (CARRY4=80 LUT1=5 LUT2=7 LUT3=18 LUT4=12 LUT5=10 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.572     6.109    memoryMapping_inst/internalClk_BUFG
    SLICE_X53Y48         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDCE (Prop_fdce_C_Q)         0.456     6.565 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          4.458    11.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X51Y12         LUT1 (Prop_lut1_I0_O)        0.124    11.147 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000    11.147    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.679 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000    11.793    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.907 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.907    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000    12.021    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.135 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000    12.135    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.249 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.249    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.562 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         3.201    15.763    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_1[0]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.306    16.069 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_44/O
                         net (fo=47, routed)          1.606    17.675    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_2
    SLICE_X43Y1          LUT5 (Prop_lut5_I3_O)        0.152    17.827 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156/O
                         net (fo=4, routed)           0.818    18.645    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156_n_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.326    18.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798/O
                         net (fo=1, routed)           0.000    18.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.521 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    19.521    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.635 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    19.635    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.749 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    19.749    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    19.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.977 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    19.977    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.091 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    20.091    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.205 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    20.205    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.319 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    20.319    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.590 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.583    22.173    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.399    22.572 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679/O
                         net (fo=2, routed)           0.800    23.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679_n_0
    SLICE_X41Y5          LUT4 (Prop_lut4_I3_O)        0.328    23.700 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683/O
                         net (fo=1, routed)           0.000    23.700    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.280 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/O[2]
                         net (fo=3, routed)           1.210    25.490    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_5
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.302    25.792 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815/O
                         net (fo=2, routed)           1.045    26.837    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815_n_0
    SLICE_X46Y8          LUT5 (Prop_lut5_I4_O)        0.153    26.990 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554/O
                         net (fo=2, routed)           0.820    27.811    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.331    28.142 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1558/O
                         net (fo=1, routed)           0.000    28.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1558_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    28.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.026 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[1]
                         net (fo=6, routed)           2.325    31.351    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_6
    SLICE_X48Y14         LUT2 (Prop_lut2_I0_O)        0.303    31.654 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467/O
                         net (fo=1, routed)           0.000    31.654    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/CO[3]
                         net (fo=1, routed)           0.000    32.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784/CO[3]
                         net (fo=1, routed)           0.000    32.318    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/O[3]
                         net (fo=3, routed)           1.641    34.272    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_4
    SLICE_X40Y13         LUT4 (Prop_lut4_I0_O)        0.306    34.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_345/O
                         net (fo=1, routed)           0.000    34.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_345_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.110 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    35.110    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.381 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           1.060    36.441    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.373    36.814 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.388    39.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I1_O)        0.124    39.326 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          1.834    41.160    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X61Y4          LUT1 (Prop_lut1_I0_O)        0.152    41.312 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           1.394    42.706    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    43.488 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    43.488    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.602 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    43.602    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.000    43.716    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.955 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/O[2]
                         net (fo=1, routed)           0.815    44.770    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[15]
    SLICE_X54Y11         LUT5 (Prop_lut5_I1_O)        0.302    45.072 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_827/O
                         net (fo=42, routed)          3.070    48.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_827_n_0
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.124    48.267 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1196/O
                         net (fo=1, routed)           0.000    48.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1196_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    48.647 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/CO[3]
                         net (fo=1, routed)           0.000    48.647    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.970 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_736/O[1]
                         net (fo=1, routed)           0.504    49.473    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[18]
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.306    49.779 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_835/O
                         net (fo=39, routed)          2.135    51.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_835_n_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I0_O)        0.124    52.038 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721/O
                         net (fo=4, routed)           1.590    53.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721_n_0
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.124    53.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809/O
                         net (fo=1, routed)           0.000    53.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.303 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    54.303    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    54.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.530 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    54.530    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.644 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    54.644    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.915 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.494    56.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.397    56.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.884    57.690    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    58.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    58.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    58.653 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/O[2]
                         net (fo=3, routed)           1.151    59.804    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_5
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.301    60.105 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1784/O
                         net (fo=2, routed)           1.138    61.243    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1784_n_0
    SLICE_X65Y13         LUT5 (Prop_lut5_I4_O)        0.154    61.397 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1480/O
                         net (fo=2, routed)           0.805    62.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1480_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.327    62.529 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1484/O
                         net (fo=1, routed)           0.000    62.529    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1484_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.079 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117/CO[3]
                         net (fo=1, routed)           0.000    63.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.413 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/O[1]
                         net (fo=5, routed)           1.050    64.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_6
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.303    64.767 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1115/O
                         net (fo=1, routed)           0.000    64.767    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1115_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.300 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_755/CO[3]
                         net (fo=1, routed)           0.000    65.300    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_755_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    65.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    65.740 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[1]
                         net (fo=3, routed)           1.379    67.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_6
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.306    67.424 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    67.424    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.974 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    67.974    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.245 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.732    68.977    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.373    69.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.509    70.859    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I1_O)        0.124    70.983 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.081    72.064    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]41_in[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124    72.188 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.770    72.958    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    73.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    73.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    73.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.766 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    73.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    73.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    73.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.108 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    74.108    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.222 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.188    75.410    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.148    75.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         1.646    77.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.328    77.532 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_884/O
                         net (fo=31, routed)          2.517    80.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_884_n_0
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    80.199 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309/O
                         net (fo=6, routed)           1.372    81.571    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309_n_0
    SLICE_X65Y28         LUT4 (Prop_lut4_I0_O)        0.326    81.897 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313/O
                         net (fo=1, routed)           0.000    81.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    82.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    82.412    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    82.526    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.797 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.172    83.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X63Y28         LUT3 (Prop_lut3_I0_O)        0.401    84.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1985/O
                         net (fo=2, routed)           1.037    85.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1985_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.326    85.733 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1989/O
                         net (fo=1, routed)           0.000    85.733    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1989_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    86.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/O[2]
                         net (fo=3, routed)           1.328    87.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_5
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.301    87.940 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110/O
                         net (fo=2, routed)           1.141    89.081    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110_n_0
    SLICE_X56Y31         LUT5 (Prop_lut5_I4_O)        0.149    89.230 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951/O
                         net (fo=2, routed)           0.652    89.883    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.355    90.238 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955/O
                         net (fo=1, routed)           0.000    90.238    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.788 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    90.788    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[2]
                         net (fo=5, routed)           1.020    92.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_5
    SLICE_X63Y34         LUT2 (Prop_lut2_I1_O)        0.302    92.348 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250/O
                         net (fo=1, routed)           0.000    92.348    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    92.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    92.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.328 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           0.794    94.122    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X62Y35         LUT4 (Prop_lut4_I2_O)        0.303    94.425 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    94.425    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.975 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    94.975    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.246 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.590    95.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X64Y36         LUT4 (Prop_lut4_I2_O)        0.373    96.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.528    98.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X54Y33         LUT3 (Prop_lut3_I1_O)        0.153    98.889 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1388/O
                         net (fo=3, routed)           1.130   100.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[9]
    SLICE_X56Y35         LUT1 (Prop_lut1_I0_O)        0.331   100.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1202/O
                         net (fo=1, routed)           0.000   100.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1202_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   100.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   100.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.980 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   100.980    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.097 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   101.097    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000   101.214    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.331 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.175   102.506    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X58Y38         LUT2 (Prop_lut2_I0_O)        0.152   102.658 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.463   105.121    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I1_O)        0.332   105.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          2.697   108.150    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X58Y41         LUT3 (Prop_lut3_I2_O)        0.124   108.274 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.487   108.761    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   109.268 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   109.268    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.382 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   109.382    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.496 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   109.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.610 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   109.610    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.724 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   109.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   109.963 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.940   110.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X60Y42         LUT3 (Prop_lut3_I0_O)        0.330   111.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.805   112.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X58Y42         LUT4 (Prop_lut4_I3_O)        0.348   112.386 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   112.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.000   112.787    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.121 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[1]
                         net (fo=3, routed)           1.031   114.153    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_6
    SLICE_X64Y44         LUT3 (Prop_lut3_I0_O)        0.303   114.456 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450/O
                         net (fo=2, routed)           1.173   115.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I0_O)        0.124   115.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222/O
                         net (fo=2, routed)           0.316   116.069    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124   116.193 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225/O
                         net (fo=1, routed)           0.000   116.193    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   116.420 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.032   117.452    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X62Y37         LUT2 (Prop_lut2_I0_O)        0.303   117.755 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   117.755    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   117.982 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.963   118.945    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.303   119.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   119.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   119.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   119.649    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.871 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.051   120.922    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X54Y32         LUT4 (Prop_lut4_I3_O)        0.325   121.247 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.987   122.234    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.356   122.590 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.595   123.185    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.320   123.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           0.299   123.804    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I5_O)        0.326   124.130 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.023   125.153    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124   125.277 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1/O
                         net (fo=1, routed)           0.000   125.277    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1_n_0
    SLICE_X53Y24         MUXF7 (Prop_muxf7_I1_O)      0.217   125.494 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000   125.494    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_3_n_0
    SLICE_X53Y24         MUXF8 (Prop_muxf8_I1_O)      0.094   125.588 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.262   127.850    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.721   131.571 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000   131.571    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.444ns  (logic 41.757ns (33.287%)  route 83.687ns (66.713%))
  Logic Levels:           140  (CARRY4=80 LUT1=5 LUT2=7 LUT3=18 LUT4=12 LUT5=10 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.572     6.109    memoryMapping_inst/internalClk_BUFG
    SLICE_X53Y48         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDCE (Prop_fdce_C_Q)         0.456     6.565 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          4.458    11.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X51Y12         LUT1 (Prop_lut1_I0_O)        0.124    11.147 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000    11.147    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.679 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.679    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000    11.793    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.907 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.907    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000    12.021    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.135 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000    12.135    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.249 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.249    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.562 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         3.201    15.763    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_1[0]
    SLICE_X51Y4          LUT3 (Prop_lut3_I0_O)        0.306    16.069 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_44/O
                         net (fo=47, routed)          1.606    17.675    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_2
    SLICE_X43Y1          LUT5 (Prop_lut5_I3_O)        0.152    17.827 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156/O
                         net (fo=4, routed)           0.818    18.645    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1156_n_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I0_O)        0.326    18.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798/O
                         net (fo=1, routed)           0.000    18.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1798_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.521 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699/CO[3]
                         net (fo=1, routed)           0.000    19.521    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1699_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.635 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478/CO[3]
                         net (fo=1, routed)           0.000    19.635    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1478_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.749 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    19.749    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    19.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.977 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    19.977    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.091 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    20.091    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.205 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    20.205    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.319 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    20.319    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.590 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          1.583    22.173    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.399    22.572 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679/O
                         net (fo=2, routed)           0.800    23.372    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679_n_0
    SLICE_X41Y5          LUT4 (Prop_lut4_I3_O)        0.328    23.700 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683/O
                         net (fo=1, routed)           0.000    23.700    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.280 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/O[2]
                         net (fo=3, routed)           1.210    25.490    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_5
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.302    25.792 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815/O
                         net (fo=2, routed)           1.045    26.837    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815_n_0
    SLICE_X46Y8          LUT5 (Prop_lut5_I4_O)        0.153    26.990 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554/O
                         net (fo=2, routed)           0.820    27.811    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554_n_0
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.331    28.142 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1558/O
                         net (fo=1, routed)           0.000    28.142    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1558_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    28.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.026 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[1]
                         net (fo=6, routed)           2.325    31.351    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_6
    SLICE_X48Y14         LUT2 (Prop_lut2_I0_O)        0.303    31.654 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467/O
                         net (fo=1, routed)           0.000    31.654    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/CO[3]
                         net (fo=1, routed)           0.000    32.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784/CO[3]
                         net (fo=1, routed)           0.000    32.318    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_784_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.631 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351/O[3]
                         net (fo=3, routed)           1.641    34.272    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_351_n_4
    SLICE_X40Y13         LUT4 (Prop_lut4_I0_O)        0.306    34.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_345/O
                         net (fo=1, routed)           0.000    34.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_345_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.110 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    35.110    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.381 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           1.060    36.441    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.373    36.814 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.388    39.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I1_O)        0.124    39.326 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          1.834    41.160    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X61Y4          LUT1 (Prop_lut1_I0_O)        0.152    41.312 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           1.394    42.706    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    43.488 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    43.488    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.602 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    43.602    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.000    43.716    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.955 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/O[2]
                         net (fo=1, routed)           0.815    44.770    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[15]
    SLICE_X54Y11         LUT5 (Prop_lut5_I1_O)        0.302    45.072 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_827/O
                         net (fo=42, routed)          3.070    48.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_827_n_0
    SLICE_X56Y14         LUT1 (Prop_lut1_I0_O)        0.124    48.267 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1196/O
                         net (fo=1, routed)           0.000    48.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1196_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    48.647 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828/CO[3]
                         net (fo=1, routed)           0.000    48.647    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_828_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.970 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_736/O[1]
                         net (fo=1, routed)           0.504    49.473    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[18]
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.306    49.779 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_835/O
                         net (fo=39, routed)          2.135    51.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_835_n_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I0_O)        0.124    52.038 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721/O
                         net (fo=4, routed)           1.590    53.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_721_n_0
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.124    53.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809/O
                         net (fo=1, routed)           0.000    53.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_809_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.303 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    54.303    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    54.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.530 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    54.530    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.644 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    54.644    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.915 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.494    56.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.397    56.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.884    57.690    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    58.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    58.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    58.653 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/O[2]
                         net (fo=3, routed)           1.151    59.804    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_5
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.301    60.105 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1784/O
                         net (fo=2, routed)           1.138    61.243    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1784_n_0
    SLICE_X65Y13         LUT5 (Prop_lut5_I4_O)        0.154    61.397 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1480/O
                         net (fo=2, routed)           0.805    62.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1480_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.327    62.529 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1484/O
                         net (fo=1, routed)           0.000    62.529    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1484_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.079 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117/CO[3]
                         net (fo=1, routed)           0.000    63.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1117_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.413 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/O[1]
                         net (fo=5, routed)           1.050    64.464    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_6
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.303    64.767 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1115/O
                         net (fo=1, routed)           0.000    64.767    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1115_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.300 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_755/CO[3]
                         net (fo=1, routed)           0.000    65.300    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_755_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354/CO[3]
                         net (fo=1, routed)           0.000    65.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_354_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    65.740 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[1]
                         net (fo=3, routed)           1.379    67.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_6
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.306    67.424 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352/O
                         net (fo=1, routed)           0.000    67.424    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_352_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.974 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    67.974    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.245 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.732    68.977    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.373    69.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.509    70.859    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X64Y22         LUT3 (Prop_lut3_I1_O)        0.124    70.983 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.081    72.064    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]41_in[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124    72.188 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.770    72.958    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    73.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    73.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    73.652    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.766 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    73.766    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    73.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    73.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.108 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    74.108    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.222 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.188    75.410    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.148    75.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         1.646    77.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.328    77.532 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_884/O
                         net (fo=31, routed)          2.517    80.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_884_n_0
    SLICE_X55Y30         LUT3 (Prop_lut3_I2_O)        0.150    80.199 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309/O
                         net (fo=6, routed)           1.372    81.571    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309_n_0
    SLICE_X65Y28         LUT4 (Prop_lut4_I0_O)        0.326    81.897 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313/O
                         net (fo=1, routed)           0.000    81.897    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    82.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    82.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.412 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    82.412    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.526 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    82.526    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.797 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.172    83.969    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X63Y28         LUT3 (Prop_lut3_I0_O)        0.401    84.370 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1985/O
                         net (fo=2, routed)           1.037    85.407    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1985_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.326    85.733 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1989/O
                         net (fo=1, routed)           0.000    85.733    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1989_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    86.311 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/O[2]
                         net (fo=3, routed)           1.328    87.639    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_5
    SLICE_X65Y32         LUT3 (Prop_lut3_I2_O)        0.301    87.940 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110/O
                         net (fo=2, routed)           1.141    89.081    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2110_n_0
    SLICE_X56Y31         LUT5 (Prop_lut5_I4_O)        0.149    89.230 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951/O
                         net (fo=2, routed)           0.652    89.883    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1951_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.355    90.238 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955/O
                         net (fo=1, routed)           0.000    90.238    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1955_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.788 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595/CO[3]
                         net (fo=1, routed)           0.000    90.788    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1595_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208/O[2]
                         net (fo=5, routed)           1.020    92.046    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1208_n_5
    SLICE_X63Y34         LUT2 (Prop_lut2_I1_O)        0.302    92.348 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250/O
                         net (fo=1, routed)           0.000    92.348    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1250_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    92.880 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820/CO[3]
                         net (fo=1, routed)           0.000    92.880    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_820_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    92.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    93.328 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           0.794    94.122    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X62Y35         LUT4 (Prop_lut4_I2_O)        0.303    94.425 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    94.425    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.975 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    94.975    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.246 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.590    95.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X64Y36         LUT4 (Prop_lut4_I2_O)        0.373    96.209 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.528    98.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X54Y33         LUT3 (Prop_lut3_I1_O)        0.153    98.889 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1388/O
                         net (fo=3, routed)           1.130   100.019    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[9]
    SLICE_X56Y35         LUT1 (Prop_lut1_I0_O)        0.331   100.350 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1202/O
                         net (fo=1, routed)           0.000   100.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1202_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   100.863 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000   100.863    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.980 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.000   100.980    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.097 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000   101.097    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000   101.214    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.331 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.175   102.506    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X58Y38         LUT2 (Prop_lut2_I0_O)        0.152   102.658 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.463   105.121    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I1_O)        0.332   105.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39/O
                         net (fo=28, routed)          2.697   108.150    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_39_n_0
    SLICE_X58Y41         LUT3 (Prop_lut3_I2_O)        0.124   108.274 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348/O
                         net (fo=2, routed)           0.487   108.761    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1348_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   109.268 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029/CO[3]
                         net (fo=1, routed)           0.000   109.268    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2029_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.382 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   109.382    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.496 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   109.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.610 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   109.610    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.724 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.000   109.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   109.963 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.940   110.903    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X60Y42         LUT3 (Prop_lut3_I0_O)        0.330   111.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.805   112.038    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X58Y42         LUT4 (Prop_lut4_I3_O)        0.348   112.386 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   112.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.000   112.787    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.121 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[1]
                         net (fo=3, routed)           1.031   114.153    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_6
    SLICE_X64Y44         LUT3 (Prop_lut3_I0_O)        0.303   114.456 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450/O
                         net (fo=2, routed)           1.173   115.629    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I0_O)        0.124   115.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222/O
                         net (fo=2, routed)           0.316   116.069    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124   116.193 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225/O
                         net (fo=1, routed)           0.000   116.193    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   116.420 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.032   117.452    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X62Y37         LUT2 (Prop_lut2_I0_O)        0.303   117.755 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   117.755    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   117.982 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.963   118.945    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.303   119.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   119.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   119.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   119.649    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.871 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           1.051   120.922    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X54Y32         LUT4 (Prop_lut4_I3_O)        0.325   121.247 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           0.987   122.234    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.356   122.590 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.595   123.185    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.320   123.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           0.299   123.804    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I5_O)        0.326   124.130 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.005   125.135    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X52Y23         LUT5 (Prop_lut5_I1_O)        0.124   125.259 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2/O
                         net (fo=1, routed)           0.000   125.259    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2_n_0
    SLICE_X52Y23         MUXF7 (Prop_muxf7_I1_O)      0.214   125.473 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000   125.473    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_3_n_0
    SLICE_X52Y23         MUXF8 (Prop_muxf8_I1_O)      0.088   125.561 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.262   127.823    sevenSegmentLEDs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.730   131.553 r  sevenSegmentLEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000   131.553    sevenSegmentLEDs[2]
    U8                                                                r  sevenSegmentLEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.901ns  (logic 6.682ns (26.833%)  route 18.219ns (73.167%))
  Logic Levels:           14  (CARRY4=2 LUT1=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.560     6.097    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X55Y51         FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDCE (Prop_fdce_C_Q)         0.456     6.553 f  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/Q
                         net (fo=15, routed)          1.016     7.569    memoryMapping_inst/serialInterface_inst/debugPtr_reg_n_0_[0]
    SLICE_X55Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.693 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_129/O
                         net (fo=1, routed)           0.000     7.693    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_129_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.940 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_55/O[0]
                         net (fo=2, routed)           0.824     8.764    memoryMapping_inst/serialInterface_inst/PCOUT[0]
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.299     9.063 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_92/O
                         net (fo=1, routed)           0.000     9.063    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_92_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.310 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_41/O[0]
                         net (fo=254, routed)         7.311    16.620    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_41_n_7
    SLICE_X36Y54         LUT6 (Prop_lut6_I4_O)        0.299    16.919 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_545/O
                         net (fo=1, routed)           0.000    16.919    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_545_n_0
    SLICE_X36Y54         MUXF7 (Prop_muxf7_I0_O)      0.212    17.131 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_310/O
                         net (fo=1, routed)           0.000    17.131    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_310_n_0
    SLICE_X36Y54         MUXF8 (Prop_muxf8_I1_O)      0.094    17.225 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_157/O
                         net (fo=1, routed)           1.406    18.631    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_157_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I0_O)        0.316    18.947 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_71/O
                         net (fo=1, routed)           0.000    18.947    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_71_n_0
    SLICE_X51Y59         MUXF7 (Prop_muxf7_I0_O)      0.212    19.159 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_32/O
                         net (fo=1, routed)           0.000    19.159    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_32_n_0
    SLICE_X51Y59         MUXF8 (Prop_muxf8_I1_O)      0.094    19.253 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_17/O
                         net (fo=1, routed)           1.229    20.482    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_17_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.316    20.798 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.698    21.496    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_7_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I1_O)        0.124    21.620 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.844    22.465    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I0_O)        0.124    22.589 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.892    27.480    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    30.998 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    30.998    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer2pwmValueReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.619ns  (logic 5.041ns (52.408%)  route 4.578ns (47.592%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.551     6.088    memoryMapping_inst/internalClk_BUFG
    SLICE_X54Y66         FDCE                                         r  memoryMapping_inst/hardwareTimer2pwmValueReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDCE (Prop_fdce_C_Q)         0.518     6.606 r  memoryMapping_inst/hardwareTimer2pwmValueReg_reg[3]/Q
                         net (fo=6, routed)           1.452     8.058    memoryMapping_inst/hardwareTimer2_inst/D[3]
    SLICE_X49Y68         LUT4 (Prop_lut4_I1_O)        0.124     8.182 r  memoryMapping_inst/hardwareTimer2_inst/pwm_OBUF[2]_inst_i_23/O
                         net (fo=1, routed)           0.000     8.182    memoryMapping_inst/hardwareTimer2_inst/pwm_OBUF[2]_inst_i_23_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.732 r  memoryMapping_inst/hardwareTimer2_inst/pwm_OBUF[2]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.732    memoryMapping_inst/hardwareTimer2_inst/pwm_OBUF[2]_inst_i_12_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.846 r  memoryMapping_inst/hardwareTimer2_inst/pwm_OBUF[2]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.846    memoryMapping_inst/hardwareTimer2_inst/pwm_OBUF[2]_inst_i_7_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.960 r  memoryMapping_inst/hardwareTimer2_inst/pwm_OBUF[2]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.960    memoryMapping_inst/hardwareTimer2_inst/pwm_OBUF[2]_inst_i_2_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.074 r  memoryMapping_inst/hardwareTimer2_inst/pwm_OBUF[2]_inst_i_1/CO[3]
                         net (fo=1, routed)           3.126    12.200    pwm_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.507    15.707 r  pwm_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.707    pwm[2]
    J2                                                                r  pwm[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/countReg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.980ns  (logic 4.980ns (55.454%)  route 4.000ns (44.546%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.546     6.083    memoryMapping_inst/hardwareTimer0_inst/internalClk_BUFG
    SLICE_X55Y70         FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDCE (Prop_fdce_C_Q)         0.419     6.502 f  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[9]/Q
                         net (fo=3, routed)           1.285     7.787    memoryMapping_inst/hardwareTimer0_inst/countReg_reg_n_0_[9]
    SLICE_X55Y73         LUT2 (Prop_lut2_I0_O)        0.297     8.084 r  memoryMapping_inst/hardwareTimer0_inst/pwm_OBUF[0]_inst_i_16/O
                         net (fo=1, routed)           0.000     8.084    memoryMapping_inst/hardwareTimer0_inst/pwm_OBUF[0]_inst_i_16_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.616 r  memoryMapping_inst/hardwareTimer0_inst/pwm_OBUF[0]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.616    memoryMapping_inst/hardwareTimer0_inst/pwm_OBUF[0]_inst_i_7_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.730 r  memoryMapping_inst/hardwareTimer0_inst/pwm_OBUF[0]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.739    memoryMapping_inst/hardwareTimer0_inst/pwm_OBUF[0]_inst_i_2_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  memoryMapping_inst/hardwareTimer0_inst/pwm_OBUF[0]_inst_i_1/CO[3]
                         net (fo=1, routed)           2.706    11.559    pwm_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.504    15.063 r  pwm_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.063    pwm[0]
    J1                                                                r  pwm[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.341ns (68.857%)  route 0.607ns (31.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.567     1.795    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X57Y40         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.936 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           0.607     2.543    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.743 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.743    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 1.365ns (69.327%)  route 0.604ns (30.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.567     1.795    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X57Y40         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.936 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/Q
                         net (fo=1, routed)           0.604     2.540    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.764 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.764    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.345ns (67.555%)  route 0.646ns (32.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.567     1.795    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X57Y40         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.936 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/Q
                         net (fo=1, routed)           0.646     2.582    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.786 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.786    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.352ns (65.608%)  route 0.709ns (34.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.567     1.795    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X57Y40         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.936 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/Q
                         net (fo=1, routed)           0.709     2.645    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.856 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.856    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer1_inst/countReg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.557ns (65.233%)  route 0.830ns (34.767%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.579     1.807    memoryMapping_inst/hardwareTimer1_inst/internalClk_BUFG
    SLICE_X59Y75         FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/countReg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDCE (Prop_fdce_C_Q)         0.128     1.935 f  memoryMapping_inst/hardwareTimer1_inst/countReg_reg[29]/Q
                         net (fo=3, routed)           0.215     2.150    memoryMapping_inst/hardwareTimer1_inst/countReg_reg_n_0_[29]
    SLICE_X61Y75         LUT2 (Prop_lut2_I0_O)        0.098     2.248 r  memoryMapping_inst/hardwareTimer1_inst/pwm_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000     2.248    memoryMapping_inst/hardwareTimer1_inst/pwm_OBUF[1]_inst_i_4_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.363 r  memoryMapping_inst/hardwareTimer1_inst/pwm_OBUF[1]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.615     2.978    pwm_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.216     4.194 r  pwm_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.194    pwm[1]
    L2                                                                r  pwm[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/countReg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.568ns (62.276%)  route 0.950ns (37.724%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.553     1.781    memoryMapping_inst/hardwareTimer0_inst/internalClk_BUFG
    SLICE_X56Y74         FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDCE (Prop_fdce_C_Q)         0.164     1.945 f  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[22]/Q
                         net (fo=3, routed)           0.135     2.080    memoryMapping_inst/hardwareTimer0_inst/countReg_reg_n_0_[22]
    SLICE_X55Y74         LUT2 (Prop_lut2_I1_O)        0.045     2.125 r  memoryMapping_inst/hardwareTimer0_inst/pwm_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.125    memoryMapping_inst/hardwareTimer0_inst/pwm_OBUF[0]_inst_i_8_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.240 r  memoryMapping_inst/hardwareTimer0_inst/pwm_OBUF[0]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.009     2.249    memoryMapping_inst/hardwareTimer0_inst/pwm_OBUF[0]_inst_i_2_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.288 r  memoryMapping_inst/hardwareTimer0_inst/pwm_OBUF[0]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.806     3.094    pwm_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.205     4.299 r  pwm_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.299    pwm[0]
    J1                                                                r  pwm[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.685ns  (logic 1.559ns (58.062%)  route 1.126ns (41.938%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.567     1.795    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X56Y41         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDCE (Prop_fdce_C_Q)         0.164     1.959 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=16, routed)          0.526     2.485    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X53Y23         MUXF7 (Prop_muxf7_S_O)       0.093     2.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_2_n_0
    SLICE_X53Y23         MUXF8 (Prop_muxf8_I0_O)      0.023     2.601 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.600     3.201    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.279     4.480 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.480    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.737ns  (logic 1.586ns (57.971%)  route 1.150ns (42.029%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.567     1.795    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X56Y41         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDCE (Prop_fdce_C_Q)         0.164     1.959 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=16, routed)          0.582     2.541    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X52Y21         MUXF7 (Prop_muxf7_S_O)       0.096     2.637 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.637    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_2_n_0
    SLICE_X52Y21         MUXF8 (Prop_muxf8_I0_O)      0.022     2.659 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.568     3.227    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.304     4.532 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.532    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer2_inst/countReg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.753ns  (logic 1.569ns (57.004%)  route 1.184ns (42.996%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.554     1.782    memoryMapping_inst/hardwareTimer2_inst/internalClk_BUFG
    SLICE_X50Y72         FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/countReg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDCE (Prop_fdce_C_Q)         0.148     1.930 f  memoryMapping_inst/hardwareTimer2_inst/countReg_reg[28]/Q
                         net (fo=3, routed)           0.179     2.109    memoryMapping_inst/hardwareTimer2_inst/countReg_reg_n_0_[28]
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.098     2.207 r  memoryMapping_inst/hardwareTimer2_inst/pwm_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.000     2.207    memoryMapping_inst/hardwareTimer2_inst/pwm_OBUF[2]_inst_i_4_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.322 r  memoryMapping_inst/hardwareTimer2_inst/pwm_OBUF[2]_inst_i_1/CO[3]
                         net (fo=1, routed)           1.005     3.327    pwm_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.208     4.535 r  pwm_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.535    pwm[2]
    J2                                                                r  pwm[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.745ns  (logic 1.586ns (57.770%)  route 1.159ns (42.230%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.567     1.795    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X56Y41         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDCE (Prop_fdce_C_Q)         0.164     1.959 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=16, routed)          0.526     2.485    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X52Y23         MUXF7 (Prop_muxf7_S_O)       0.096     2.581 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_2_n_0
    SLICE_X52Y23         MUXF8 (Prop_muxf8_I0_O)      0.022     2.603 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.633     3.236    sevenSegmentLEDs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.304     4.540 r  sevenSegmentLEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.540    sevenSegmentLEDs[2]
    U8                                                                r  sevenSegmentLEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  internalClk

Max Delay          5737 Endpoints
Min Delay          5737 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][4]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.481ns  (logic 1.565ns (12.542%)  route 10.916ns (87.458%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=8, routed)           4.260     5.701    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X53Y64         LUT2 (Prop_lut2_I0_O)        0.124     5.825 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2725, routed)        6.656    12.481    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X61Y44         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.518     5.823    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X61Y44         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[13][4]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[15][4]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.481ns  (logic 1.565ns (12.542%)  route 10.916ns (87.458%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=8, routed)           4.260     5.701    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X53Y64         LUT2 (Prop_lut2_I0_O)        0.124     5.825 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2725, routed)        6.656    12.481    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X60Y44         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[15][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.518     5.823    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X60Y44         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[15][4]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[15][6]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.481ns  (logic 1.565ns (12.542%)  route 10.916ns (87.458%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=8, routed)           4.260     5.701    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X53Y64         LUT2 (Prop_lut2_I0_O)        0.124     5.825 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2725, routed)        6.656    12.481    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X60Y44         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[15][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.518     5.823    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X60Y44         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[15][6]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][0]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.330ns  (logic 1.565ns (12.695%)  route 10.765ns (87.305%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=8, routed)           4.260     5.701    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X53Y64         LUT2 (Prop_lut2_I0_O)        0.124     5.825 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2725, routed)        6.505    12.330    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X60Y45         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.518     5.823    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X60Y45         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][0]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][1]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.330ns  (logic 1.565ns (12.695%)  route 10.765ns (87.305%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=8, routed)           4.260     5.701    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X53Y64         LUT2 (Prop_lut2_I0_O)        0.124     5.825 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2725, routed)        6.505    12.330    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X60Y45         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.518     5.823    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X60Y45         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][1]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][3]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.330ns  (logic 1.565ns (12.695%)  route 10.765ns (87.305%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=8, routed)           4.260     5.701    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X53Y64         LUT2 (Prop_lut2_I0_O)        0.124     5.825 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2725, routed)        6.505    12.330    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X60Y45         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.518     5.823    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X60Y45         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][3]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][4]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.330ns  (logic 1.565ns (12.695%)  route 10.765ns (87.305%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=8, routed)           4.260     5.701    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X53Y64         LUT2 (Prop_lut2_I0_O)        0.124     5.825 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2725, routed)        6.505    12.330    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X60Y45         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.518     5.823    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X60Y45         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][4]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][6]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.330ns  (logic 1.565ns (12.695%)  route 10.765ns (87.305%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=8, routed)           4.260     5.701    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X53Y64         LUT2 (Prop_lut2_I0_O)        0.124     5.825 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2725, routed)        6.505    12.330    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X60Y45         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.518     5.823    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X60Y45         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[6][6]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[8][0]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.330ns  (logic 1.565ns (12.695%)  route 10.765ns (87.305%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=8, routed)           4.260     5.701    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X53Y64         LUT2 (Prop_lut2_I0_O)        0.124     5.825 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2725, routed)        6.505    12.330    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X61Y45         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[8][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.518     5.823    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X61Y45         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[8][0]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[8][1]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.330ns  (logic 1.565ns (12.695%)  route 10.765ns (87.305%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=8, routed)           4.260     5.701    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X53Y64         LUT2 (Prop_lut2_I0_O)        0.124     5.825 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=2725, routed)        6.505    12.330    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X61Y45         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[8][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        1.518     5.823    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X61Y45         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[8][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.266ns (33.018%)  route 0.540ns (66.982%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=2, routed)           0.540     0.761    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X60Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.806 r  memoryMapping_inst/serialInterface_inst/currentlyDebugging_i_2/O
                         net (fo=1, routed)           0.000     0.806    memoryMapping_inst/serialInterface_inst/countTransmitCycles13_out
    SLICE_X60Y49         FDCE                                         r  memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.865     2.370    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X60Y49         FDCE                                         r  memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            CPU_Core_inst/CU/instructionReg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.282ns (28.094%)  route 0.721ns (71.906%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=39, routed)          0.721     0.957    CPU_Core_inst/ALU_inst/programmingMode_IBUF
    SLICE_X61Y59         LUT5 (Prop_lut5_I3_O)        0.045     1.002 r  CPU_Core_inst/ALU_inst/instructionReg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.002    CPU_Core_inst/CU/D[20]
    SLICE_X61Y59         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.860     2.366    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X61Y59         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[22]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[895]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.045ns (4.383%)  route 0.982ns (95.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.681     0.681    ClockGenerator/locked
    SLICE_X65Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.726 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1159, routed)        0.301     1.027    memoryMapping_inst/enable
    SLICE_X60Y52         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[895]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.863     2.368    memoryMapping_inst/internalClk_BUFG
    SLICE_X60Y52         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[895]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[896]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.045ns (4.383%)  route 0.982ns (95.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.681     0.681    ClockGenerator/locked
    SLICE_X65Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.726 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1159, routed)        0.301     1.027    memoryMapping_inst/enable
    SLICE_X60Y52         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[896]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.863     2.368    memoryMapping_inst/internalClk_BUFG
    SLICE_X60Y52         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[896]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[897]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.045ns (4.383%)  route 0.982ns (95.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.681     0.681    ClockGenerator/locked
    SLICE_X65Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.726 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1159, routed)        0.301     1.027    memoryMapping_inst/enable
    SLICE_X60Y52         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[897]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.863     2.368    memoryMapping_inst/internalClk_BUFG
    SLICE_X60Y52         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[897]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[899]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.045ns (4.383%)  route 0.982ns (95.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.681     0.681    ClockGenerator/locked
    SLICE_X65Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.726 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1159, routed)        0.301     1.027    memoryMapping_inst/enable
    SLICE_X60Y52         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[899]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.863     2.368    memoryMapping_inst/internalClk_BUFG
    SLICE_X60Y52         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[899]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            CPU_Core_inst/CU/instructionReg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.282ns (26.607%)  route 0.777ns (73.393%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=39, routed)          0.777     1.013    CPU_Core_inst/ALU_inst/programmingMode_IBUF
    SLICE_X62Y61         LUT5 (Prop_lut5_I3_O)        0.045     1.058 r  CPU_Core_inst/ALU_inst/instructionReg[21]_i_1/O
                         net (fo=1, routed)           0.000     1.058    CPU_Core_inst/CU/D[19]
    SLICE_X62Y61         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.861     2.367    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X62Y61         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[21]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[956]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.045ns (4.211%)  route 1.024ns (95.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.681     0.681    ClockGenerator/locked
    SLICE_X65Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.726 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1159, routed)        0.343     1.069    memoryMapping_inst/enable
    SLICE_X58Y51         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[956]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.863     2.368    memoryMapping_inst/internalClk_BUFG
    SLICE_X58Y51         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[956]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[957]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.045ns (4.183%)  route 1.031ns (95.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.681     0.681    ClockGenerator/locked
    SLICE_X65Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.726 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1159, routed)        0.350     1.076    memoryMapping_inst/enable
    SLICE_X58Y55         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[957]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.861     2.367    memoryMapping_inst/internalClk_BUFG
    SLICE_X58Y55         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[957]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            memoryMapping_inst/clockController_inst/alteredClkRegister_reg/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.282ns (26.090%)  route 0.798ns (73.910%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=39, routed)          0.798     1.034    memoryMapping_inst/clockController_inst/programmingMode_IBUF
    SLICE_X60Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.079 r  memoryMapping_inst/clockController_inst/alteredClkRegister_i_2/O
                         net (fo=1, routed)           0.000     1.079    memoryMapping_inst/clockController_inst/alteredClkRegister_i_2_n_0
    SLICE_X60Y67         FDCE                                         r  memoryMapping_inst/clockController_inst/alteredClkRegister_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2943, routed)        0.854     2.359    memoryMapping_inst/clockController_inst/internalClk_BUFG
    SLICE_X60Y67         FDCE                                         r  memoryMapping_inst/clockController_inst/alteredClkRegister_reg/C





