{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677549576859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677549576873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 17:59:36 2023 " "Processing started: Mon Feb 27 17:59:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677549576873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549576873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549576874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677549577697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677549577697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-a " "Found design unit 1: clock-a" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677549595020 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677549595020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549595020 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677549595068 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ams clock.vhd(31) " "Verilog HDL or VHDL warning at clock.vhd(31): object \"ams\" assigned a value but never read" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677549595068 "|clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "als clock.vhd(31) " "Verilog HDL or VHDL warning at clock.vhd(31): object \"als\" assigned a value but never read" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677549595068 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lsd clock.vhd(61) " "VHDL Process Statement warning at clock.vhd(61): signal \"lsd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595068 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "msd clock.vhd(62) " "VHDL Process Statement warning at clock.vhd(62): signal \"msd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595068 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lsd clock.vhd(80) " "VHDL Process Statement warning at clock.vhd(80): signal \"lsd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595075 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "msd clock.vhd(81) " "VHDL Process Statement warning at clock.vhd(81): signal \"msd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595075 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lsd clock.vhd(101) " "VHDL Process Statement warning at clock.vhd(101): signal \"lsd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595075 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "msd clock.vhd(102) " "VHDL Process Statement warning at clock.vhd(102): signal \"msd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595075 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lsd clock.vhd(123) " "VHDL Process Statement warning at clock.vhd(123): signal \"lsd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595077 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ls clock.vhd(125) " "VHDL Process Statement warning at clock.vhd(125): signal \"ls\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595077 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hs clock.vhd(125) " "VHDL Process Statement warning at clock.vhd(125): signal \"hs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595077 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lm clock.vhd(125) " "VHDL Process Statement warning at clock.vhd(125): signal \"lm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595077 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hm clock.vhd(125) " "VHDL Process Statement warning at clock.vhd(125): signal \"hm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595077 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh clock.vhd(125) " "VHDL Process Statement warning at clock.vhd(125): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595077 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lh clock.vhd(125) " "VHDL Process Statement warning at clock.vhd(125): signal \"lh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595077 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "am_pm clock.vhd(126) " "VHDL Process Statement warning at clock.vhd(126): signal \"am_pm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595077 "|clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "am_pm clock.vhd(120) " "VHDL Process Statement warning at clock.vhd(120): inferring latch(es) for signal or variable \"am_pm\", which holds its previous value in one or more paths through the process" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677549595077 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lsd clock.vhd(136) " "VHDL Process Statement warning at clock.vhd(136): signal \"lsd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595077 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "msd clock.vhd(137) " "VHDL Process Statement warning at clock.vhd(137): signal \"msd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595077 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lsd clock.vhd(139) " "VHDL Process Statement warning at clock.vhd(139): signal \"lsd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595077 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "msd clock.vhd(140) " "VHDL Process Statement warning at clock.vhd(140): signal \"msd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595077 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lsd clock.vhd(142) " "VHDL Process Statement warning at clock.vhd(142): signal \"lsd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595077 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "msd clock.vhd(143) " "VHDL Process Statement warning at clock.vhd(143): signal \"msd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595077 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lsd clock.vhd(146) " "VHDL Process Statement warning at clock.vhd(146): signal \"lsd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595079 "|clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alm clock.vhd(132) " "VHDL Process Statement warning at clock.vhd(132): inferring latch(es) for signal or variable \"alm\", which holds its previous value in one or more paths through the process" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677549595079 "|clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "amm clock.vhd(132) " "VHDL Process Statement warning at clock.vhd(132): inferring latch(es) for signal or variable \"amm\", which holds its previous value in one or more paths through the process" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677549595079 "|clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alh clock.vhd(132) " "VHDL Process Statement warning at clock.vhd(132): inferring latch(es) for signal or variable \"alh\", which holds its previous value in one or more paths through the process" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677549595079 "|clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "amh clock.vhd(132) " "VHDL Process Statement warning at clock.vhd(132): inferring latch(es) for signal or variable \"amh\", which holds its previous value in one or more paths through the process" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677549595079 "|clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a_am_pm clock.vhd(132) " "VHDL Process Statement warning at clock.vhd(132): inferring latch(es) for signal or variable \"a_am_pm\", which holds its previous value in one or more paths through the process" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677549595079 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hm clock.vhd(155) " "VHDL Process Statement warning at clock.vhd(155): signal \"hm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595079 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "amm clock.vhd(155) " "VHDL Process Statement warning at clock.vhd(155): signal \"amm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595079 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lm clock.vhd(155) " "VHDL Process Statement warning at clock.vhd(155): signal \"lm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595079 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alm clock.vhd(155) " "VHDL Process Statement warning at clock.vhd(155): signal \"alm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595079 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh clock.vhd(155) " "VHDL Process Statement warning at clock.vhd(155): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595079 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "amh clock.vhd(155) " "VHDL Process Statement warning at clock.vhd(155): signal \"amh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595079 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lh clock.vhd(155) " "VHDL Process Statement warning at clock.vhd(155): signal \"lh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595081 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alh clock.vhd(155) " "VHDL Process Statement warning at clock.vhd(155): signal \"alh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595081 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "am_pm clock.vhd(155) " "VHDL Process Statement warning at clock.vhd(155): signal \"am_pm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595081 "|clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_am_pm clock.vhd(155) " "VHDL Process Statement warning at clock.vhd(155): signal \"a_am_pm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677549595081 "|clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_am_pm clock.vhd(132) " "Inferred latch for \"a_am_pm\" at clock.vhd(132)" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549595082 "|clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "amh\[0\] clock.vhd(132) " "Inferred latch for \"amh\[0\]\" at clock.vhd(132)" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549595085 "|clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "amh\[1\] clock.vhd(132) " "Inferred latch for \"amh\[1\]\" at clock.vhd(132)" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549595085 "|clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "amh\[2\] clock.vhd(132) " "Inferred latch for \"amh\[2\]\" at clock.vhd(132)" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549595085 "|clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "amh\[3\] clock.vhd(132) " "Inferred latch for \"amh\[3\]\" at clock.vhd(132)" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549595085 "|clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alh\[0\] clock.vhd(132) " "Inferred latch for \"alh\[0\]\" at clock.vhd(132)" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549595085 "|clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alh\[1\] clock.vhd(132) " "Inferred latch for \"alh\[1\]\" at clock.vhd(132)" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549595085 "|clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alh\[2\] clock.vhd(132) " "Inferred latch for \"alh\[2\]\" at clock.vhd(132)" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549595085 "|clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alh\[3\] clock.vhd(132) " "Inferred latch for \"alh\[3\]\" at clock.vhd(132)" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549595085 "|clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "amm\[0\] clock.vhd(132) " "Inferred latch for \"amm\[0\]\" at clock.vhd(132)" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549595085 "|clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "amm\[1\] clock.vhd(132) " "Inferred latch for \"amm\[1\]\" at clock.vhd(132)" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549595085 "|clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "amm\[2\] clock.vhd(132) " "Inferred latch for \"amm\[2\]\" at clock.vhd(132)" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549595085 "|clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "amm\[3\] clock.vhd(132) " "Inferred latch for \"amm\[3\]\" at clock.vhd(132)" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549595085 "|clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alm\[0\] clock.vhd(132) " "Inferred latch for \"alm\[0\]\" at clock.vhd(132)" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549595085 "|clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alm\[1\] clock.vhd(132) " "Inferred latch for \"alm\[1\]\" at clock.vhd(132)" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549595085 "|clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alm\[2\] clock.vhd(132) " "Inferred latch for \"alm\[2\]\" at clock.vhd(132)" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549595085 "|clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alm\[3\] clock.vhd(132) " "Inferred latch for \"alm\[3\]\" at clock.vhd(132)" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549595085 "|clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "am_pm clock.vhd(120) " "Inferred latch for \"am_pm\" at clock.vhd(120)" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549595085 "|clock"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "am_pm " "Latch am_pm has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY3 " "Ports D and ENA on the latch are fed by the same signal KEY3" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677549595821 ""}  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677549595821 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hm\[0\] hm\[0\]~_emulated hm\[0\]~1 " "Register \"hm\[0\]\" is converted into an equivalent circuit using register \"hm\[0\]~_emulated\" and latch \"hm\[0\]~1\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|hm[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hm\[1\] hm\[1\]~_emulated hm\[1\]~5 " "Register \"hm\[1\]\" is converted into an equivalent circuit using register \"hm\[1\]~_emulated\" and latch \"hm\[1\]~5\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|hm[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hm\[2\] hm\[2\]~_emulated hm\[2\]~9 " "Register \"hm\[2\]\" is converted into an equivalent circuit using register \"hm\[2\]~_emulated\" and latch \"hm\[2\]~9\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|hm[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hm\[3\] hm\[3\]~_emulated hm\[3\]~13 " "Register \"hm\[3\]\" is converted into an equivalent circuit using register \"hm\[3\]~_emulated\" and latch \"hm\[3\]~13\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|hm[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lm\[0\] lm\[0\]~_emulated lm\[0\]~1 " "Register \"lm\[0\]\" is converted into an equivalent circuit using register \"lm\[0\]~_emulated\" and latch \"lm\[0\]~1\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|lm[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lm\[1\] lm\[1\]~_emulated lm\[1\]~5 " "Register \"lm\[1\]\" is converted into an equivalent circuit using register \"lm\[1\]~_emulated\" and latch \"lm\[1\]~5\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|lm[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lm\[2\] lm\[2\]~_emulated lm\[2\]~9 " "Register \"lm\[2\]\" is converted into an equivalent circuit using register \"lm\[2\]~_emulated\" and latch \"lm\[2\]~9\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|lm[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lm\[3\] lm\[3\]~_emulated lm\[3\]~13 " "Register \"lm\[3\]\" is converted into an equivalent circuit using register \"lm\[3\]~_emulated\" and latch \"lm\[3\]~13\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 79 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|lm[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hh\[0\] hh\[0\]~_emulated hh\[0\]~1 " "Register \"hh\[0\]\" is converted into an equivalent circuit using register \"hh\[0\]~_emulated\" and latch \"hh\[0\]~1\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 100 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|hh[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hh\[1\] hh\[1\]~_emulated hh\[1\]~5 " "Register \"hh\[1\]\" is converted into an equivalent circuit using register \"hh\[1\]~_emulated\" and latch \"hh\[1\]~5\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 100 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|hh[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hh\[2\] hh\[2\]~_emulated hh\[2\]~9 " "Register \"hh\[2\]\" is converted into an equivalent circuit using register \"hh\[2\]~_emulated\" and latch \"hh\[2\]~9\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 100 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|hh[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hh\[3\] hh\[3\]~_emulated hh\[3\]~13 " "Register \"hh\[3\]\" is converted into an equivalent circuit using register \"hh\[3\]~_emulated\" and latch \"hh\[3\]~13\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 100 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|hh[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lh\[0\] lh\[0\]~_emulated lh\[0\]~1 " "Register \"lh\[0\]\" is converted into an equivalent circuit using register \"lh\[0\]~_emulated\" and latch \"lh\[0\]~1\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 100 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|lh[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lh\[1\] lh\[1\]~_emulated lh\[1\]~5 " "Register \"lh\[1\]\" is converted into an equivalent circuit using register \"lh\[1\]~_emulated\" and latch \"lh\[1\]~5\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 100 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|lh[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lh\[2\] lh\[2\]~_emulated lh\[2\]~9 " "Register \"lh\[2\]\" is converted into an equivalent circuit using register \"lh\[2\]~_emulated\" and latch \"lh\[2\]~9\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 100 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|lh[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lh\[3\] lh\[3\]~_emulated lh\[3\]~13 " "Register \"lh\[3\]\" is converted into an equivalent circuit using register \"lh\[3\]~_emulated\" and latch \"lh\[3\]~13\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 100 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|lh[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hs\[0\] hs\[0\]~_emulated hs\[0\]~1 " "Register \"hs\[0\]\" is converted into an equivalent circuit using register \"hs\[0\]~_emulated\" and latch \"hs\[0\]~1\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|hs[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hs\[1\] hs\[1\]~_emulated hs\[1\]~5 " "Register \"hs\[1\]\" is converted into an equivalent circuit using register \"hs\[1\]~_emulated\" and latch \"hs\[1\]~5\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|hs[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hs\[2\] hs\[2\]~_emulated hs\[2\]~9 " "Register \"hs\[2\]\" is converted into an equivalent circuit using register \"hs\[2\]~_emulated\" and latch \"hs\[2\]~9\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|hs[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hs\[3\] hs\[3\]~_emulated hs\[3\]~13 " "Register \"hs\[3\]\" is converted into an equivalent circuit using register \"hs\[3\]~_emulated\" and latch \"hs\[3\]~13\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|hs[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ls\[0\] ls\[0\]~_emulated ls\[0\]~1 " "Register \"ls\[0\]\" is converted into an equivalent circuit using register \"ls\[0\]~_emulated\" and latch \"ls\[0\]~1\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|ls[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ls\[1\] ls\[1\]~_emulated ls\[1\]~5 " "Register \"ls\[1\]\" is converted into an equivalent circuit using register \"ls\[1\]~_emulated\" and latch \"ls\[1\]~5\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|ls[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ls\[2\] ls\[2\]~_emulated ls\[2\]~9 " "Register \"ls\[2\]\" is converted into an equivalent circuit using register \"ls\[2\]~_emulated\" and latch \"ls\[2\]~9\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|ls[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ls\[3\] ls\[3\]~_emulated ls\[3\]~13 " "Register \"ls\[3\]\" is converted into an equivalent circuit using register \"ls\[3\]~_emulated\" and latch \"ls\[3\]~13\"" {  } { { "clock.vhd" "" { Text "C:/Users/fishr/Documents/UBC/CPEN 312/Lab 3/clock.vhd" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677549595822 "|clock|ls[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1677549595822 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677549596014 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677549596519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677549596519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "265 " "Implemented 265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677549596604 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677549596604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "207 " "Implemented 207 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677549596604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677549596604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677549596636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 17:59:56 2023 " "Processing ended: Mon Feb 27 17:59:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677549596636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677549596636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677549596636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677549596636 ""}
