\doxysection{system\+\_\+stm32g4xx.\+c}
\hypertarget{system__stm32g4xx_8c_source}{}\label{system__stm32g4xx_8c_source}\index{C:/Users/thier/OneDrive/Bureau/.git/NUCLEO-\/G474RET6-\/Inverter\_Pinout/NUCLEO-\/G474RET6-\/Inverter\_Pinout/Core/Src/system\_stm32g4xx.c@{C:/Users/thier/OneDrive/Bureau/.git/NUCLEO-\/G474RET6-\/Inverter\_Pinout/NUCLEO-\/G474RET6-\/Inverter\_Pinout/Core/Src/system\_stm32g4xx.c}}
\mbox{\hyperlink{system__stm32g4xx_8c}{Aller Ã  la documentation de ce fichier.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00078}00078\ \textcolor{preprocessor}{\#include\ "{}stm32g4xx.h"{}}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00079}00079\ }
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00080}00080\ \textcolor{preprocessor}{\#if\ !defined\ \ (HSE\_VALUE)}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00081}\mbox{\hyperlink{group___s_t_m32_g4xx___system___private___includes_gaeafcff4f57440c60e64812dddd13e7cb}{00081}}\ \textcolor{preprocessor}{\ \ \#define\ HSE\_VALUE\ \ \ \ \ 24000000U\ }}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00082}00082\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSE\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00083}00083\ }
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00084}00084\ \textcolor{preprocessor}{\#if\ !defined\ \ (HSI\_VALUE)}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00085}\mbox{\hyperlink{group___s_t_m32_g4xx___system___private___includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{00085}}\ \textcolor{preprocessor}{\ \ \#define\ HSI\_VALUE\ \ \ \ 16000000U\ }}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00086}00086\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSI\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00087}00087\ }
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00104}00104\ \textcolor{comment}{/*************************\ Miscellaneous\ Configuration\ ************************/}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00105}00105\ \textcolor{comment}{/*\ Note:\ Following\ vector\ table\ addresses\ must\ be\ defined\ in\ line\ with\ linker}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00106}00106\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ configuration.\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00110}00110\ \textcolor{comment}{/*\ \#define\ USER\_VECT\_TAB\_ADDRESS\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00111}00111\ }
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00112}00112\ \textcolor{preprocessor}{\#if\ defined(USER\_VECT\_TAB\_ADDRESS)}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00115}00115\ \textcolor{comment}{/*\ \#define\ VECT\_TAB\_SRAM\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00116}00116\ \textcolor{preprocessor}{\#if\ defined(VECT\_TAB\_SRAM)}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00117}00117\ \textcolor{preprocessor}{\#define\ VECT\_TAB\_BASE\_ADDRESS\ \ \ SRAM\_BASE\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00119}00119\ \textcolor{preprocessor}{\#define\ VECT\_TAB\_OFFSET\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00121}00121\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00122}00122\ \textcolor{preprocessor}{\#define\ VECT\_TAB\_BASE\_ADDRESS\ \ \ FLASH\_BASE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00124}00124\ \textcolor{preprocessor}{\#define\ VECT\_TAB\_OFFSET\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00126}00126\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ VECT\_TAB\_SRAM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00127}00127\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USER\_VECT\_TAB\_ADDRESS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00128}00128\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00144}00144\ \ \ \textcolor{comment}{/*\ The\ SystemCoreClock\ variable\ is\ updated\ in\ three\ ways:}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00145}00145\ \textcolor{comment}{\ \ \ \ \ \ 1)\ by\ calling\ CMSIS\ function\ SystemCoreClockUpdate()}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00146}00146\ \textcolor{comment}{\ \ \ \ \ \ 2)\ by\ calling\ HAL\ API\ function\ HAL\_RCC\_GetHCLKFreq()}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00147}00147\ \textcolor{comment}{\ \ \ \ \ \ 3)\ each\ time\ HAL\_RCC\_ClockConfig()\ is\ called\ to\ configure\ the\ system\ clock\ frequency}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00148}00148\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ Note:\ If\ you\ use\ this\ function\ to\ configure\ the\ system\ clock;\ then\ there}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00149}00149\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ is\ no\ need\ to\ call\ the\ 2\ first\ functions\ listed\ above,\ since\ SystemCoreClock}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00150}00150\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ variable\ is\ updated\ automatically.}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00151}00151\ \textcolor{comment}{\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00152}\mbox{\hyperlink{group___s_t_m32_g4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{00152}}\ \ \ uint32\_t\ \mbox{\hyperlink{group___s_t_m32_g4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{group___s_t_m32_g4xx___system___private___includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00153}00153\ }
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00154}\mbox{\hyperlink{group___s_t_m32_g4xx___system___private___variables_ga6e1d9cd666f0eacbfde31e9932a93466}{00154}}\ \ \ \textcolor{keyword}{const}\ uint8\_t\ \mbox{\hyperlink{group___s_t_m32_g4xx___system___private___variables_ga6e1d9cd666f0eacbfde31e9932a93466}{AHBPrescTable}}[16]\ =\ \{0U,\ 0U,\ 0U,\ 0U,\ 0U,\ 0U,\ 0U,\ 0U,\ 1U,\ 2U,\ 3U,\ 4U,\ 6U,\ 7U,\ 8U,\ 9U\};}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00155}\mbox{\hyperlink{group___s_t_m32_g4xx___system___private___variables_ga5b4f8b768465842cf854a8f993b375e9}{00155}}\ \ \ \textcolor{keyword}{const}\ uint8\_t\ \mbox{\hyperlink{group___s_t_m32_g4xx___system___private___variables_ga5b4f8b768465842cf854a8f993b375e9}{APBPrescTable}}[8]\ =\ \ \{0U,\ 0U,\ 0U,\ 0U,\ 1U,\ 2U,\ 3U,\ 4U\};}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00156}00156\ }
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00179}\mbox{\hyperlink{group___s_t_m32_g4xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}{00179}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_g4xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}{SystemInit}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00180}00180\ \{}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00181}00181\ \ \ \textcolor{comment}{/*\ FPU\ settings\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00182}00182\ \textcolor{preprocessor}{\ \ \#if\ (\_\_FPU\_PRESENT\ ==\ 1)\ \&\&\ (\_\_FPU\_USED\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00183}00183\ \ \ \ \ SCB-\/>CPACR\ |=\ ((3UL\ <<\ (10*2))|(3UL\ <<\ (11*2)));\ \ \textcolor{comment}{/*\ set\ CP10\ and\ CP11\ Full\ Access\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00184}00184\ \textcolor{preprocessor}{\ \ \#endif}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00185}00185\ }
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00186}00186\ \ \ \textcolor{comment}{/*\ Configure\ the\ Vector\ Table\ location\ add\ offset\ address\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00187}00187\ \textcolor{preprocessor}{\#if\ defined(USER\_VECT\_TAB\_ADDRESS)}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00188}00188\ \ \ SCB-\/>VTOR\ =\ VECT\_TAB\_BASE\_ADDRESS\ |\ VECT\_TAB\_OFFSET;\ \textcolor{comment}{/*\ Vector\ Table\ Relocation\ in\ Internal\ SRAM\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00189}00189\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USER\_VECT\_TAB\_ADDRESS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00190}00190\ \}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00191}00191\ }
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00228}\mbox{\hyperlink{group___s_t_m32_g4xx___system___private___functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{00228}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_g4xx___system___private___functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{SystemCoreClockUpdate}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00229}00229\ \{}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00230}00230\ \ \ uint32\_t\ tmp,\ pllvco,\ pllr,\ pllsource,\ pllm;}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00231}00231\ }
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00232}00232\ \ \ \textcolor{comment}{/*\ Get\ SYSCLK\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00233}00233\ \ \ \textcolor{keywordflow}{switch}\ (RCC-\/>CFGR\ \&\ RCC\_CFGR\_SWS)}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00234}00234\ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00235}00235\ \ \ \ \ \textcolor{keywordflow}{case}\ 0x04:\ \ \textcolor{comment}{/*\ HSI\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00236}00236\ \ \ \ \ \ \ \mbox{\hyperlink{group___s_t_m32_g4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{group___s_t_m32_g4xx___system___private___includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00237}00237\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00238}00238\ }
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00239}00239\ \ \ \ \ \textcolor{keywordflow}{case}\ 0x08:\ \ \textcolor{comment}{/*\ HSE\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00240}00240\ \ \ \ \ \ \ \mbox{\hyperlink{group___s_t_m32_g4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{group___s_t_m32_g4xx___system___private___includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00241}00241\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00242}00242\ }
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00243}00243\ \ \ \ \ \textcolor{keywordflow}{case}\ 0x0C:\ \ \textcolor{comment}{/*\ PLL\ used\ as\ system\ clock\ \ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00244}00244\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ =\ (HSE\_VALUE\ or\ HSI\_VALUE\ /\ PLLM)\ *\ PLLN}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00245}00245\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ SYSCLK\ =\ PLL\_VCO\ /\ PLLR}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00246}00246\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00247}00247\ \ \ \ \ \ \ pllsource\ =\ (RCC-\/>PLLCFGR\ \&\ RCC\_PLLCFGR\_PLLSRC);}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00248}00248\ \ \ \ \ \ \ pllm\ =\ ((RCC-\/>PLLCFGR\ \&\ RCC\_PLLCFGR\_PLLM)\ >>\ 4)\ +\ 1U\ ;}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00249}00249\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (pllsource\ ==\ 0x02UL)\ \textcolor{comment}{/*\ HSI\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00250}00250\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00251}00251\ \ \ \ \ \ \ \ \ pllvco\ =\ (\mbox{\hyperlink{group___s_t_m32_g4xx___system___private___includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ pllm);}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00252}00252\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00253}00253\ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ HSE\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00254}00254\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00255}00255\ \ \ \ \ \ \ \ \ pllvco\ =\ (\mbox{\hyperlink{group___s_t_m32_g4xx___system___private___includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ pllm);}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00256}00256\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00257}00257\ \ \ \ \ \ \ pllvco\ =\ pllvco\ *\ ((RCC-\/>PLLCFGR\ \&\ RCC\_PLLCFGR\_PLLN)\ >>\ 8);}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00258}00258\ \ \ \ \ \ \ pllr\ =\ (((RCC-\/>PLLCFGR\ \&\ RCC\_PLLCFGR\_PLLR)\ >>\ 25)\ +\ 1U)\ *\ 2U;}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00259}00259\ \ \ \ \ \ \ \mbox{\hyperlink{group___s_t_m32_g4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ pllvco/pllr;}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00260}00260\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00261}00261\ }
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00262}00262\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00263}00263\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00264}00264\ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00265}00265\ \ \ \textcolor{comment}{/*\ Compute\ HCLK\ clock\ frequency\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00266}00266\ \ \ \textcolor{comment}{/*\ Get\ HCLK\ prescaler\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00267}00267\ \ \ tmp\ =\ \mbox{\hyperlink{group___s_t_m32_g4xx___system___private___variables_ga6e1d9cd666f0eacbfde31e9932a93466}{AHBPrescTable}}[((RCC-\/>CFGR\ \&\ RCC\_CFGR\_HPRE)\ >>\ 4)];}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00268}00268\ \ \ \textcolor{comment}{/*\ HCLK\ clock\ frequency\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00269}00269\ \ \ \mbox{\hyperlink{group___s_t_m32_g4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ >>=\ tmp;}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00270}00270\ \}}
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00271}00271\ }
\DoxyCodeLine{\Hypertarget{system__stm32g4xx_8c_source_l00272}00272\ }

\end{DoxyCode}
