<profile>

<section name = "Vitis HLS Report for 'svm_Pipeline_VITIS_LOOP_22_23'" level="0">
<item name = "Date">Mon May 12 21:46:08 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">svm</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.165 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">67, 67, 0.335 us, 0.335 us, 67, 67, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_22_2">65, 65, 15, 3, 1, 18, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 63, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 20, -</column>
<column name="Memory">16, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 101, -</column>
<column name="Register">-, -, 257, 32, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">1, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_42_32_1_1_U38">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="p_ZL11sup_vectors_3_U">svm_Pipeline_VITIS_LOOP_22_23_p_ZL11sup_vectors_3_ROM_AUTO_1R, 16, 0, 0, 0, 5616, 32, 1, 179712</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln22_fu_192_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln25_1_fu_207_p2">+, 0, 0, 20, 13, 13</column>
<column name="add_ln25_fu_201_p2">+, 0, 0, 20, 13, 9</column>
<column name="icmp_ln22_fu_186_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_1">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_norma_load_1">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_phi_mul5_load">9, 2, 13, 26</column>
<column name="j_fu_70">9, 2, 5, 10</column>
<column name="norma_fu_66">9, 2, 32, 64</column>
<column name="phi_mul5_fu_62">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="diff_1_reg_364">32, 0, 32, 0</column>
<column name="diff_reg_358">32, 0, 32, 0</column>
<column name="icmp_ln22_reg_314">1, 0, 1, 0</column>
<column name="j_fu_70">5, 0, 5, 0</column>
<column name="norma_fu_66">32, 0, 32, 0</column>
<column name="p_ZL11sup_vectors_3_load_reg_353">32, 0, 32, 0</column>
<column name="phi_mul5_fu_62">13, 0, 13, 0</column>
<column name="tmp_8_reg_348">32, 0, 32, 0</column>
<column name="trunc_ln25_reg_323">2, 0, 2, 0</column>
<column name="icmp_ln22_reg_314">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, svm_Pipeline_VITIS_LOOP_22_23, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, svm_Pipeline_VITIS_LOOP_22_23, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, svm_Pipeline_VITIS_LOOP_22_23, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, svm_Pipeline_VITIS_LOOP_22_23, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, svm_Pipeline_VITIS_LOOP_22_23, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, svm_Pipeline_VITIS_LOOP_22_23, return value</column>
<column name="grp_fu_250_p_din0">out, 32, ap_ctrl_hs, svm_Pipeline_VITIS_LOOP_22_23, return value</column>
<column name="grp_fu_250_p_din1">out, 32, ap_ctrl_hs, svm_Pipeline_VITIS_LOOP_22_23, return value</column>
<column name="grp_fu_250_p_opcode">out, 1, ap_ctrl_hs, svm_Pipeline_VITIS_LOOP_22_23, return value</column>
<column name="grp_fu_250_p_dout0">in, 32, ap_ctrl_hs, svm_Pipeline_VITIS_LOOP_22_23, return value</column>
<column name="grp_fu_250_p_ce">out, 1, ap_ctrl_hs, svm_Pipeline_VITIS_LOOP_22_23, return value</column>
<column name="grp_fu_1054_p_din0">out, 32, ap_ctrl_hs, svm_Pipeline_VITIS_LOOP_22_23, return value</column>
<column name="grp_fu_1054_p_din1">out, 32, ap_ctrl_hs, svm_Pipeline_VITIS_LOOP_22_23, return value</column>
<column name="grp_fu_1054_p_opcode">out, 2, ap_ctrl_hs, svm_Pipeline_VITIS_LOOP_22_23, return value</column>
<column name="grp_fu_1054_p_dout0">in, 32, ap_ctrl_hs, svm_Pipeline_VITIS_LOOP_22_23, return value</column>
<column name="grp_fu_1054_p_ce">out, 1, ap_ctrl_hs, svm_Pipeline_VITIS_LOOP_22_23, return value</column>
<column name="grp_fu_1058_p_din0">out, 32, ap_ctrl_hs, svm_Pipeline_VITIS_LOOP_22_23, return value</column>
<column name="grp_fu_1058_p_din1">out, 32, ap_ctrl_hs, svm_Pipeline_VITIS_LOOP_22_23, return value</column>
<column name="grp_fu_1058_p_dout0">in, 32, ap_ctrl_hs, svm_Pipeline_VITIS_LOOP_22_23, return value</column>
<column name="grp_fu_1058_p_ce">out, 1, ap_ctrl_hs, svm_Pipeline_VITIS_LOOP_22_23, return value</column>
<column name="zext_ln22">in, 9, ap_none, zext_ln22, scalar</column>
<column name="test_vector_0_address0">out, 3, ap_memory, test_vector_0, array</column>
<column name="test_vector_0_ce0">out, 1, ap_memory, test_vector_0, array</column>
<column name="test_vector_0_q0">in, 32, ap_memory, test_vector_0, array</column>
<column name="test_vector_1_address0">out, 3, ap_memory, test_vector_1, array</column>
<column name="test_vector_1_ce0">out, 1, ap_memory, test_vector_1, array</column>
<column name="test_vector_1_q0">in, 32, ap_memory, test_vector_1, array</column>
<column name="test_vector_2_address0">out, 3, ap_memory, test_vector_2, array</column>
<column name="test_vector_2_ce0">out, 1, ap_memory, test_vector_2, array</column>
<column name="test_vector_2_q0">in, 32, ap_memory, test_vector_2, array</column>
<column name="test_vector_3_address0">out, 3, ap_memory, test_vector_3, array</column>
<column name="test_vector_3_ce0">out, 1, ap_memory, test_vector_3, array</column>
<column name="test_vector_3_q0">in, 32, ap_memory, test_vector_3, array</column>
<column name="norma_6_out">out, 32, ap_vld, norma_6_out, pointer</column>
<column name="norma_6_out_ap_vld">out, 1, ap_vld, norma_6_out, pointer</column>
</table>
</item>
</section>
</profile>
