#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Dec 04 23:13:49 2020
# Process ID: 1936
# Log file: Y:/Users/ammaralfaifi/projects/verilog/proj_201840840_06/proj/planAhead_run_1/planAhead.log
# Journal file: Y:/Users/ammaralfaifi/projects/verilog/proj_201840840_06/proj/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source Y:/Users/ammaralfaifi/projects/verilog/proj_201840840_06/proj/pa.fromHdl.tcl
# create_project -name proj -dir "Y:/Users/ammaralfaifi/projects/verilog/proj_201840840_06/proj/planAhead_run_1" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "timer.ucf" [current_fileset -constrset]
Adding file 'Y:/Users/ammaralfaifi/projects/verilog/proj_201840840_06/proj/timer.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {onehz.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mod10.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mod06.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DownCounter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DISP7SEG.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {timer.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top timer $srcset
# add_files [list {timer.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "Y:/Users/ammaralfaifi/projects/verilog/proj_201840840_06/proj/onehz.v" into library work
Analyzing Verilog file "Y:/Users/ammaralfaifi/projects/verilog/proj_201840840_06/proj/mod10.v" into library work
Analyzing Verilog file "Y:/Users/ammaralfaifi/projects/verilog/proj_201840840_06/proj/mod06.v" into library work
Analyzing Verilog file "Y:/Users/ammaralfaifi/projects/verilog/proj_201840840_06/proj/DownCounter.v" into library work
Analyzing Verilog file "Y:/Users/ammaralfaifi/projects/verilog/proj_201840840_06/proj/DISP7SEG.v" into library work
Analyzing Verilog file "Y:/Users/ammaralfaifi/projects/verilog/proj_201840840_06/proj/timer.v" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [Y:/Users/ammaralfaifi/projects/verilog/proj_201840840_06/proj/timer.ucf]
Finished Parsing UCF File [Y:/Users/ammaralfaifi/projects/verilog/proj_201840840_06/proj/timer.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: cdbc97bb
open_rtl_design: Time (s): elapsed = 00:00:18 . Memory (MB): peak = 595.309 ; gain = 139.965
update_compile_order -fileset sim_1
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
save_constraints
