

================================================================
== Vitis HLS Report for 'ethernet_remover'
================================================================
* Date:           Wed Nov  3 14:22:42 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        PKT_HANDLER_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  3.067 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.200 ns|  6.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.06>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %m_axis_V_dest_V, i1 %m_axis_V_last_V, i64 %m_axis_V_strb_V, i64 %m_axis_V_keep_V, i512 %m_axis_V_data_V, void @empty_0, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%er_fsm_state_load = load i2 %er_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:64]   --->   Operation 10 'load' 'er_fsm_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512 %prevWord_data_V"   --->   Operation 11 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i64 %prevWord_keep_V"   --->   Operation 12 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sendWord_dest_V_1 = load i3 %prevWord_dest_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:118]   --->   Operation 13 'load' 'sendWord_dest_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "%switch_ln64 = switch i2 %er_fsm_state_load, void %._crit_edge.i, i2 0, void, i2 1, void, i2 2, void, i2 3, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:64]   --->   Operation 14 'switch' 'switch_ln64' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 15 [1/1] (0.45ns)   --->   "%br_ln147 = br void %._crit_edge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:147]   --->   Operation 15 'br' 'br_ln147' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.45>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %eth_level_pkt, i32 1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 16 'nbreadreq' 'tmp_1_i' <Predicate = (er_fsm_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 17 [1/1] (0.45ns)   --->   "%br_ln111 = br i1 %tmp_1_i, void %._crit_edge.i, void %_ifconv1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:111]   --->   Operation 17 'br' 'br_ln111' <Predicate = (er_fsm_state_load == 2)> <Delay = 0.45>
ST_1 : Operation 18 [1/1] (1.45ns)   --->   "%eth_level_pkt_read_2 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %eth_level_pkt" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'read' 'eth_level_pkt_read_2' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i1024 %eth_level_pkt_read_2" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'trunc' 'currWord_data_V' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %eth_level_pkt_read_2, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'partselect' 'currWord_keep_V' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%currWord_last_V_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %eth_level_pkt_read_2, i32 576" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'bitselect' 'currWord_last_V_4' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%currWord_dest_V_1 = partselect i3 @_ssdm_op_PartSelect.i3.i1024.i32.i32, i1024 %eth_level_pkt_read_2, i32 584, i32 586" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'currWord_dest_V_1' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i1024 %eth_level_pkt_read_2"   --->   Operation 23 'trunc' 'trunc_ln674' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_4_i = partselect i14 @_ssdm_op_PartSelect.i14.i1024.i32.i32, i1024 %eth_level_pkt_read_2, i32 512, i32 525"   --->   Operation 24 'partselect' 'p_Result_4_i' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %eth_level_pkt_read_2, i32 526"   --->   Operation 25 'bitselect' 'tmp_22' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node sendWord_last_V_5)   --->   "%p_Result_s = xor i1 %tmp_22, i1 1"   --->   Operation 26 'xor' 'p_Result_s' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.27ns)   --->   "%select_ln121 = select i1 %tmp_22, i2 3, i2 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:121]   --->   Operation 27 'select' 'select_ln121' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.12ns) (out node of the LUT)   --->   "%sendWord_last_V_5 = and i1 %currWord_last_V_4, i1 %p_Result_s" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'and' 'sendWord_last_V_5' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln134 = store i512 %currWord_data_V, i512 %prevWord_data_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:134]   --->   Operation 29 'store' 'store_ln134' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln134 = store i64 %currWord_keep_V, i64 %prevWord_keep_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:134]   --->   Operation 30 'store' 'store_ln134' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln134 = store i3 %currWord_dest_V_1, i3 %prevWord_dest_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:134]   --->   Operation 31 'store' 'store_ln134' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.45ns)   --->   "%br_ln136 = br void %._crit_edge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:136]   --->   Operation 32 'br' 'br_ln136' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.45>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_i_16 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %eth_level_pkt, i32 1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 33 'nbreadreq' 'tmp_i_16' <Predicate = (er_fsm_state_load == 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 34 [1/1] (0.45ns)   --->   "%br_ln98 = br i1 %tmp_i_16, void %._crit_edge.i, void %._crit_edge5.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:98]   --->   Operation 34 'br' 'br_ln98' <Predicate = (er_fsm_state_load == 1)> <Delay = 0.45>
ST_1 : Operation 35 [1/1] (1.45ns)   --->   "%eth_level_pkt_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %eth_level_pkt" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'eth_level_pkt_read_1' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i1024 %eth_level_pkt_read_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'trunc' 'tmp_17' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %eth_level_pkt_read_1, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'partselect' 'tmp_18' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %eth_level_pkt_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'bitselect' 'currWord_last_V' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i3 @_ssdm_op_PartSelect.i3.i1024.i32.i32, i1024 %eth_level_pkt_read_1, i32 584, i32 586" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'partselect' 'tmp_20' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.45ns)   --->   "%br_ln108 = br void %._crit_edge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:108]   --->   Operation 40 'br' 'br_ln108' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.45>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %eth_level_pkt, i32 1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 41 'nbreadreq' 'tmp_i' <Predicate = (er_fsm_state_load == 0)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 42 [1/1] (0.45ns)   --->   "%br_ln66 = br i1 %tmp_i, void %._crit_edge.i, void %_ifconv" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:66]   --->   Operation 42 'br' 'br_ln66' <Predicate = (er_fsm_state_load == 0)> <Delay = 0.45>
ST_1 : Operation 43 [1/1] (1.45ns)   --->   "%eth_level_pkt_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %eth_level_pkt" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'read' 'eth_level_pkt_read' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sendWord_data_V_3 = trunc i1024 %eth_level_pkt_read" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'trunc' 'sendWord_data_V_3' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sendWord_keep_V_4 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %eth_level_pkt_read, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'partselect' 'sendWord_keep_V_4' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sendWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %eth_level_pkt_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'bitselect' 'sendWord_last_V' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sendWord_dest_V = partselect i3 @_ssdm_op_PartSelect.i3.i1024.i32.i32, i1024 %eth_level_pkt_read, i32 584, i32 586" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'partselect' 'sendWord_dest_V' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.49ns)   --->   "%icmp_ln1049 = icmp_eq  i3 %sendWord_dest_V, i3 0"   --->   Operation 48 'icmp' 'icmp_ln1049' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i400 @_ssdm_op_PartSelect.i400.i1024.i32.i32, i1024 %eth_level_pkt_read, i32 112, i32 511"   --->   Operation 49 'partselect' 'p_Result_1' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln414_2 = zext i400 %p_Result_1"   --->   Operation 50 'zext' 'zext_ln414_2' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i50 @_ssdm_op_PartSelect.i50.i1024.i32.i32, i1024 %eth_level_pkt_read, i32 526, i32 575"   --->   Operation 51 'partselect' 'p_Result_2' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln414_3 = zext i50 %p_Result_2"   --->   Operation 52 'zext' 'zext_ln414_3' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.27ns)   --->   "%select_ln1049 = select i1 %icmp_ln1049, i2 1, i2 2"   --->   Operation 53 'select' 'select_ln1049' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.57ns)   --->   "%sendWord_data_V = select i1 %icmp_ln1049, i512 %sendWord_data_V_3, i512 %zext_ln414_2"   --->   Operation 54 'select' 'sendWord_data_V' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.41ns)   --->   "%sendWord_keep_V = select i1 %icmp_ln1049, i64 %sendWord_keep_V_4, i64 %zext_ln414_3"   --->   Operation 55 'select' 'sendWord_keep_V' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node sendWord_last_V_4)   --->   "%xor_ln1049 = xor i1 %icmp_ln1049, i1 1"   --->   Operation 56 'xor' 'xor_ln1049' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.12ns) (out node of the LUT)   --->   "%sendWord_last_V_4 = or i1 %sendWord_last_V, i1 %xor_ln1049"   --->   Operation 57 'or' 'sendWord_last_V_4' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %sendWord_last_V, void, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:86]   --->   Operation 58 'br' 'br_ln86' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln1049, void %._crit_edge3.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:90]   --->   Operation 59 'br' 'br_ln90' <Predicate = (er_fsm_state_load == 0 & tmp_i & !sendWord_last_V)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (er_fsm_state_load == 0 & tmp_i & !sendWord_last_V)> <Delay = 0.38>
ST_1 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln89 = br void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:89]   --->   Operation 61 'br' 'br_ln89' <Predicate = (er_fsm_state_load == 0 & tmp_i & sendWord_last_V)> <Delay = 0.38>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%er_fsm_state_new_0_i = phi i2 0, void, i2 %select_ln1049, void %._crit_edge3.i"   --->   Operation 62 'phi' 'er_fsm_state_new_0_i' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln94 = store i512 %sendWord_data_V_3, i512 %prevWord_data_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:94]   --->   Operation 63 'store' 'store_ln94' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.38>
ST_1 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln94 = store i64 %sendWord_keep_V_4, i64 %prevWord_keep_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:94]   --->   Operation 64 'store' 'store_ln94' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.38>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln94 = store i3 %sendWord_dest_V, i3 %prevWord_dest_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:94]   --->   Operation 65 'store' 'store_ln94' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.45ns)   --->   "%br_ln95 = br void %._crit_edge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:95]   --->   Operation 66 'br' 'br_ln95' <Predicate = (er_fsm_state_load == 0 & tmp_i)> <Delay = 0.45>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%er_fsm_state_flag_6_i = phi i1 0, void %entry, i1 1, void, i1 1, void, i1 0, void, i1 %currWord_last_V, void %._crit_edge5.i, i1 0, void, i1 %currWord_last_V_4, void %_ifconv1, i1 0, void"   --->   Operation 67 'phi' 'er_fsm_state_flag_6_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%er_fsm_state_new_6_i = phi i2 0, void %entry, i2 0, void, i2 %er_fsm_state_new_0_i, void, i2 0, void, i2 0, void %._crit_edge5.i, i2 0, void, i2 %select_ln121, void %_ifconv1, i2 0, void"   --->   Operation 68 'phi' 'er_fsm_state_new_6_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %er_fsm_state_flag_6_i, void %ethernet_remover.exit, void %mergeST.i" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln74 = store i2 %er_fsm_state_new_6_i, i2 %er_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:74]   --->   Operation 70 'store' 'store_ln74' <Predicate = (er_fsm_state_flag_6_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ethernet_remover.exit"   --->   Operation 71 'br' 'br_ln0' <Predicate = (er_fsm_state_flag_6_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i400 @_ssdm_op_PartSelect.i400.i512.i32.i32, i512 %p_Val2_s, i32 112, i32 511"   --->   Operation 72 'partselect' 'p_Result_5' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i400 %p_Result_5"   --->   Operation 73 'zext' 'zext_ln414' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_6 = partselect i50 @_ssdm_op_PartSelect.i50.i64.i32.i32, i64 %p_Val2_1, i32 14, i32 63"   --->   Operation 74 'partselect' 'p_Result_6' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i50 %p_Result_6"   --->   Operation 75 'zext' 'zext_ln414_1' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %zext_ln414, i64 %zext_ln414_1, i64 0, i1 1, i3 %sendWord_dest_V_1"   --->   Operation 76 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i400 @_ssdm_op_PartSelect.i400.i512.i32.i32, i512 %p_Val2_s, i32 112, i32 511"   --->   Operation 77 'partselect' 'p_Result_i' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_1_i = partselect i50 @_ssdm_op_PartSelect.i50.i64.i32.i32, i64 %p_Val2_1, i32 14, i32 63"   --->   Operation 78 'partselect' 'p_Result_1_i' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i112.i400, i112 %trunc_ln674, i400 %p_Result_i"   --->   Operation 79 'bitconcatenate' 'p_Result_3' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i14.i50, i14 %p_Result_4_i, i50 %p_Result_1_i"   --->   Operation 80 'bitconcatenate' 'p_Result_4' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %p_Result_3, i64 %p_Result_4, i64 0, i1 %sendWord_last_V_5, i3 %sendWord_dest_V_1"   --->   Operation 81 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 82 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %tmp_17, i64 %tmp_18, i64 0, i1 %currWord_last_V, i3 %tmp_20"   --->   Operation 82 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 83 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %sendWord_data_V, i64 %sendWord_keep_V, i64 0, i1 %sendWord_last_V_4, i3 0"   --->   Operation 83 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 0 & tmp_i & !sendWord_last_V & icmp_ln1049)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 84 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %sendWord_data_V, i64 %sendWord_keep_V, i64 0, i1 %sendWord_last_V_4, i3 %sendWord_dest_V"   --->   Operation 84 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 0 & tmp_i & sendWord_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %zext_ln414, i64 %zext_ln414_1, i64 0, i1 1, i3 %sendWord_dest_V_1"   --->   Operation 85 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 86 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %p_Result_3, i64 %p_Result_4, i64 0, i1 %sendWord_last_V_5, i3 %sendWord_dest_V_1"   --->   Operation 86 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 2 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 87 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %tmp_17, i64 %tmp_18, i64 0, i1 %currWord_last_V, i3 %tmp_20"   --->   Operation 87 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 1 & tmp_i_16)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 88 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %sendWord_data_V, i64 %sendWord_keep_V, i64 0, i1 %sendWord_last_V_4, i3 0"   --->   Operation 88 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 0 & tmp_i & !sendWord_last_V & icmp_ln1049)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln92 = br void %._crit_edge3.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:92]   --->   Operation 89 'br' 'br_ln92' <Predicate = (er_fsm_state_load == 0 & tmp_i & !sendWord_last_V & icmp_ln1049)> <Delay = 0.00>
ST_3 : Operation 90 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %m_axis_V_data_V, i64 %m_axis_V_keep_V, i64 %m_axis_V_strb_V, i1 %m_axis_V_last_V, i3 %m_axis_V_dest_V, i512 %sendWord_data_V, i64 %sendWord_keep_V, i64 0, i1 %sendWord_last_V_4, i3 %sendWord_dest_V"   --->   Operation 90 'write' 'write_ln304' <Predicate = (er_fsm_state_load == 0 & tmp_i & sendWord_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.1ns, clock uncertainty: 0.2ns.

 <State 1>: 3.07ns
The critical path consists of the following:
	fifo read operation ('eth_level_pkt_read', /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'eth_level_pkt' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [68]  (1.45 ns)
	'icmp' operation ('icmp_ln1049') [73]  (0.5 ns)
	'select' operation ('select_ln1049') [78]  (0.278 ns)
	multiplexor before 'phi' operation ('er_fsm_state_new_0_i') with incoming values : ('select_ln1049') [95]  (0.387 ns)
	'phi' operation ('er_fsm_state_new_0_i') with incoming values : ('select_ln1049') [95]  (0 ns)
	multiplexor before 'phi' operation ('er_fsm_state_new_6_i') with incoming values : ('select_ln121', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:121) ('select_ln1049') [102]  (0.453 ns)
	'phi' operation ('er_fsm_state_new_6_i') with incoming values : ('select_ln121', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:121) ('select_ln1049') [102]  (0 ns)
	'store' operation ('store_ln74', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/packet_handler/packet_handler.cpp:74) of variable 'er_fsm_state_new_6_i' on static variable 'er_fsm_state' [105]  (0 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
