{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513078507789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513078507799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 12:35:07 2017 " "Processing started: Tue Dec 12 12:35:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513078507799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078507799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Eieruhr -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Eieruhr -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078507799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513078508729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513078508730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-behave " "Found design unit 1: Main-behave" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513078539653 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513078539653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "submain.vhd 2 1 " "Found 2 design units, including 1 entities, in source file submain.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SubMain-behave " "Found design unit 1: SubMain-behave" {  } { { "SubMain.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/SubMain.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513078539656 ""} { "Info" "ISGN_ENTITY_NAME" "1 SubMain " "Found entity 1: SubMain" {  } { { "SubMain.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/SubMain.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513078539656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMAchine-behave " "Found design unit 1: StateMAchine-behave" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513078539659 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513078539659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539659 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513078539720 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Output1 Main.vhd(42) " "VHDL Signal Declaration warning at Main.vhd(42): used implicit default value for signal \"Output1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513078539722 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Output2 Main.vhd(43) " "VHDL Signal Declaration warning at Main.vhd(43): used implicit default value for signal \"Output2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513078539722 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Output3 Main.vhd(44) " "VHDL Signal Declaration warning at Main.vhd(44): used implicit default value for signal \"Output3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513078539722 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Output4 Main.vhd(45) " "VHDL Signal Declaration warning at Main.vhd(45): used implicit default value for signal \"Output4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513078539722 "|Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubMain SubMain:SubMain_1 " "Elaborating entity \"SubMain\" for hierarchy \"SubMain:SubMain_1\"" {  } { { "Main.vhd" "SubMain_1" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513078539723 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fallingedge.vhd 2 1 " "Using design file fallingedge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FallingEdge-behave " "Found design unit 1: FallingEdge-behave" {  } { { "fallingedge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/fallingedge.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513078539799 ""} { "Info" "ISGN_ENTITY_NAME" "1 FallingEdge " "Found entity 1: FallingEdge" {  } { { "fallingedge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/fallingedge.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513078539799 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513078539799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FallingEdge SubMain:SubMain_1\|FallingEdge:FallingEdge_Min " "Elaborating entity \"FallingEdge\" for hierarchy \"SubMain:SubMain_1\|FallingEdge:FallingEdge_Min\"" {  } { { "SubMain.vhd" "FallingEdge_Min" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/SubMain.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513078539800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine SubMain:SubMain_1\|StateMachine:StateMachine_1 " "Elaborating entity \"StateMachine\" for hierarchy \"SubMain:SubMain_1\|StateMachine:StateMachine_1\"" {  } { { "SubMain.vhd" "StateMachine_1" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/SubMain.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513078539803 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CountValueSaved StateMachine.vhd(46) " "Verilog HDL or VHDL warning at StateMachine.vhd(46): object \"CountValueSaved\" assigned a value but never read" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513078539807 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue StateMachine.vhd(75) " "VHDL Process Statement warning at StateMachine.vhd(75): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513078539807 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue StateMachine.vhd(78) " "VHDL Process Statement warning at StateMachine.vhd(78): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513078539807 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue StateMachine.vhd(81) " "VHDL Process Statement warning at StateMachine.vhd(81): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513078539807 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue StateMachine.vhd(111) " "VHDL Process Statement warning at StateMachine.vhd(111): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513078539807 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue StateMachine.vhd(140) " "VHDL Process Statement warning at StateMachine.vhd(140): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513078539808 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nxt_mode StateMachine.vhd(67) " "VHDL Process Statement warning at StateMachine.vhd(67): inferring latch(es) for signal or variable \"nxt_mode\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513078539808 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue StateMachine.vhd(179) " "VHDL Process Statement warning at StateMachine.vhd(179): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513078539808 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue StateMachine.vhd(182) " "VHDL Process Statement warning at StateMachine.vhd(182): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513078539808 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue StateMachine.vhd(188) " "VHDL Process Statement warning at StateMachine.vhd(188): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513078539808 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValueBuzzer StateMachine.vhd(206) " "VHDL Process Statement warning at StateMachine.vhd(206): signal \"CountValueBuzzer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513078539808 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue StateMachine.vhd(218) " "VHDL Process Statement warning at StateMachine.vhd(218): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513078539808 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CountValue StateMachine.vhd(167) " "VHDL Process Statement warning at StateMachine.vhd(167): inferring latch(es) for signal or variable \"CountValue\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513078539809 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BuzzerEnable StateMachine.vhd(167) " "VHDL Process Statement warning at StateMachine.vhd(167): inferring latch(es) for signal or variable \"BuzzerEnable\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513078539809 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CountValueBuzzer StateMachine.vhd(167) " "VHDL Process Statement warning at StateMachine.vhd(167): inferring latch(es) for signal or variable \"CountValueBuzzer\", which holds its previous value in one or more paths through the process" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513078539809 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerEnable StateMachine.vhd(167) " "Inferred latch for \"BuzzerEnable\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539809 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[0\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[0\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539809 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[1\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[1\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539810 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[2\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[2\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539810 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[3\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[3\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539810 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[4\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[4\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539810 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[5\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[5\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539810 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[6\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[6\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539810 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[7\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[7\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539810 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[8\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[8\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539810 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[9\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[9\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539810 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[10\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[10\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539810 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[11\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[11\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539810 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[12\] StateMachine.vhd(167) " "Inferred latch for \"CountValue\[12\]\" at StateMachine.vhd(167)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539810 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_330 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_330\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539811 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_321 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_321\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539811 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_320 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_320\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539811 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_310 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_310\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539811 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_300 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_300\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539811 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_290 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_290\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539811 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_221 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_221\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539812 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_220 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_220\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539812 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_210 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_210\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539812 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_200 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_200\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539812 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_190 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_190\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539812 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_120 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_120\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539813 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_111 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_111\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539813 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_110 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_110\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539813 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_100 StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_100\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539813 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_reset StateMachine.vhd(67) " "Inferred latch for \"nxt_mode.st_reset\" at StateMachine.vhd(67)" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078539813 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[1\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541323 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[2\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541323 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[3\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541323 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[4\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541324 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[5\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541324 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[6\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541324 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[7\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541324 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[8\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541324 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[9\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541324 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[10\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541325 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[11\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541325 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[12\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountValue\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541325 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 167 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerEnable " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerEnable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541325 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_reset_1190 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_reset_1190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|FallingEdge:FallingEdge_Clear\|FallingOutput " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|FallingEdge:FallingEdge_Clear\|FallingOutput" {  } { { "fallingedge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/fallingedge.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541325 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_110_1130 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_110_1130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541325 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_111_1100 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_111_1100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541325 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_210_980 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_210_980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_200 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_200" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541326 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_221_920 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_221_920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_200 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_200" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541326 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_100_1160 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_100_1160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541326 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_290_890 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_290_890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_200 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_200" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541326 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_300_860 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_300_860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_320 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_320" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541326 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_310_830 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_310_830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541327 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_321_770 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_321_770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541327 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_200_1010 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_200_1010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_220 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_220" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541327 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_330_740 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_330_740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_321 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_321" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541327 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_190_1040 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_190_1040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|FallingEdge:FallingEdge_Clear\|FallingOutput " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|FallingEdge:FallingEdge_Clear\|FallingOutput" {  } { { "fallingedge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/fallingedge.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513078541327 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513078541327 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[0\] GND " "Pin \"Output1\[0\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[1\] GND " "Pin \"Output1\[1\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[2\] GND " "Pin \"Output1\[2\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[3\] GND " "Pin \"Output1\[3\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[4\] GND " "Pin \"Output1\[4\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[5\] GND " "Pin \"Output1\[5\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[6\] GND " "Pin \"Output1\[6\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[0\] GND " "Pin \"Output2\[0\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[1\] GND " "Pin \"Output2\[1\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[2\] GND " "Pin \"Output2\[2\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[3\] GND " "Pin \"Output2\[3\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[4\] GND " "Pin \"Output2\[4\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[5\] GND " "Pin \"Output2\[5\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[6\] GND " "Pin \"Output2\[6\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[0\] GND " "Pin \"Output3\[0\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[1\] GND " "Pin \"Output3\[1\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[2\] GND " "Pin \"Output3\[2\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[3\] GND " "Pin \"Output3\[3\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[4\] GND " "Pin \"Output3\[4\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[5\] GND " "Pin \"Output3\[5\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[6\] GND " "Pin \"Output3\[6\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[0\] GND " "Pin \"Output4\[0\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[1\] GND " "Pin \"Output4\[1\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[2\] GND " "Pin \"Output4\[2\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[3\] GND " "Pin \"Output4\[3\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[4\] GND " "Pin \"Output4\[4\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[5\] GND " "Pin \"Output4\[5\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[6\] GND " "Pin \"Output4\[6\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|Output4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValue_o\[0\] GND " "Pin \"CountValue_o\[0\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|CountValue_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugLED\[1\] GND " "Pin \"DebugLED\[1\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|DebugLED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugLED\[3\] GND " "Pin \"DebugLED\[3\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|DebugLED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugLED\[5\] GND " "Pin \"DebugLED\[5\]\" is stuck at GND" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513078541417 "|Main|DebugLED[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1513078541417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513078541710 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513078543010 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513078543010 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BuzzerOverride " "No output dependent on input pin \"BuzzerOverride\"" {  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513078543572 "|Main|BuzzerOverride"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1513078543572 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "191 " "Implemented 191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513078543577 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513078543577 ""} { "Info" "ICUT_CUT_TM_LCELLS" "133 " "Implemented 133 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513078543577 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513078543577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513078543832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 12:35:43 2017 " "Processing ended: Tue Dec 12 12:35:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513078543832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513078543832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513078543832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513078543832 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1513078547182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513078547199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 12:35:45 2017 " "Processing started: Tue Dec 12 12:35:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513078547199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1513078547199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Eieruhr -c Main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Eieruhr -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1513078547200 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1513078547725 ""}
{ "Info" "0" "" "Project  = Eieruhr" {  } {  } 0 0 "Project  = Eieruhr" 0 0 "Fitter" 0 0 1513078547726 ""}
{ "Info" "0" "" "Revision = Main" {  } {  } 0 0 "Revision = Main" 0 0 "Fitter" 0 0 1513078547726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1513078547854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1513078547856 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Main EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513078547871 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513078548004 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513078548004 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513078548725 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513078548741 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513078549036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513078549036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513078549036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513078549036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513078549036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513078549036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513078549036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513078549036 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513078549036 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513078549036 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513078549049 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513078549049 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513078549049 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513078549049 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513078549049 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513078549049 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513078549055 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 58 " "No exact pin location assignment(s) for 58 pins of 58 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1513078550536 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "29 " "TimeQuest Timing Analyzer is analyzing 29 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1513078550993 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Main.sdc " "Synopsys Design Constraints File file not found: 'Main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1513078550994 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1513078550995 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1513078551000 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1513078551003 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1513078551007 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513078551099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_reset " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_reset" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513078551099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513078551099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_110 " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_110" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513078551099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513078551099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_220 " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_220" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513078551099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_221 " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_221" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513078551099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_320 " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_320" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513078551099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_321 " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_321" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513078551099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_200 " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_200" {  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513078551099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|FallingEdge:FallingEdge_Start\|SavedValue " "Destination node SubMain:SubMain_1\|FallingEdge:FallingEdge_Start\|SavedValue" {  } { { "fallingedge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/fallingedge.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513078551099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1513078551099 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513078551099 ""}  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513078551099 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|Selector32~8  " "Automatically promoted node SubMain:SubMain_1\|StateMachine:StateMachine_1\|Selector32~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513078551101 ""}  } { { "StateMachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/StateMachine.vhd" 70 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513078551101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513078551101 ""}  } { { "Main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Main.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513078551101 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513078551545 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513078551545 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513078551546 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513078551547 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513078551548 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1513078551548 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1513078551549 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513078551549 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513078551589 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1513078551590 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513078551590 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "56 unused 2.5V 6 50 0 " "Number of I/O pins in group: 56 (unused VREF, 2.5V VCCIO, 6 input, 50 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1513078551598 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1513078551598 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1513078551598 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513078551600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513078551600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513078551600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513078551600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513078551600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513078551600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513078551600 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513078551600 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1513078551600 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1513078551600 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513078551803 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1513078551814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513078559023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513078559308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513078559409 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513078578714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513078578714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513078579498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513078591334 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513078591334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1513078595330 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513078595330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513078595336 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.77 " "Total time spent on timing analysis during the Fitter is 0.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1513078595575 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513078595591 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513078596090 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513078596091 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513078596546 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513078597603 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/output_files/Main.fit.smsg " "Generated suppressed messages file D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/output_files/Main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513078598354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1318 " "Peak virtual memory: 1318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513078599205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 12:36:39 2017 " "Processing ended: Tue Dec 12 12:36:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513078599205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513078599205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513078599205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513078599205 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1513078601590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513078601603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 12:36:41 2017 " "Processing started: Tue Dec 12 12:36:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513078601603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1513078601603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Eieruhr -c Main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Eieruhr -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1513078601603 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1513078602355 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1513078608286 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1513078608482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513078609076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 12:36:49 2017 " "Processing ended: Tue Dec 12 12:36:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513078609076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513078609076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513078609076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1513078609076 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1513078610126 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1513078611937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513078611953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 12:36:50 2017 " "Processing started: Tue Dec 12 12:36:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513078611953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078611953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Eieruhr -c Main " "Command: quartus_sta Eieruhr -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078611953 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1513078612320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078612605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078612606 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078612686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078612686 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "29 " "TimeQuest Timing Analyzer is analyzing 29 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078613627 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Main.sdc " "Synopsys Design Constraints File file not found: 'Main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078613651 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078613652 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "create_clock -period 1.000 -name SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513078613654 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513078613654 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BtnClear BtnClear " "create_clock -period 1.000 -name BtnClear BtnClear" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513078613654 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " "create_clock -period 1.000 -name SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513078613654 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078613654 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078613657 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078613659 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1513078613662 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513078613683 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1513078613729 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078613729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.977 " "Worst-case setup slack is -5.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078613734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078613734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.977             -54.823 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300  " "   -5.977             -54.823 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078613734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.997             -38.510 BtnClear  " "   -4.997             -38.510 BtnClear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078613734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.632             -45.295 clk  " "   -3.632             -45.295 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078613734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.623             -38.430 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111  " "   -3.623             -38.430 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078613734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078613734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.206 " "Worst-case hold slack is -0.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078613747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078613747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.206              -0.206 BtnClear  " "   -0.206              -0.206 BtnClear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078613747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152              -0.345 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111  " "   -0.152              -0.345 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078613747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300  " "    0.116               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078613747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 clk  " "    0.282               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078613747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078613747 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078613753 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078614758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078614770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078614770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.700 clk  " "   -3.000             -28.700 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078614770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 BtnClear  " "   -3.000              -3.000 BtnClear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078614770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300  " "    0.384               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078614770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111  " "    0.421               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078614770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078614770 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513078615007 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078615097 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078615761 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078615883 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1513078615903 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078615903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.629 " "Worst-case setup slack is -5.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078615912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078615912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.629             -51.693 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300  " "   -5.629             -51.693 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078615912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.660             -35.607 BtnClear  " "   -4.660             -35.607 BtnClear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078615912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.200             -39.576 clk  " "   -3.200             -39.576 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078615912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.189             -34.053 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111  " "   -3.189             -34.053 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078615912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078615912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.172 " "Worst-case hold slack is -0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078615927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078615927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172              -0.404 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111  " "   -0.172              -0.404 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078615927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108              -0.108 BtnClear  " "   -0.108              -0.108 BtnClear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078615927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300  " "    0.095               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078615927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 clk  " "    0.293               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078615927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078615927 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078615939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078615948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078615957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078615957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.700 clk  " "   -3.000             -28.700 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078615957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 BtnClear  " "   -3.000              -3.000 BtnClear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078615957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300  " "    0.332               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078615957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111  " "    0.426               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078615957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078615957 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513078616204 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078616390 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1513078616394 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078616394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.747 " "Worst-case setup slack is -2.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078616405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078616405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.747             -22.874 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300  " "   -2.747             -22.874 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078616405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.367             -16.764 BtnClear  " "   -2.367             -16.764 BtnClear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078616405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.342             -13.877 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111  " "   -1.342             -13.877 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078616405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.279             -13.963 clk  " "   -1.279             -13.963 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078616405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078616405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.050 " "Worst-case hold slack is -0.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078616419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078616419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050              -0.078 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111  " "   -0.050              -0.078 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078616419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.042 clk  " "   -0.042              -0.042 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078616419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 BtnClear  " "    0.026               0.000 BtnClear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078616419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300  " "    0.080               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078616419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078616419 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078616430 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078616441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078616453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078616453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -23.634 clk  " "   -3.000             -23.634 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078616453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 BtnClear  " "   -3.000              -3.000 BtnClear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078616453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300  " "    0.422               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078616453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111  " "    0.432               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513078616453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078616453 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078618853 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078618854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513078619111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 12:36:59 2017 " "Processing ended: Tue Dec 12 12:36:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513078619111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513078619111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513078619111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078619111 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513078621269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513078621283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 12:37:00 2017 " "Processing started: Tue Dec 12 12:37:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513078621283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1513078621283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Eieruhr -c Main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Eieruhr -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1513078621283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1513078622399 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_7_1200mv_85c_slow.vho D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_7_1200mv_85c_slow.vho in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513078622874 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_7_1200mv_0c_slow.vho D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_7_1200mv_0c_slow.vho in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513078623039 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_min_1200mv_0c_fast.vho D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_min_1200mv_0c_fast.vho in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513078623131 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main.vho D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main.vho in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513078623228 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_7_1200mv_85c_vhd_slow.sdo D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_7_1200mv_85c_vhd_slow.sdo in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513078623354 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_7_1200mv_0c_vhd_slow.sdo D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_7_1200mv_0c_vhd_slow.sdo in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513078623490 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_min_1200mv_0c_vhd_fast.sdo D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_min_1200mv_0c_vhd_fast.sdo in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513078623583 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_vhd.sdo D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_vhd.sdo in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513078623657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "561 " "Peak virtual memory: 561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513078623767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 12:37:03 2017 " "Processing ended: Tue Dec 12 12:37:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513078623767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513078623767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513078623767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1513078623767 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 122 s " "Quartus Prime Full Compilation was successful. 0 errors, 122 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1513078624720 ""}
