Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\fpolo\Downloads\Franco\Courses\Coursera\CourseraFPGADesignforEmbeddedSystemsSpecialization\003FPGASoftcoresAndIPAcquisition\Week01\nios_lab.qsys --synthesis=VHDL --output-directory=C:\Users\fpolo\Downloads\Franco\Courses\Coursera\CourseraFPGADesignforEmbeddedSystemsSpecialization\003FPGASoftcoresAndIPAcquisition\Week01\nios_lab\synthesis --family="MAX 10" --part=10M08SAU169C8G
Progress: Loading Week01/nios_lab.qsys
Progress: Reading input file
Progress: Adding clk12mhz [clock_source 18.1]
Progress: Parameterizing module clk12mhz
Progress: Adding nios [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios
Progress: Adding pll [altpll 18.1]
Progress: Parameterizing module pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios_lab.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: nios_lab.pll: pll.pll_slave must be connected to an Avalon-MM master
Info: nios_lab: Generating nios_lab "nios_lab" for QUARTUS_SYNTH
Info: nios: "nios_lab" instantiated altera_nios2_gen2 "nios"
Info: pll: "nios_lab" instantiated altpll "pll"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_lab" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_lab" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_lab" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_lab_nios_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_lab_nios_cpu --dir=C:/Users/fpolo/AppData/Local/Temp/alt8694_869392707690603959.dir/0040_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/fpolo/AppData/Local/Temp/alt8694_869392707690603959.dir/0040_cpu_gen//nios_lab_nios_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.03.08 11:45:30 (*) Starting Nios II generation
Info: cpu: # 2021.03.08 11:45:30 (*)   Checking for plaintext license.
Info: cpu: # 2021.03.08 11:45:34 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2021.03.08 11:45:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.03.08 11:45:34 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.03.08 11:45:34 (*)   Plaintext license not found.
Info: cpu: # 2021.03.08 11:45:34 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2021.03.08 11:45:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2021.03.08 11:45:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.03.08 11:45:37 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.03.08 11:45:37 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2021.03.08 11:45:37 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.03.08 11:45:37 (*)   Creating all objects for CPU
Info: cpu: # 2021.03.08 11:45:37 (*)     Testbench
Info: cpu: # 2021.03.08 11:45:38 (*)     Instruction decoding
Info: cpu: # 2021.03.08 11:45:38 (*)       Instruction fields
Info: cpu: # 2021.03.08 11:45:38 (*)       Instruction decodes
Info: cpu: # 2021.03.08 11:45:39 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2021.03.08 11:45:39 (*)       Instruction controls
Info: cpu: # 2021.03.08 11:45:39 (*)     Pipeline frontend
Info: cpu: # 2021.03.08 11:45:39 (*)     Pipeline backend
Info: cpu: # 2021.03.08 11:45:43 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.03.08 11:45:46 (*)   Creating encrypted RTL
Info: cpu: # 2021.03.08 11:45:47 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_lab_nios_cpu'
Info: cpu: "nios" instantiated altera_nios2_gen2_unit "cpu"
Info: nios_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios_data_master_translator"
Info: nios_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios_debug_mem_slave_translator"
Info: nios_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios_data_master_agent"
Info: nios_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios_debug_mem_slave_agent"
Info: nios_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/Week01/nios_lab/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_lab: Done "nios_lab" with 20 modules, 39 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
