============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Oct 31 2022  12:12:52 pm
  Module:                 CLA64bit
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: UNCONSTRAINED
     Startpoint: (R) b[0]
       Endpoint: (R) cout

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
       Data Path:-    1389            

#-----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  b[0]                       -       -       R     (arrival)      2  2.2     0     0       0    (-,-) 
  CLA[0].ad1/g454__8428/CON  -       A->CON  F     ACHCONX2       2  2.8    79    99      99    (-,-) 
  CLA[0].ad1/g450__4319/CON  -       CI->CON R     ACHCONX2       1  2.6    76    48     147    (-,-) 
  CLA[0].ad1/g2/CO           -       CI->CO  R     ADDFX4         1  2.6    31    98     245    (-,-) 
  CLA[0].ad1/g477/CO         -       CI->CO  R     ADDFX4         2  2.8    31    85     330    (-,-) 
  CLA[4].ad1/g451__9945/CON  -       CI->CON F     ACHCONX2       2  3.0    80    42     371    (-,-) 
  CLA[4].ad1/g449/Y          -       A->Y    R     CLKINVX2       1  1.4    22    31     403    (-,-) 
  CLA[4].ad1/g448__9315/CON  -       CI->CON F     ACHCONX2       2  1.9    71    34     437    (-,-) 
  CLA[4].ad1/g446__6161/Y    -       B->Y    R     NOR2BXL        1  6.5   194   116     554    (-,-) 
  CLA[4].ad1/g470/Y          -       B->Y    F     NOR2X8         2  1.9    46    44     597    (-,-) 
  CLA[4].ad1/g443__5115/Y    -       B->Y    R     NOR2BXL        1  0.9    42    35     632    (-,-) 
  CLA[4].ad1/g2/Y            -       B0->Y   R     AO21X4         2  2.8    25    48     680    (-,-) 
  CLA[8].ad1/g451__3680/CON  -       CI->CON F     ACHCONX2       2  3.0    80    40     720    (-,-) 
  CLA[8].ad1/g449/Y          -       A->Y    R     CLKINVX2       1  1.4    22    31     751    (-,-) 
  CLA[8].ad1/g448__6783/CON  -       CI->CON F     ACHCONX2       2  1.9    71    34     786    (-,-) 
  CLA[8].ad1/g446__5526/Y    -       B->Y    R     NOR2BXL        1  6.5   194   116     902    (-,-) 
  CLA[8].ad1/g470/Y          -       B->Y    F     NOR2X8         2  1.9    46    44     946    (-,-) 
  CLA[8].ad1/g443__6260/Y    -       B->Y    R     NOR2BXL        1  0.9    42    35     981    (-,-) 
  CLA[8].ad1/g2/Y            -       B0->Y   R     AO21X4         1  2.6    25    48    1029    (-,-) 
  CLA[12].ad1/g468/CO        -       CI->CO  R     ADDFX4         2  2.8    31    83    1112    (-,-) 
  CLA[12].ad1/g448__9315/CON -       CI->CON F     ACHCONX2       2  1.9    71    38    1149    (-,-) 
  CLA[12].ad1/g446__6161/Y   -       B->Y    R     NOR2BXL        1  6.5   194   116    1266    (-,-) 
  CLA[12].ad1/g470/Y         -       B->Y    F     NOR2X8         2  1.9    46    44    1309    (-,-) 
  CLA[12].ad1/g443__5115/Y   -       B->Y    R     NOR2BXL        1  0.9    42    35    1344    (-,-) 
  CLA[12].ad1/g2/Y           -       B0->Y   R     AO21X4         1  0.0    20    45    1389    (-,-) 
  cout                       -       -       R     (port)         -    -     -     0    1389    (-,-) 
#-----------------------------------------------------------------------------------------------------

