V. N. Yarmolik , M. Nicolaidis , O. Kebichi, Aliasing-free signature analysis for RAM BIST, Proceedings of the 1994 international conference on Test, October 02-06, 1994, Washington, D.C.
Robert Treuer , Vinod K. Agarwal, Built-In Self-Diagnosis for Repairable Embedded RAMs, IEEE Design & Test, v.10 n.2, p.24-33, April 1993
Emil Gizdarski, Detection of Delay Faults in Memory Address Decoders, Journal of Electronic Testing: Theory and Applications, v.16 n.4, p.381-387, Aug.2000
A. J. van de Goor , I. Schanstra , Y. Zorian, Functional test for shifting-type FIFOs, Proceedings of the 1995 European conference on Design and Test, p.133, March 06-09, 1995
Monica Lobetti-Bondoni , Alessio Pricco , Alfredo Benso , Silvia Chiusano , Paolo Prinetto, An On-Line BISTed SRAM IP Core, Proceedings of the 1999 IEEE International Test Conference, p.993, September 28-30, 1999
Ad J. Van De Goor, Using March Tests to Test SRAMs, IEEE Design & Test, v.10 n.1, p.8-14, January 1993
Silvia CHIUSANO , Giorgio DI NATALE , Paolo PRINETTO , Franco BIGONGIARI, GRAAL: a Tool for Highly Dependable SRAMs Generation, Proceedings of the 2001 IEEE International Test Conference, p.250, October 30-November 01, 2001
Ad J. van de Goor , Aad Offerman , Ivo Schanstra, Towards a Uniform Notation for Memory Tests, Proceedings of the 1996 European conference on Design and Test, p.420, March 11-14, 1996
A. J. van de Goor , B. Smit, Generating march tests automatically, Proceedings of the 1994 international conference on Test, October 02-06, 1994, Washington, D.C.
Ioannis Voyiatzis, An accumulator-based compaction scheme for online BIST of RAMs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.9, p.1248-1251, September 2008
Paolo Camurati , Paolo Prinetto , Matteo Sonza Reorda , Stefano Barbagallo , Andrea Burri , Davide Medina, Industrial BIST of Embedded RAMs, IEEE Design & Test, v.12 n.3, p.86-95, September 1995
Susheel Chandra , Kerry Pierce , Gopal Srinath , Hector R. Sucar , Vic Kulkarni, CrossCheck: An Innovative Testability Solution, IEEE Design & Test, v.10 n.2, p.56-68, April 1993
Michael Nicolaidis, Theory of Transparent BIST for RAMs, IEEE Transactions on Computers, v.45 n.10, p.1141-1156, October 1996
Keon-Jik Lee , Byeong-Jik Lee , Seong-Woon Kim, A simple diagnostic method for memory testing, Proceedings of the 2nd WSEAS International Conference on Electronics, Control and Signal Processing, p.1-6, December 07-09, 2003, Singapore
M. G. Karpovsky , D. Das , H. Vardhan, Built in self testing for detection of coupling faults in semiconductor memories, Proceedings of the 1996 IEEE International Workshop on Memory Technology, Design and Testing (MTDT '96), p.8, August 13-14, 1996
Manoj Franklin , Kewal K. Saluja, Built-in Self-Testing of Random-Access Memories, Computer, v.23 n.10, p.45-56, October 1990
M. Franklin , K. K. Saluja, Hypergraph Coloring and Reconfigured RAM Testing, IEEE Transactions on Computers, v.43 n.6, p.725-736, June 1994
Christof Eberst , Thomas Herbig, On the application of the concept of dependability for design and analysis of vision systems, Proceedings of the 3rd international conference on Computer vision systems, April 01-03, 2003, Graz, Austria
Tei-Wei Kuo , Po-Chun Huang , Yuan-Hao Chang , Chia-Ling Ko , Chih-Wen Hsueh, An efficient fault detection algorithm for NAND flash memory, ACM SIGAPP Applied Computing Review, v.11 n.2
Vishwani D. Agrawal , Charles R. Kime , Kewal K. Saluja, A Tutorial on Built-In Self-Test, Part 2: Applications, IEEE Design & Test, v.10 n.2, p.69-77, April 1993
Samira Khan , Donghyuk Lee , Yoongu Kim , Alaa R. Alameldeen , Chris Wilkerson , Onur Mutlu, The efficacy of error mitigation techniques for DRAM retention failures: a comparative experimental study, ACM SIGMETRICS Performance Evaluation Review, v.42 n.1, June 2014
