Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov 20 01:25:53 2024
| Host         : HP_VICTUS_ROB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.784   -54864.676                  40906               121945        0.030        0.000                      0               121945        2.250        0.000                       0                 41885  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -3.784   -54864.676                  40906                88127        0.030        0.000                      0                88127        2.250        0.000                       0                 41885  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.228        0.000                      0                33818        1.955        0.000                      0                33818  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :        40906  Failing Endpoints,  Worst Slack       -3.784ns,  Total Violation   -54864.675ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.784ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[224]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.592ns  (logic 5.620ns (53.057%)  route 4.972ns (46.943%))
  Logic Levels:           36  (CARRY4=32 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 9.785 - 7.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.718     3.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X63Y29         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.419     3.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][5]/Q
                         net (fo=37, routed)          1.434     4.865    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/key_n[5]
    SLICE_X84Y23         LUT2 (Prop_lut2_I1_O)        0.296     5.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/i___542/O
                         net (fo=1, routed)           0.000     5.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_1055
    SLICE_X84Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.711 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.711    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__0_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.825 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     5.834    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__0_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.948 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.948    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__0_n_0
    SLICE_X84Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.062 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.062    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__0_n_0
    SLICE_X84Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.176 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.176    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__0_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.290 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.290    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__0_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.404 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.404    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__0_n_0
    SLICE_X84Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.518 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.518    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__0_n_0
    SLICE_X84Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.632 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.632    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__0_n_0
    SLICE_X84Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.746 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.746    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__0_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.860 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.860    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__0_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.974    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.088    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__0_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.202    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__0_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.316    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__0_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.430    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__0_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.544    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__0_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.658    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__0_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.772    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__0_n_0
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.886    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__0_n_0
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__0_n_0
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.114    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__0_n_0
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.228    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__0_n_0
    SLICE_X84Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.342    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__0_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.456    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__0_n_0
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.570    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__0_n_0
    SLICE_X84Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     8.685    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__0_n_0
    SLICE_X84Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.799    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__0_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.913 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.913    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__0_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.027 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.027    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__0_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.141 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[127]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[128]_0[0]
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__0/CO[1]
                         net (fo=129, routed)         1.641    10.938    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__0_n_2
    SLICE_X90Y96         LUT3 (Prop_lut3_I1_O)        0.329    11.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res[255]_i_6__0/O
                         net (fo=130, routed)         1.055    12.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res[255]_i_6__0_n_0
    SLICE_X93Y98         LUT2 (Prop_lut2_I1_O)        0.117    12.440 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res[224]_i_2__0_comp/O
                         net (fo=1, routed)           0.833    13.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/module_blakley1[224]_repN
    SLICE_X91Y99         LUT6 (Prop_lut6_I5_O)        0.332    13.604 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res[224]_i_1__1_comp/O
                         net (fo=1, routed)           0.000    13.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res[224]_i_1__1_n_0
    SLICE_X91Y99         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.606     9.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X91Y99         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[224]/C
                         clock pessimism              0.115     9.900    
                         clock uncertainty           -0.111     9.789    
    SLICE_X91Y99         FDCE (Setup_fdce_C_D)        0.031     9.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[224]
  -------------------------------------------------------------------
                         required time                          9.820    
                         arrival time                         -13.604    
  -------------------------------------------------------------------
                         slack                                 -3.784    

Slack (VIOLATED) :        -3.781ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[252]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.704ns  (logic 5.652ns (52.803%)  route 5.052ns (47.197%))
  Logic Levels:           36  (CARRY4=32 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 9.899 - 7.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.718     3.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X63Y29         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.419     3.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][5]/Q
                         net (fo=37, routed)          1.434     4.865    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/key_n[5]
    SLICE_X84Y23         LUT2 (Prop_lut2_I1_O)        0.296     5.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/i___542/O
                         net (fo=1, routed)           0.000     5.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_1055
    SLICE_X84Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.711 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.711    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__0_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.825 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     5.834    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__0_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.948 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.948    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__0_n_0
    SLICE_X84Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.062 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.062    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__0_n_0
    SLICE_X84Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.176 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.176    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__0_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.290 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.290    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__0_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.404 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.404    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__0_n_0
    SLICE_X84Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.518 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.518    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__0_n_0
    SLICE_X84Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.632 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.632    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__0_n_0
    SLICE_X84Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.746 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.746    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__0_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.860 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.860    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__0_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.974    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__0_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.088    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__0_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.202    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__0_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.316    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__0_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.430    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__0_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.544    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__0_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.658    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__0_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.772    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__0_n_0
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.886 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.886    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__0_n_0
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.000 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.000    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__0_n_0
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.114    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__0_n_0
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.228    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__0_n_0
    SLICE_X84Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.342    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__0_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.456    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__0_n_0
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.570    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__0_n_0
    SLICE_X84Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     8.685    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__0_n_0
    SLICE_X84Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.799    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__0_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.913 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.913    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__0_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.027 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.027    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__0_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.141 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[127]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[128]_0[0]
    SLICE_X84Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__0/CO[1]
                         net (fo=129, routed)         1.641    10.938    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__0_n_2
    SLICE_X90Y96         LUT3 (Prop_lut3_I1_O)        0.329    11.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res[255]_i_6__0/O
                         net (fo=130, routed)         1.549    12.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res[255]_i_6__0_n_0
    SLICE_X88Y105        LUT2 (Prop_lut2_I1_O)        0.149    12.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res[255]_i_4__0_replica_comp/O
                         net (fo=1, routed)           0.418    13.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res[255]_i_4__0_n_0_repN_1
    SLICE_X89Y104        LUT6 (Prop_lut6_I4_O)        0.332    13.716 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res[252]_i_1__1_comp/O
                         net (fo=1, routed)           0.000    13.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res[252]_i_1__1_n_0
    SLICE_X89Y104        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.720     9.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X89Y104        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[252]/C
                         clock pessimism              0.115    10.014    
                         clock uncertainty           -0.111     9.903    
    SLICE_X89Y104        FDCE (Setup_fdce_C_D)        0.032     9.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[252]
  -------------------------------------------------------------------
                         required time                          9.935    
                         arrival time                         -13.716    
  -------------------------------------------------------------------
                         slack                                 -3.781    

Slack (VIOLATED) :        -3.601ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.374ns  (logic 5.438ns (52.417%)  route 4.936ns (47.583%))
  Logic Levels:           35  (CARRY4=32 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 9.740 - 7.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.708     3.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X66Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y65         FDRE (Prop_fdre_C_Q)         0.518     3.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[4][6]/Q
                         net (fo=73, routed)          1.664     5.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/key_n[134]
    SLICE_X92Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/i___800/O
                         net (fo=1, routed)           0.000     5.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_5191
    SLICE_X92Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.841 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[136]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     5.841    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[136]_i_6__5_n_0
    SLICE_X92Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.958 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[140]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     5.958    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[140]_i_6__5_n_0
    SLICE_X92Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.075 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[144]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     6.075    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[144]_i_6__5_n_0
    SLICE_X92Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.192 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[148]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     6.192    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[148]_i_6__5_n_0
    SLICE_X92Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.309 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[152]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     6.309    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[152]_i_6__5_n_0
    SLICE_X92Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.426 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[156]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     6.426    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[156]_i_6__5_n_0
    SLICE_X92Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.543 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[160]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     6.543    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[160]_i_6__5_n_0
    SLICE_X92Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.660 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[164]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     6.660    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[164]_i_6__5_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.777 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[168]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     6.777    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[168]_i_6__5_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.894 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[172]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     6.894    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[172]_i_6__5_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.011 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[176]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.011    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[176]_i_6__5_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.128 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[180]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.128    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[180]_i_6__5_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.245 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[184]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.245    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[184]_i_6__5_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.362 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[188]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.362    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[188]_i_6__5_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.479 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[192]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.479    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[192]_i_6__5_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.596 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[196]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.596    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[196]_i_6__5_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[200]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.713    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[200]_i_6__5_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.830 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[204]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.830    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[204]_i_6__5_n_0
    SLICE_X92Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[208]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.947    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[208]_i_6__5_n_0
    SLICE_X92Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.064 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[212]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     8.064    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[212]_i_6__5_n_0
    SLICE_X92Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.181 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[216]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     8.181    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[216]_i_6__5_n_0
    SLICE_X92Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.298 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[220]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     8.298    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[220]_i_6__5_n_0
    SLICE_X92Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.415 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[224]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     8.415    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[224]_i_6__5_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.532 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[228]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     8.532    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[228]_i_6__5_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.649 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[232]_i_6__5/CO[3]
                         net (fo=1, routed)           0.001     8.650    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[232]_i_6__5_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.767 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[236]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     8.767    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[236]_i_6__5_n_0
    SLICE_X92Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.884 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[240]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     8.884    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[240]_i_6__5_n_0
    SLICE_X92Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.001 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[244]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     9.001    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[244]_i_6__5_n_0
    SLICE_X92Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.118 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[248]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     9.118    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[248]_i_6__5_n_0
    SLICE_X92Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.235 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[252]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     9.235    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[252]_i_6__5_n_0
    SLICE_X92Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.352 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[255]_i_12__5/CO[3]
                         net (fo=1, routed)           0.000     9.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res[127]_i_4__5_1[0]
    SLICE_X92Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_reg[255]_i_14__5/O[1]
                         net (fo=2, routed)           2.199    11.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_reg[255]_i_14__5_n_6
    SLICE_X74Y47         LUT3 (Prop_lut3_I0_O)        0.306    12.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res[127]_i_4__5/O
                         net (fo=128, routed)         1.073    13.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/module_blakley10_in[258]
    SLICE_X78Y44         LUT6 (Prop_lut6_I3_O)        0.124    13.376 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res[22]_i_1__11/O
                         net (fo=1, routed)           0.000    13.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res[22]_i_1__11_n_0
    SLICE_X78Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.561     9.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/clk
    SLICE_X78Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_reg[22]/C
                         clock pessimism              0.115     9.855    
                         clock uncertainty           -0.111     9.745    
    SLICE_X78Y44         FDCE (Setup_fdce_C_D)        0.031     9.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_reg[22]
  -------------------------------------------------------------------
                         required time                          9.776    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                 -3.601    

Slack (VIOLATED) :        -3.595ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[139]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.265ns  (logic 5.438ns (52.977%)  route 4.827ns (47.023%))
  Logic Levels:           35  (CARRY4=32 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 9.647 - 7.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.718     3.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X63Y29         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.419     3.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][4]/Q
                         net (fo=37, routed)          1.694     5.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/key_n[4]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.299     5.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/mod_mult/partial_res[8]_i_6/O
                         net (fo=1, routed)           0.000     5.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio_n_298
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.956 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.956    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[8]_i_2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.070 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.070    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[12]_i_2_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.184 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.184    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[16]_i_2_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.298 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.298    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[20]_i_2_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.412 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.412    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[24]_i_2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.526 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.526    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[28]_i_2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.640 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.640    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[32]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.754    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[36]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.868    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[40]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.982    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[44]_i_2_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.096    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[48]_i_2_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.210    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[52]_i_2_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.325    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[56]_i_2_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.439    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[60]_i_2_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.553    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[64]_i_2_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.667 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.667    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[68]_i_2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.781 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.781    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[72]_i_2_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[76]_i_2_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.009    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[80]_i_2_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.123    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[84]_i_2_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.237    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[88]_i_2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[92]_i_2_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.465    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[96]_i_2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.579 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.579    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[100]_i_2_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.693 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.693    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[104]_i_2_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.807 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.807    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[108]_i_2_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.921 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.921    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[112]_i_2_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.035 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.035    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[116]_i_2_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.149 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.149    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[120]_i_2_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.263    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[124]_i_2_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.377 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[128]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/CO[0]
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.648 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[255]_i_8/CO[0]
                         net (fo=131, routed)         1.489    11.137    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[255]_i_8_n_3
    SLICE_X38Y86         LUT3 (Prop_lut3_I1_O)        0.373    11.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[255]_i_4/O
                         net (fo=128, routed)         1.643    13.153    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[255]_i_4_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.124    13.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[139]_i_1/O
                         net (fo=1, routed)           0.000    13.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[139]_i_1_n_0
    SLICE_X37Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.468     9.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/clk
    SLICE_X37Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[139]/C
                         clock pessimism              0.115     9.762    
                         clock uncertainty           -0.111     9.651    
    SLICE_X37Y70         FDCE (Setup_fdce_C_D)        0.031     9.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[139]
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                         -13.277    
  -------------------------------------------------------------------
                         slack                                 -3.595    

Slack (VIOLATED) :        -3.559ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[133]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.230ns  (logic 5.438ns (53.159%)  route 4.792ns (46.841%))
  Logic Levels:           35  (CARRY4=32 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 9.648 - 7.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.718     3.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X63Y29         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.419     3.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][4]/Q
                         net (fo=37, routed)          1.694     5.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/key_n[4]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.299     5.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/mod_mult/partial_res[8]_i_6/O
                         net (fo=1, routed)           0.000     5.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio_n_298
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.956 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.956    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[8]_i_2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.070 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.070    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[12]_i_2_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.184 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.184    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[16]_i_2_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.298 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.298    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[20]_i_2_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.412 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.412    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[24]_i_2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.526 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.526    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[28]_i_2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.640 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.640    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[32]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.754    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[36]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.868    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[40]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.982    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[44]_i_2_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.096    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[48]_i_2_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.210    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[52]_i_2_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.325    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[56]_i_2_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.439    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[60]_i_2_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.553    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[64]_i_2_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.667 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.667    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[68]_i_2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.781 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.781    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[72]_i_2_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[76]_i_2_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.009    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[80]_i_2_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.123    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[84]_i_2_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.237    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[88]_i_2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[92]_i_2_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.465    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[96]_i_2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.579 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.579    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[100]_i_2_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.693 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.693    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[104]_i_2_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.807 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.807    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[108]_i_2_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.921 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.921    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[112]_i_2_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.035 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.035    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[116]_i_2_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.149 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.149    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[120]_i_2_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.263    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[124]_i_2_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.377 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[128]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/CO[0]
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.648 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[255]_i_8/CO[0]
                         net (fo=131, routed)         1.489    11.137    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[255]_i_8_n_3
    SLICE_X38Y86         LUT3 (Prop_lut3_I1_O)        0.373    11.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[255]_i_4/O
                         net (fo=128, routed)         1.608    13.118    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[255]_i_4_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I1_O)        0.124    13.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[133]_i_1/O
                         net (fo=1, routed)           0.000    13.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[133]_i_1_n_0
    SLICE_X35Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.469     9.648    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/clk
    SLICE_X35Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[133]/C
                         clock pessimism              0.115     9.763    
                         clock uncertainty           -0.111     9.652    
    SLICE_X35Y70         FDCE (Setup_fdce_C_D)        0.031     9.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[133]
  -------------------------------------------------------------------
                         required time                          9.683    
                         arrival time                         -13.242    
  -------------------------------------------------------------------
                         slack                                 -3.559    

Slack (VIOLATED) :        -3.532ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[134]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.250ns  (logic 5.438ns (53.056%)  route 4.812ns (46.944%))
  Logic Levels:           35  (CARRY4=32 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 9.647 - 7.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.718     3.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X63Y29         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.419     3.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][4]/Q
                         net (fo=37, routed)          1.694     5.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/key_n[4]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.299     5.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/mod_mult/partial_res[8]_i_6/O
                         net (fo=1, routed)           0.000     5.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio_n_298
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.956 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.956    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[8]_i_2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.070 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.070    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[12]_i_2_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.184 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.184    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[16]_i_2_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.298 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.298    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[20]_i_2_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.412 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.412    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[24]_i_2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.526 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.526    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[28]_i_2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.640 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.640    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[32]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.754    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[36]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.868    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[40]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.982    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[44]_i_2_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.096    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[48]_i_2_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.210    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[52]_i_2_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.325    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[56]_i_2_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.439    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[60]_i_2_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.553    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[64]_i_2_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.667 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.667    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[68]_i_2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.781 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.781    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[72]_i_2_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[76]_i_2_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.009    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[80]_i_2_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.123    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[84]_i_2_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.237    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[88]_i_2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[92]_i_2_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.465    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[96]_i_2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.579 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.579    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[100]_i_2_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.693 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.693    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[104]_i_2_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.807 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.807    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[108]_i_2_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.921 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.921    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[112]_i_2_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.035 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.035    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[116]_i_2_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.149 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.149    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[120]_i_2_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.263    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[124]_i_2_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.377 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[128]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/CO[0]
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.648 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[255]_i_8/CO[0]
                         net (fo=131, routed)         1.489    11.137    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[255]_i_8_n_3
    SLICE_X38Y86         LUT3 (Prop_lut3_I1_O)        0.373    11.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[255]_i_4/O
                         net (fo=128, routed)         1.628    13.138    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[255]_i_4_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.262 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[134]_i_1/O
                         net (fo=1, routed)           0.000    13.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[134]_i_1_n_0
    SLICE_X38Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.468     9.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/clk
    SLICE_X38Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[134]/C
                         clock pessimism              0.115     9.762    
                         clock uncertainty           -0.111     9.651    
    SLICE_X38Y69         FDCE (Setup_fdce_C_D)        0.079     9.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[134]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                         -13.262    
  -------------------------------------------------------------------
                         slack                                 -3.532    

Slack (VIOLATED) :        -3.514ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res_reg[160]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.178ns  (logic 5.456ns (53.604%)  route 4.722ns (46.396%))
  Logic Levels:           35  (CARRY4=32 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 9.641 - 7.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.718     3.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X63Y29         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.419     3.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][4]/Q
                         net (fo=37, routed)          1.324     4.755    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/key_n[4]
    SLICE_X67Y24         LUT4 (Prop_lut4_I0_O)        0.299     5.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/mod_mult/partial_res[8]_i_5__1/O
                         net (fo=1, routed)           0.000     5.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio_n_1063
    SLICE_X67Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.604 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[8]_i_2__1/CO[3]
                         net (fo=1, routed)           0.009     5.613    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[8]_i_2__1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[12]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.727    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[12]_i_2__1_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.841 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[16]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.841    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[16]_i_2__1_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[20]_i_2__1_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.069 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.069    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[24]_i_2__1_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.183    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[28]_i_2__1_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.297    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[32]_i_2__1_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.411    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[36]_i_2__1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[40]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.525    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[40]_i_2__1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[44]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.639    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[44]_i_2__1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[48]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.753    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[48]_i_2__1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[52]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.867    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[52]_i_2__1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[56]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.981    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[56]_i_2__1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[60]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.095    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[60]_i_2__1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[64]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[64]_i_2__1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[68]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.323    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[68]_i_2__1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[72]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.437    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[72]_i_2__1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[76]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.551    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[76]_i_2__1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[80]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.665    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[80]_i_2__1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[84]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.779    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[84]_i_2__1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[88]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.893    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[88]_i_2__1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[92]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.007    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[92]_i_2__1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[96]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.121    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[96]_i_2__1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[100]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.235    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[100]_i_2__1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.349 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[104]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.349    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[104]_i_2__1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.463 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[108]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     8.464    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[108]_i_2__1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.578 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[112]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.578    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[112]_i_2__1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.692 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[116]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.692    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[116]_i_2__1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.806 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[120]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.806    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[120]_i_2__1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.920 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[124]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.920    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[124]_i_2__1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.034 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[128]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.034    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res[129]_i_2__1_0[0]
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res_reg[255]_i_8__1/CO[0]
                         net (fo=134, routed)         1.703    11.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res_reg[255]_i_8__1_n_3
    SLICE_X66Y90         LUT3 (Prop_lut3_I1_O)        0.373    11.381 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res[255]_i_4__1/O
                         net (fo=121, routed)         1.685    13.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res[255]_i_4__1_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I1_O)        0.124    13.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res[160]_i_1__3/O
                         net (fo=1, routed)           0.000    13.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res[160]_i_1__3_n_0
    SLICE_X52Y87         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.462     9.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/clk
    SLICE_X52Y87         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res_reg[160]/C
                         clock pessimism              0.115     9.756    
                         clock uncertainty           -0.111     9.645    
    SLICE_X52Y87         FDCE (Setup_fdce_C_D)        0.031     9.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res_reg[160]
  -------------------------------------------------------------------
                         required time                          9.676    
                         arrival time                         -13.190    
  -------------------------------------------------------------------
                         slack                                 -3.514    

Slack (VIOLATED) :        -3.502ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[147]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.164ns  (logic 5.438ns (53.503%)  route 4.726ns (46.497%))
  Logic Levels:           35  (CARRY4=32 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 9.641 - 7.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.718     3.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X63Y29         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.419     3.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][4]/Q
                         net (fo=37, routed)          1.694     5.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/key_n[4]
    SLICE_X37Y37         LUT4 (Prop_lut4_I2_O)        0.299     5.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/mod_mult/partial_res[8]_i_6/O
                         net (fo=1, routed)           0.000     5.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio_n_298
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.956 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.956    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[8]_i_2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.070 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.070    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[12]_i_2_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.184 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.184    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[16]_i_2_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.298 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.298    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[20]_i_2_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.412 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.412    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[24]_i_2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.526 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.526    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[28]_i_2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.640 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.640    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[32]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.754    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[36]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.868    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[40]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.982    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[44]_i_2_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.096    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[48]_i_2_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.210    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[52]_i_2_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.325    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[56]_i_2_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.439    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[60]_i_2_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.553    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[64]_i_2_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.667 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.667    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[68]_i_2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.781 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.781    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[72]_i_2_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[76]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[76]_i_2_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[80]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.009    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[80]_i_2_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[84]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.123    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[84]_i_2_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[88]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.237    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[88]_i_2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[92]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.351    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[92]_i_2_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[96]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.465    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[96]_i_2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.579 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[100]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.579    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[100]_i_2_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.693 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[104]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.693    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[104]_i_2_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.807 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[108]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.807    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[108]_i_2_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.921 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[112]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.921    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[112]_i_2_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.035 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[116]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.035    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[116]_i_2_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.149 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[120]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.149    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[120]_i_2_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[124]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.263    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[124]_i_2_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.377 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[128]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.377    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/CO[0]
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.648 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[255]_i_8/CO[0]
                         net (fo=131, routed)         1.489    11.137    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[255]_i_8_n_3
    SLICE_X38Y86         LUT3 (Prop_lut3_I1_O)        0.373    11.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[255]_i_4/O
                         net (fo=128, routed)         1.542    13.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[255]_i_4_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I1_O)        0.124    13.176 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[147]_i_1/O
                         net (fo=1, routed)           0.000    13.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[147]_i_1_n_0
    SLICE_X37Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.462     9.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/clk
    SLICE_X37Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[147]/C
                         clock pessimism              0.115     9.756    
                         clock uncertainty           -0.111     9.645    
    SLICE_X37Y75         FDCE (Setup_fdce_C_D)        0.029     9.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[147]
  -------------------------------------------------------------------
                         required time                          9.674    
                         arrival time                         -13.176    
  -------------------------------------------------------------------
                         slack                                 -3.502    

Slack (VIOLATED) :        -3.494ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.201ns  (logic 5.425ns (53.179%)  route 4.776ns (46.821%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 9.674 - 7.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.708     3.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X67Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDRE (Prop_fdre_C_Q)         0.456     3.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[4][2]/Q
                         net (fo=73, routed)          1.766     5.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/key_n[130]
    SLICE_X33Y72         LUT2 (Prop_lut2_I1_O)        0.124     5.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/i___792/O
                         net (fo=1, routed)           0.000     5.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_527
    SLICE_X33Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.898 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[132]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.898    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[132]_i_6_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.012 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[136]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.012    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[136]_i_6_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.126 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[140]_i_6/CO[3]
                         net (fo=1, routed)           0.009     6.135    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[140]_i_6_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.249 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[144]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.249    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[144]_i_6_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.363 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[148]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.363    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[148]_i_6_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.477 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[152]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.477    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[152]_i_6_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.591 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[156]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.591    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[156]_i_6_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.705 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[160]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.705    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[160]_i_6_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.819 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[164]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.819    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[164]_i_6_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[168]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.933    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[168]_i_6_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[172]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.047    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[172]_i_6_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[176]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.161    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[176]_i_6_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[180]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.275    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[180]_i_6_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[184]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.389    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[184]_i_6_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[188]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.503    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[188]_i_6_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.617 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[192]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.617    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[192]_i_6_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.731 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[196]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.731    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[196]_i_6_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.845 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[200]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.845    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[200]_i_6_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.959 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[204]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.959    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[204]_i_6_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[208]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.073    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[208]_i_6_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.187 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[212]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.187    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[212]_i_6_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.301 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[216]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.301    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[216]_i_6_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.415 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[220]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.415    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[220]_i_6_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.529 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[224]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.529    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[224]_i_6_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.643 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[228]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.643    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[228]_i_6_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.757 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[232]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.757    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[232]_i_6_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.871 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[236]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.871    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[236]_i_6_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.985 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[240]_i_6/CO[3]
                         net (fo=1, routed)           0.001     8.985    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[240]_i_6_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.099 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[244]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.099    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[244]_i_6_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.213 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[248]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.213    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[248]_i_6_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.327 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[252]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.327    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[252]_i_6_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[255]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[127]_i_4_1[0]
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.775 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[255]_i_14/O[1]
                         net (fo=2, routed)           1.565    11.340    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[255]_i_14_n_6
    SLICE_X34Y69         LUT3 (Prop_lut3_I0_O)        0.303    11.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[127]_i_4/O
                         net (fo=128, routed)         1.436    13.079    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/module_blakley10_in[258]
    SLICE_X40Y44         LUT6 (Prop_lut6_I3_O)        0.124    13.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[32]_i_1/O
                         net (fo=1, routed)           0.000    13.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[32]_i_1_n_0
    SLICE_X40Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.495     9.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/clk
    SLICE_X40Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[32]/C
                         clock pessimism              0.115     9.789    
                         clock uncertainty           -0.111     9.679    
    SLICE_X40Y44         FDCE (Setup_fdce_C_D)        0.031     9.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[32]
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                         -13.203    
  -------------------------------------------------------------------
                         slack                                 -3.494    

Slack (VIOLATED) :        -3.492ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.263ns  (logic 5.438ns (52.984%)  route 4.825ns (47.016%))
  Logic Levels:           35  (CARRY4=32 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 9.740 - 7.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.708     3.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X66Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y65         FDRE (Prop_fdre_C_Q)         0.518     3.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[4][6]/Q
                         net (fo=73, routed)          1.664     5.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/key_n[134]
    SLICE_X92Y75         LUT2 (Prop_lut2_I1_O)        0.124     5.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/i___800/O
                         net (fo=1, routed)           0.000     5.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_5191
    SLICE_X92Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.841 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[136]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     5.841    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[136]_i_6__5_n_0
    SLICE_X92Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.958 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[140]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     5.958    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[140]_i_6__5_n_0
    SLICE_X92Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.075 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[144]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     6.075    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[144]_i_6__5_n_0
    SLICE_X92Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.192 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[148]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     6.192    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[148]_i_6__5_n_0
    SLICE_X92Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.309 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[152]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     6.309    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[152]_i_6__5_n_0
    SLICE_X92Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.426 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[156]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     6.426    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[156]_i_6__5_n_0
    SLICE_X92Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.543 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[160]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     6.543    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[160]_i_6__5_n_0
    SLICE_X92Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.660 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[164]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     6.660    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[164]_i_6__5_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.777 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[168]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     6.777    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[168]_i_6__5_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.894 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[172]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     6.894    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[172]_i_6__5_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.011 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[176]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.011    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[176]_i_6__5_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.128 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[180]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.128    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[180]_i_6__5_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.245 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[184]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.245    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[184]_i_6__5_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.362 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[188]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.362    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[188]_i_6__5_n_0
    SLICE_X92Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.479 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[192]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.479    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[192]_i_6__5_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.596 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[196]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.596    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[196]_i_6__5_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[200]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.713    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[200]_i_6__5_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.830 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[204]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.830    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[204]_i_6__5_n_0
    SLICE_X92Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[208]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     7.947    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[208]_i_6__5_n_0
    SLICE_X92Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.064 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[212]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     8.064    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[212]_i_6__5_n_0
    SLICE_X92Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.181 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[216]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     8.181    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[216]_i_6__5_n_0
    SLICE_X92Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.298 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[220]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     8.298    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[220]_i_6__5_n_0
    SLICE_X92Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.415 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[224]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     8.415    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[224]_i_6__5_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.532 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[228]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     8.532    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[228]_i_6__5_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.649 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[232]_i_6__5/CO[3]
                         net (fo=1, routed)           0.001     8.650    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[232]_i_6__5_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.767 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[236]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     8.767    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[236]_i_6__5_n_0
    SLICE_X92Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.884 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[240]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     8.884    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[240]_i_6__5_n_0
    SLICE_X92Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.001 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[244]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     9.001    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[244]_i_6__5_n_0
    SLICE_X92Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.118 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[248]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     9.118    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[248]_i_6__5_n_0
    SLICE_X92Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.235 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[252]_i_6__5/CO[3]
                         net (fo=1, routed)           0.000     9.235    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[252]_i_6__5_n_0
    SLICE_X92Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.352 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[255]_i_12__5/CO[3]
                         net (fo=1, routed)           0.000     9.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res[127]_i_4__5_1[0]
    SLICE_X92Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_reg[255]_i_14__5/O[1]
                         net (fo=2, routed)           2.199    11.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_reg[255]_i_14__5_n_6
    SLICE_X74Y47         LUT3 (Prop_lut3_I0_O)        0.306    12.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res[127]_i_4__5/O
                         net (fo=128, routed)         0.962    13.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/module_blakley10_in[258]
    SLICE_X78Y44         LUT6 (Prop_lut6_I3_O)        0.124    13.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res[12]_i_1__11/O
                         net (fo=1, routed)           0.000    13.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res[12]_i_1__11_n_0
    SLICE_X78Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.561     9.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/clk
    SLICE_X78Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_reg[12]/C
                         clock pessimism              0.115     9.855    
                         clock uncertainty           -0.111     9.745    
    SLICE_X78Y44         FDCE (Setup_fdce_C_D)        0.029     9.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_reg[12]
  -------------------------------------------------------------------
                         required time                          9.774    
                         arrival time                         -13.265    
  -------------------------------------------------------------------
                         slack                                 -3.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[3][255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[0][255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.262%)  route 0.172ns (53.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.628     0.964    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y117        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[3][255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_fdce_C_Q)         0.148     1.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[3][255]/Q
                         net (fo=2, routed)           0.172     1.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[0][255]_0[255]
    SLICE_X49Y117        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[0][255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.902     1.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/clk
    SLICE_X49Y117        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[0][255]/C
                         clock pessimism             -0.039     1.229    
    SLICE_X49Y117        FDCE (Hold_fdce_C_D)         0.025     1.254    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[0][255]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[3][254]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[0][254]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.864%)  route 0.175ns (54.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.628     0.964    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y117        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[3][254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_fdce_C_Q)         0.148     1.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[3][254]/Q
                         net (fo=2, routed)           0.175     1.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[0][255]_0[254]
    SLICE_X49Y117        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[0][254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.902     1.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/clk
    SLICE_X49Y117        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[0][254]/C
                         clock pessimism             -0.039     1.229    
    SLICE_X49Y117        FDCE (Hold_fdce_C_D)         0.022     1.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[0][254]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.589     0.924    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X15Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.121    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X14Y31         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.856     1.222    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X14Y31         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.284     0.938    
    SLICE_X14Y31         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.084    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1068]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.596     0.932    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X19Y47         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1068]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1068]/Q
                         net (fo=1, routed)           0.056     1.128    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X18Y47         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.866     1.232    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X18Y47         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.287     0.945    
    SLICE_X18Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.092    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.586     0.922    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X9Y21          FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/Q
                         net (fo=1, routed)           0.056     1.118    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIA0
    SLICE_X8Y21          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.853     1.219    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X8Y21          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
                         clock pessimism             -0.284     0.934    
    SLICE_X8Y21          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.081    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.620     0.956    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X5Y33          FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.097 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/Q
                         net (fo=1, routed)           0.056     1.152    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X4Y33          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.887     1.253    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X4Y33          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.284     0.969    
    SLICE_X4Y33          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.115    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[4][168]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/partial_res_reg[168]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.516%)  route 0.155ns (45.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.691     1.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X105Y100       FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[4][168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y100       FDCE (Prop_fdce_C_Q)         0.141     1.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[4][168]/Q
                         net (fo=2, routed)           0.155     1.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[255]_5[168]
    SLICE_X102Y99        LUT6 (Prop_lut6_I2_O)        0.045     1.368 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[168]_i_1__8/O
                         net (fo=1, routed)           0.000     1.368    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult_n_1387
    SLICE_X102Y99        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/partial_res_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.879     1.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/clk
    SLICE_X102Y99        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/partial_res_reg[168]/C
                         clock pessimism             -0.035     1.210    
    SLICE_X102Y99        FDCE (Hold_fdce_C_D)         0.121     1.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/partial_res_reg[168]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.893%)  route 0.275ns (66.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.596     0.932    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X19Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.141     1.073 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[22]/Q
                         net (fo=1, routed)           0.275     1.348    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[22]
    RAMB36_X0Y0          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.908     1.274    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     1.011    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[22])
                                                      0.296     1.307    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1081]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.586%)  route 0.250ns (60.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.594     0.930    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X16Y40         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1081]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.164     1.094 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1081]/Q
                         net (fo=1, routed)           0.250     1.344    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[22]
    RAMB36_X1Y8          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.904     1.270    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y8          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     1.007    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[22])
                                                      0.296     1.303    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1065]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.190%)  route 0.254ns (60.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.594     0.930    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X16Y40         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1065]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.164     1.094 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1065]/Q
                         net (fo=1, routed)           0.254     1.348    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB36_X1Y8          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.904     1.270    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y8          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     1.007    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[6])
                                                      0.296     1.303    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB36_X1Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB36_X1Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB36_X0Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB36_X0Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         7.000       4.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         7.000       6.000      SLICE_X2Y5      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         7.000       6.000      SLICE_X0Y10     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         7.000       6.000      SLICE_X0Y9      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         7.000       6.000      SLICE_X0Y10     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         7.000       6.000      SLICE_X0Y10     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y34     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y34     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y34     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y34     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y34     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y34     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y34     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y34     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y34     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y34     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y34     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y34     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y34     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y34     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y34     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y34     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y34     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y34     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y34     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X8Y34     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.955ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/curr_state_reg[1]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 0.681ns (11.147%)  route 5.428ns (88.853%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 9.875 - 7.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.596     4.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y146        LUT1 (Prop_lut1_I0_O)        0.124     4.313 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           2.746     7.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.160 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34915, routed)       2.086     9.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X106Y12        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/curr_state_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.696     9.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/clk
    SLICE_X106Y12        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/curr_state_reg[1]_rep/C
                         clock pessimism              0.115     9.990    
                         clock uncertainty           -0.111     9.880    
    SLICE_X106Y12        FDCE (Recov_fdce_C_CLR)     -0.405     9.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/curr_state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][102]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 0.681ns (11.149%)  route 5.427ns (88.851%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 9.875 - 7.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.596     4.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y146        LUT1 (Prop_lut1_I0_O)        0.124     4.313 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           2.746     7.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.160 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34915, routed)       2.085     9.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X106Y35        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][102]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.695     9.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/clk
    SLICE_X106Y35        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][102]/C
                         clock pessimism              0.115     9.989    
                         clock uncertainty           -0.111     9.879    
    SLICE_X106Y35        FDCE (Recov_fdce_C_CLR)     -0.405     9.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][102]
  -------------------------------------------------------------------
                         required time                          9.474    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][106]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 0.681ns (11.149%)  route 5.427ns (88.851%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 9.875 - 7.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.596     4.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y146        LUT1 (Prop_lut1_I0_O)        0.124     4.313 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           2.746     7.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.160 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34915, routed)       2.085     9.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X106Y35        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][106]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.695     9.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/clk
    SLICE_X106Y35        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][106]/C
                         clock pessimism              0.115     9.989    
                         clock uncertainty           -0.111     9.879    
    SLICE_X106Y35        FDCE (Recov_fdce_C_CLR)     -0.405     9.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][106]
  -------------------------------------------------------------------
                         required time                          9.474    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][107]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 0.681ns (11.149%)  route 5.427ns (88.851%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 9.875 - 7.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.596     4.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y146        LUT1 (Prop_lut1_I0_O)        0.124     4.313 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           2.746     7.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.160 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34915, routed)       2.085     9.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X106Y35        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][107]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.695     9.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/clk
    SLICE_X106Y35        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][107]/C
                         clock pessimism              0.115     9.989    
                         clock uncertainty           -0.111     9.879    
    SLICE_X106Y35        FDCE (Recov_fdce_C_CLR)     -0.405     9.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][107]
  -------------------------------------------------------------------
                         required time                          9.474    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][108]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 0.681ns (11.149%)  route 5.427ns (88.851%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 9.875 - 7.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.596     4.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y146        LUT1 (Prop_lut1_I0_O)        0.124     4.313 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           2.746     7.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.160 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34915, routed)       2.085     9.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X106Y35        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][108]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.695     9.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/clk
    SLICE_X106Y35        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][108]/C
                         clock pessimism              0.115     9.989    
                         clock uncertainty           -0.111     9.879    
    SLICE_X106Y35        FDCE (Recov_fdce_C_CLR)     -0.405     9.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][108]
  -------------------------------------------------------------------
                         required time                          9.474    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][109]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 0.681ns (11.149%)  route 5.427ns (88.851%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 9.875 - 7.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.596     4.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y146        LUT1 (Prop_lut1_I0_O)        0.124     4.313 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           2.746     7.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.160 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34915, routed)       2.085     9.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X106Y35        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][109]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.695     9.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/clk
    SLICE_X106Y35        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][109]/C
                         clock pessimism              0.115     9.989    
                         clock uncertainty           -0.111     9.879    
    SLICE_X106Y35        FDCE (Recov_fdce_C_CLR)     -0.405     9.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][109]
  -------------------------------------------------------------------
                         required time                          9.474    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][110]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 0.681ns (11.149%)  route 5.427ns (88.851%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 9.875 - 7.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.596     4.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y146        LUT1 (Prop_lut1_I0_O)        0.124     4.313 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           2.746     7.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.160 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34915, routed)       2.085     9.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X106Y35        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][110]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.695     9.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/clk
    SLICE_X106Y35        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][110]/C
                         clock pessimism              0.115     9.989    
                         clock uncertainty           -0.111     9.879    
    SLICE_X106Y35        FDCE (Recov_fdce_C_CLR)     -0.405     9.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][110]
  -------------------------------------------------------------------
                         required time                          9.474    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][99]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 0.681ns (11.149%)  route 5.427ns (88.851%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 9.875 - 7.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.596     4.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y146        LUT1 (Prop_lut1_I0_O)        0.124     4.313 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           2.746     7.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.160 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34915, routed)       2.085     9.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X106Y35        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][99]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.695     9.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/clk
    SLICE_X106Y35        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][99]/C
                         clock pessimism              0.115     9.989    
                         clock uncertainty           -0.111     9.879    
    SLICE_X106Y35        FDCE (Recov_fdce_C_CLR)     -0.405     9.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[1][99]
  -------------------------------------------------------------------
                         required time                          9.474    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[3][107]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 0.681ns (11.147%)  route 5.428ns (88.853%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 9.875 - 7.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.596     4.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y146        LUT1 (Prop_lut1_I0_O)        0.124     4.313 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           2.746     7.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.160 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34915, routed)       2.086     9.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X106Y37        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[3][107]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.696     9.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/clk
    SLICE_X106Y37        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[3][107]/C
                         clock pessimism              0.115     9.990    
                         clock uncertainty           -0.111     9.880    
    SLICE_X106Y37        FDCE (Recov_fdce_C_CLR)     -0.405     9.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[3][107]
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[3][113]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 0.681ns (11.147%)  route 5.428ns (88.853%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 9.875 - 7.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.596     4.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y146        LUT1 (Prop_lut1_I0_O)        0.124     4.313 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           2.746     7.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.160 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34915, routed)       2.086     9.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X106Y37        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[3][113]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     8.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.696     9.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/clk
    SLICE_X106Y37        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[3][113]/C
                         clock pessimism              0.115     9.990    
                         clock uncertainty           -0.111     9.880    
    SLICE_X106Y37        FDCE (Recov_fdce_C_CLR)     -0.405     9.475    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[3][113]
  -------------------------------------------------------------------
                         required time                          9.475    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  0.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.955ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[80]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.212ns (9.801%)  route 1.951ns (90.199%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.221     1.336    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y146        LUT1 (Prop_lut1_I0_O)        0.045     1.381 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           1.027     2.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.434 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34915, routed)       0.703     3.137    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X108Y0         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.913     1.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X108Y0         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[80]/C
                         clock pessimism             -0.030     1.249    
    SLICE_X108Y0         FDCE (Remov_fdce_C_CLR)     -0.067     1.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             1.957ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[69]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.212ns (10.042%)  route 1.899ns (89.958%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.221     1.336    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y146        LUT1 (Prop_lut1_I0_O)        0.045     1.381 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           1.027     2.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.434 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34915, routed)       0.651     3.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X82Y49         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.859     1.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X82Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[69]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X82Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[70]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.212ns (10.042%)  route 1.899ns (89.958%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.221     1.336    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y146        LUT1 (Prop_lut1_I0_O)        0.045     1.381 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           1.027     2.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.434 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34915, routed)       0.651     3.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X82Y49         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.859     1.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X82Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[70]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X82Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[71]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.212ns (10.042%)  route 1.899ns (89.958%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.221     1.336    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y146        LUT1 (Prop_lut1_I0_O)        0.045     1.381 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           1.027     2.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.434 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34915, routed)       0.651     3.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X82Y49         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.859     1.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X82Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[71]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X82Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[71]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[72]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.212ns (10.042%)  route 1.899ns (89.958%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.221     1.336    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y146        LUT1 (Prop_lut1_I0_O)        0.045     1.381 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           1.027     2.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.434 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34915, routed)       0.651     3.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X82Y49         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[72]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.859     1.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X82Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[72]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X82Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[72]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/pwr_message_reg[1][74]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.212ns (10.014%)  route 1.905ns (89.986%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.221     1.336    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y146        LUT1 (Prop_lut1_I0_O)        0.045     1.381 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           1.027     2.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.434 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34915, routed)       0.657     3.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X20Y47         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/pwr_message_reg[1][74]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.865     1.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/clk
    SLICE_X20Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/pwr_message_reg[1][74]/C
                         clock pessimism             -0.030     1.201    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/pwr_message_reg[1][74]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/pwr_message_reg[1][79]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.212ns (10.014%)  route 1.905ns (89.986%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.221     1.336    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y146        LUT1 (Prop_lut1_I0_O)        0.045     1.381 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           1.027     2.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.434 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34915, routed)       0.657     3.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X20Y47         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/pwr_message_reg[1][79]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.865     1.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/clk
    SLICE_X20Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/pwr_message_reg[1][79]/C
                         clock pessimism             -0.030     1.201    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/pwr_message_reg[1][79]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/pwr_message_reg[6][127]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.212ns (10.018%)  route 1.904ns (89.982%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.221     1.336    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y146        LUT1 (Prop_lut1_I0_O)        0.045     1.381 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           1.027     2.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.434 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34915, routed)       0.656     3.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X20Y44         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/pwr_message_reg[6][127]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.864     1.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/clk
    SLICE_X20Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/pwr_message_reg[6][127]/C
                         clock pessimism             -0.030     1.200    
    SLICE_X20Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/pwr_message_reg[6][127]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/pwr_message_reg[6][71]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.212ns (10.018%)  route 1.904ns (89.982%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.221     1.336    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y146        LUT1 (Prop_lut1_I0_O)        0.045     1.381 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           1.027     2.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.434 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34915, routed)       0.656     3.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X20Y44         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/pwr_message_reg[6][71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.864     1.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/clk
    SLICE_X20Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/pwr_message_reg[6][71]/C
                         clock pessimism             -0.030     1.200    
    SLICE_X20Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/pwr_message_reg[6][71]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/pwr_message_reg[6][76]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.212ns (10.018%)  route 1.904ns (89.982%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.221     1.336    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y146        LUT1 (Prop_lut1_I0_O)        0.045     1.381 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           1.027     2.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.434 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34915, routed)       0.656     3.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X20Y44         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/pwr_message_reg[6][76]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.864     1.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/clk
    SLICE_X20Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/pwr_message_reg[6][76]/C
                         clock pessimism             -0.030     1.200    
    SLICE_X20Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.133    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/pwr_message_reg[6][76]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  1.957    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.909ns  (logic 0.124ns (3.172%)  route 3.785ns (96.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.108ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.491     3.491    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y149        LUT1 (Prop_lut1_I0_O)        0.124     3.615 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.294     3.909    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X45Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.653     2.832    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.045ns (2.791%)  route 1.567ns (97.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.108ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.463     1.463    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y149        LUT1 (Prop_lut1_I0_O)        0.045     1.508 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.104     1.612    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X45Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.911     1.277    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y149        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.746ns  (logic 0.580ns (7.488%)  route 7.166ns (92.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           6.113     9.706    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X14Y13         LUT1 (Prop_lut1_I0_O)        0.124     9.830 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           1.052    10.883    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X0Y10          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.657     2.836    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X0Y10          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.855ns  (logic 0.456ns (7.789%)  route 5.399ns (92.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.399     8.992    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X21Y15         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.573     2.752    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X21Y15         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 0.672ns (16.403%)  route 3.425ns (83.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y5           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.852     6.502    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y25         LUT1 (Prop_lut1_I0_O)        0.154     6.656 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.573     7.229    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y25         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.563     2.742    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y25         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 0.672ns (16.403%)  route 3.425ns (83.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y5           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.852     6.502    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y25         LUT1 (Prop_lut1_I0_O)        0.154     6.656 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.573     7.229    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y25         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.563     2.742    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y25         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 0.672ns (16.403%)  route 3.425ns (83.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y5           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.852     6.502    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y25         LUT1 (Prop_lut1_I0_O)        0.154     6.656 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.573     7.229    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y25         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.563     2.742    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y25         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.039ns  (logic 0.642ns (15.894%)  route 3.397ns (84.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y5           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.852     6.502    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.626 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.545     7.171    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y25         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.563     2.742    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y25         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.039ns  (logic 0.642ns (15.894%)  route 3.397ns (84.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y5           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.852     6.502    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.626 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.545     7.171    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y25         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.563     2.742    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y25         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.039ns  (logic 0.642ns (15.894%)  route 3.397ns (84.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y5           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.852     6.502    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.626 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.545     7.171    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y25         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.563     2.742    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y25         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.622ns  (logic 0.642ns (17.724%)  route 2.980ns (82.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y5           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.453     6.103    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X11Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.227 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.528     6.754    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X11Y34         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.575     2.754    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y34         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.622ns  (logic 0.642ns (17.724%)  route 2.980ns (82.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y5           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.453     6.103    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X11Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.227 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.528     6.754    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X11Y34         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       1.575     2.754    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y34         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.574%)  route 0.319ns (60.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y5           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.125 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.160     1.284    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.329 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.159     1.489    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X3Y4           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y4           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.574%)  route 0.319ns (60.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y5           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.125 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.160     1.284    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.329 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.159     1.489    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X3Y4           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y4           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.574%)  route 0.319ns (60.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y5           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.125 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.160     1.284    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.329 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.159     1.489    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X3Y4           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y4           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.213ns (38.760%)  route 0.337ns (61.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y5           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.125 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.160     1.284    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.049     1.333 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.510    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y4           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y4           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.213ns (38.760%)  route 0.337ns (61.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y5           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.125 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.160     1.284    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.049     1.333 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.510    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y4           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y4           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.213ns (38.760%)  route 0.337ns (61.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y5           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.125 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.160     1.284    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.049     1.333 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.510    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y4           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y4           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.885%)  route 0.426ns (75.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y146        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.426     1.541    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X33Y140        FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.910     1.276    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X33Y140        FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.209ns (26.388%)  route 0.583ns (73.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y5           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.125 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.380     1.504    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.045     1.549 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.203     1.753    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y9           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.893     1.259    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y9           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.209ns (26.388%)  route 0.583ns (73.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y5           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.125 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.380     1.504    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.045     1.549 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.203     1.753    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y9           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.893     1.259    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y9           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.209ns (26.388%)  route 0.583ns (73.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y5           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.125 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.380     1.504    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.045     1.549 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.203     1.753    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y9           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41886, routed)       0.893     1.259    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y9           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





