{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696569863875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696569863885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 05 23:24:23 2023 " "Processing started: Thu Oct 05 23:24:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696569863885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696569863885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica4 -c practica4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica4 -c practica4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696569863885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696569864584 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696569864584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prueba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenador_datos-Behavioral " "Found design unit 1: concatenador_datos-Behavioral" {  } { { "prueba.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/prueba.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696569875246 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenador_datos " "Found entity 1: concatenador_datos" {  } { { "prueba.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/prueba.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696569875246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696569875246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-Behavioral " "Found design unit 1: memoria-Behavioral" {  } { { "memoria.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/memoria.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696569875246 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/memoria.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696569875246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696569875246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica4 " "Found entity 1: practica4" {  } { { "practica4.bdf" "" { Schematic "D:/proyectosQuartus/PracticasOAC/Practica4/practica4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696569875348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696569875348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-Behavioral " "Found design unit 1: div_frec-Behavioral" {  } { { "div_frec.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/div_frec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696569875357 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/div_frec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696569875357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696569875357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register2-Behavioral " "Found design unit 1: register2-Behavioral" {  } { { "register2.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/register2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696569875357 ""} { "Info" "ISGN_ENTITY_NAME" "1 register2 " "Found entity 1: register2" {  } { { "register2.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/register2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696569875357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696569875357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-Behavioral " "Found design unit 1: divisor_datos-Behavioral" {  } { { "divisor_datos.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/divisor_datos.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696569875367 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "divisor_datos.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/divisor_datos.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696569875367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696569875367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-Behavioral " "Found design unit 1: mux4-Behavioral" {  } { { "mux4.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/mux4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696569875367 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/mux4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696569875367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696569875367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-Behavioral " "Found design unit 1: mux2-Behavioral" {  } { { "mux2.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/mux2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696569875367 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/mux2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696569875367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696569875367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-Behavioral " "Found design unit 1: mux2_1-Behavioral" {  } { { "mux2_1.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/mux2_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696569875377 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/mux2_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696569875377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696569875377 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica4 " "Elaborating entity \"practica4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696569875861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register2 register2:inst2 " "Elaborating entity \"register2\" for hierarchy \"register2:inst2\"" {  } { { "practica4.bdf" "inst2" { Schematic "D:/proyectosQuartus/PracticasOAC/Practica4/practica4.bdf" { { 144 232 472 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696569876663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:inst1 " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:inst1\"" {  } { { "practica4.bdf" "inst1" { Schematic "D:/proyectosQuartus/PracticasOAC/Practica4/practica4.bdf" { { 56 72 216 136 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696569876693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst8 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst8\"" {  } { { "practica4.bdf" "inst8" { Schematic "D:/proyectosQuartus/PracticasOAC/Practica4/practica4.bdf" { { 144 1312 1472 256 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696569876723 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O mux2.vhd(18) " "VHDL Process Statement warning at mux2.vhd(18): inferring latch(es) for signal or variable \"O\", which holds its previous value in one or more paths through the process" {  } { { "mux2.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/mux2.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1696569876723 "|practica4|mux2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[0\] mux2.vhd(18) " "Inferred latch for \"O\[0\]\" at mux2.vhd(18)" {  } { { "mux2.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/mux2.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696569876723 "|practica4|mux2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[1\] mux2.vhd(18) " "Inferred latch for \"O\[1\]\" at mux2.vhd(18)" {  } { { "mux2.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/mux2.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696569876723 "|practica4|mux2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[2\] mux2.vhd(18) " "Inferred latch for \"O\[2\]\" at mux2.vhd(18)" {  } { { "mux2.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/mux2.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696569876723 "|practica4|mux2:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:inst10 " "Elaborating entity \"mux4\" for hierarchy \"mux4:inst10\"" {  } { { "practica4.bdf" "inst10" { Schematic "D:/proyectosQuartus/PracticasOAC/Practica4/practica4.bdf" { { -24 1144 1280 120 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696569876723 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O mux4.vhd(21) " "VHDL Process Statement warning at mux4.vhd(21): inferring latch(es) for signal or variable \"O\", which holds its previous value in one or more paths through the process" {  } { { "mux4.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/mux4.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1696569876733 "|practica4|mux4:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O mux4.vhd(21) " "Inferred latch for \"O\" at mux4.vhd(21)" {  } { { "mux4.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/mux4.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696569876733 "|practica4|mux4:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos divisor_datos:inst5 " "Elaborating entity \"divisor_datos\" for hierarchy \"divisor_datos:inst5\"" {  } { { "practica4.bdf" "inst5" { Schematic "D:/proyectosQuartus/PracticasOAC/Practica4/practica4.bdf" { { 144 712 920 288 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696569876733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:inst " "Elaborating entity \"memoria\" for hierarchy \"memoria:inst\"" {  } { { "practica4.bdf" "inst" { Schematic "D:/proyectosQuartus/PracticasOAC/Practica4/practica4.bdf" { { 144 504 672 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696569876733 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_mem memoria.vhd(29) " "VHDL Process Statement warning at memoria.vhd(29): signal \"internal_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/memoria.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696569876743 "|practica4|memoria:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:inst9 " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:inst9\"" {  } { { "practica4.bdf" "inst9" { Schematic "D:/proyectosQuartus/PracticasOAC/Practica4/practica4.bdf" { { 288 1312 1472 400 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696569876743 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O mux2_1.vhd(19) " "VHDL Process Statement warning at mux2_1.vhd(19): inferring latch(es) for signal or variable \"O\", which holds its previous value in one or more paths through the process" {  } { { "mux2_1.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/mux2_1.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1696569876753 "|practica4|mux2_1:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[0\] mux2_1.vhd(19) " "Inferred latch for \"O\[0\]\" at mux2_1.vhd(19)" {  } { { "mux2_1.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/mux2_1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696569876753 "|practica4|mux2_1:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[1\] mux2_1.vhd(19) " "Inferred latch for \"O\[1\]\" at mux2_1.vhd(19)" {  } { { "mux2_1.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/mux2_1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696569876753 "|practica4|mux2_1:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[2\] mux2_1.vhd(19) " "Inferred latch for \"O\[2\]\" at mux2_1.vhd(19)" {  } { { "mux2_1.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/mux2_1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696569876753 "|practica4|mux2_1:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[3\] mux2_1.vhd(19) " "Inferred latch for \"O\[3\]\" at mux2_1.vhd(19)" {  } { { "mux2_1.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/mux2_1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696569876753 "|practica4|mux2_1:inst9"}
{ "Warning" "WSGN_MISMATCH_PORT" "prueba\[2\] divisor_datos divisor_datos:inst5 " "Port \"prueba\[2\]\" does not exist in entity definition of \"divisor_datos\".  The port's range differs between the entity definition and its actual instantiation, \"divisor_datos:inst5\"." {  } { { "practica4.bdf" "inst5" { Schematic "D:/proyectosQuartus/PracticasOAC/Practica4/practica4.bdf" { { 144 712 920 288 "inst5" "" } } } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1696569876845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4:inst10\|O " "LATCH primitive \"mux4:inst10\|O\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "D:/proyectosQuartus/PracticasOAC/Practica4/mux4.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1696569877426 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696569877997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696569879022 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696569879022 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696569879695 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696569879695 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696569879695 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696569879695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696569879735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 05 23:24:39 2023 " "Processing ended: Thu Oct 05 23:24:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696569879735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696569879735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696569879735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696569879735 ""}
