|top
clk8M => clk8M.IN1
rst_n => rst_n_buf[0].DATAIN
cpu1_rst_n << <VCC>
cpu1_spi_cs => cpu1_spi_cs.IN1
cpu1_spi_sck => cpu1_spi_sck.IN1
cpu1_spi_out => cpu1_spi_out.IN1
cpu1_spi_in << spi_slave_transceiver:spi_xver1.spi_miso
cpu1_uart1_tx => uart4_tx.DATAIN
cpu1_uart1_rx << uart4_rx.DB_MAX_OUTPUT_PORT_TYPE
cpu1_uart5_tx => uart3_tx.DATAIN
cpu1_uart5_rx << uart3_rx.DB_MAX_OUTPUT_PORT_TYPE
uart3_tx << cpu1_uart5_tx.DB_MAX_OUTPUT_PORT_TYPE
uart3_rx => cpu1_uart5_rx.DATAIN
uart4_tx << cpu1_uart1_tx.DB_MAX_OUTPUT_PORT_TYPE
uart4_rx => cpu1_uart1_rx.DATAIN
rc_pwm_in[0] => rc_pwm_in[0].IN1
rc_pwm_in[1] => rc_pwm_in[1].IN1
rc_pwm_in[2] => rc_pwm_in[2].IN1
rc_pwm_in[3] => rc_pwm_in[3].IN1
rc_pwm_in[4] => rc_pwm_in[4].IN1
rc_pwm_in[5] => rc_pwm_in[5].IN1
pwm_out[0] << pwm_gen_servo:pwm_gen_cpu.pwm_out
pwm_out[1] << pwm_gen_servo:pwm_gen_cpu.pwm_out
pwm_out[2] << pwm_gen_servo:pwm_gen_cpu.pwm_out
pwm_out[3] << pwm_gen_servo:pwm_gen_cpu.pwm_out
pwm_out[4] << pwm_gen_servo:pwm_gen_cpu.pwm_out
pwm_out[5] << pwm_gen_servo:pwm_gen_cpu.pwm_out
pwm_out[6] << pwm_gen_servo:pwm_gen_cpu.pwm_out
pwm_out[7] << pwm_gen_servo:pwm_gen_cpu.pwm_out
led << LessThan0.DB_MAX_OUTPUT_PORT_TYPE
board_id[0] => board_id[0].IN1
board_id[1] => board_id[1].IN1
board_id[2] => board_id[2].IN1
board_id[3] => board_id[3].IN1


|top|spi_slave_reg:spi_reg_cpu1
clk => tx_data[0]~reg0.CLK
clk => tx_data[1]~reg0.CLK
clk => tx_data[2]~reg0.CLK
clk => tx_data[3]~reg0.CLK
clk => tx_data[4]~reg0.CLK
clk => tx_data[5]~reg0.CLK
clk => tx_data[6]~reg0.CLK
clk => tx_data[7]~reg0.CLK
clk => tx_data[8]~reg0.CLK
clk => tx_data[9]~reg0.CLK
clk => tx_data[10]~reg0.CLK
clk => tx_data[11]~reg0.CLK
clk => tx_data[12]~reg0.CLK
clk => tx_data[13]~reg0.CLK
clk => tx_data[14]~reg0.CLK
clk => tx_data[15]~reg0.CLK
clk => reg_pwm_width_ch8[0]~reg0.CLK
clk => reg_pwm_width_ch8[1]~reg0.CLK
clk => reg_pwm_width_ch8[2]~reg0.CLK
clk => reg_pwm_width_ch8[3]~reg0.CLK
clk => reg_pwm_width_ch8[4]~reg0.CLK
clk => reg_pwm_width_ch8[5]~reg0.CLK
clk => reg_pwm_width_ch8[6]~reg0.CLK
clk => reg_pwm_width_ch8[7]~reg0.CLK
clk => reg_pwm_width_ch8[8]~reg0.CLK
clk => reg_pwm_width_ch8[9]~reg0.CLK
clk => reg_pwm_width_ch8[10]~reg0.CLK
clk => reg_pwm_width_ch8[11]~reg0.CLK
clk => reg_pwm_width_ch8[12]~reg0.CLK
clk => reg_pwm_width_ch8[13]~reg0.CLK
clk => reg_pwm_width_ch8[14]~reg0.CLK
clk => reg_pwm_width_ch8[15]~reg0.CLK
clk => reg_pwm_period8[0]~reg0.CLK
clk => reg_pwm_period8[1]~reg0.CLK
clk => reg_pwm_period8[2]~reg0.CLK
clk => reg_pwm_period8[3]~reg0.CLK
clk => reg_pwm_period8[4]~reg0.CLK
clk => reg_pwm_period8[5]~reg0.CLK
clk => reg_pwm_period8[6]~reg0.CLK
clk => reg_pwm_period8[7]~reg0.CLK
clk => reg_pwm_period8[8]~reg0.CLK
clk => reg_pwm_period8[9]~reg0.CLK
clk => reg_pwm_period8[10]~reg0.CLK
clk => reg_pwm_period8[11]~reg0.CLK
clk => reg_pwm_period8[12]~reg0.CLK
clk => reg_pwm_period8[13]~reg0.CLK
clk => reg_pwm_period8[14]~reg0.CLK
clk => reg_pwm_period8[15]~reg0.CLK
clk => reg_pwm_width_ch7[0]~reg0.CLK
clk => reg_pwm_width_ch7[1]~reg0.CLK
clk => reg_pwm_width_ch7[2]~reg0.CLK
clk => reg_pwm_width_ch7[3]~reg0.CLK
clk => reg_pwm_width_ch7[4]~reg0.CLK
clk => reg_pwm_width_ch7[5]~reg0.CLK
clk => reg_pwm_width_ch7[6]~reg0.CLK
clk => reg_pwm_width_ch7[7]~reg0.CLK
clk => reg_pwm_width_ch7[8]~reg0.CLK
clk => reg_pwm_width_ch7[9]~reg0.CLK
clk => reg_pwm_width_ch7[10]~reg0.CLK
clk => reg_pwm_width_ch7[11]~reg0.CLK
clk => reg_pwm_width_ch7[12]~reg0.CLK
clk => reg_pwm_width_ch7[13]~reg0.CLK
clk => reg_pwm_width_ch7[14]~reg0.CLK
clk => reg_pwm_width_ch7[15]~reg0.CLK
clk => reg_pwm_period7[0]~reg0.CLK
clk => reg_pwm_period7[1]~reg0.CLK
clk => reg_pwm_period7[2]~reg0.CLK
clk => reg_pwm_period7[3]~reg0.CLK
clk => reg_pwm_period7[4]~reg0.CLK
clk => reg_pwm_period7[5]~reg0.CLK
clk => reg_pwm_period7[6]~reg0.CLK
clk => reg_pwm_period7[7]~reg0.CLK
clk => reg_pwm_period7[8]~reg0.CLK
clk => reg_pwm_period7[9]~reg0.CLK
clk => reg_pwm_period7[10]~reg0.CLK
clk => reg_pwm_period7[11]~reg0.CLK
clk => reg_pwm_period7[12]~reg0.CLK
clk => reg_pwm_period7[13]~reg0.CLK
clk => reg_pwm_period7[14]~reg0.CLK
clk => reg_pwm_period7[15]~reg0.CLK
clk => reg_sonar_control[0]~reg0.CLK
clk => reg_sonar_control[1]~reg0.CLK
clk => reg_pwm_width_ch6[0]~reg0.CLK
clk => reg_pwm_width_ch6[1]~reg0.CLK
clk => reg_pwm_width_ch6[2]~reg0.CLK
clk => reg_pwm_width_ch6[3]~reg0.CLK
clk => reg_pwm_width_ch6[4]~reg0.CLK
clk => reg_pwm_width_ch6[5]~reg0.CLK
clk => reg_pwm_width_ch6[6]~reg0.CLK
clk => reg_pwm_width_ch6[7]~reg0.CLK
clk => reg_pwm_width_ch6[8]~reg0.CLK
clk => reg_pwm_width_ch6[9]~reg0.CLK
clk => reg_pwm_width_ch6[10]~reg0.CLK
clk => reg_pwm_width_ch6[11]~reg0.CLK
clk => reg_pwm_width_ch6[12]~reg0.CLK
clk => reg_pwm_width_ch6[13]~reg0.CLK
clk => reg_pwm_width_ch6[14]~reg0.CLK
clk => reg_pwm_width_ch6[15]~reg0.CLK
clk => reg_pwm_width_ch5[0]~reg0.CLK
clk => reg_pwm_width_ch5[1]~reg0.CLK
clk => reg_pwm_width_ch5[2]~reg0.CLK
clk => reg_pwm_width_ch5[3]~reg0.CLK
clk => reg_pwm_width_ch5[4]~reg0.CLK
clk => reg_pwm_width_ch5[5]~reg0.CLK
clk => reg_pwm_width_ch5[6]~reg0.CLK
clk => reg_pwm_width_ch5[7]~reg0.CLK
clk => reg_pwm_width_ch5[8]~reg0.CLK
clk => reg_pwm_width_ch5[9]~reg0.CLK
clk => reg_pwm_width_ch5[10]~reg0.CLK
clk => reg_pwm_width_ch5[11]~reg0.CLK
clk => reg_pwm_width_ch5[12]~reg0.CLK
clk => reg_pwm_width_ch5[13]~reg0.CLK
clk => reg_pwm_width_ch5[14]~reg0.CLK
clk => reg_pwm_width_ch5[15]~reg0.CLK
clk => reg_pwm_width_ch4[0]~reg0.CLK
clk => reg_pwm_width_ch4[1]~reg0.CLK
clk => reg_pwm_width_ch4[2]~reg0.CLK
clk => reg_pwm_width_ch4[3]~reg0.CLK
clk => reg_pwm_width_ch4[4]~reg0.CLK
clk => reg_pwm_width_ch4[5]~reg0.CLK
clk => reg_pwm_width_ch4[6]~reg0.CLK
clk => reg_pwm_width_ch4[7]~reg0.CLK
clk => reg_pwm_width_ch4[8]~reg0.CLK
clk => reg_pwm_width_ch4[9]~reg0.CLK
clk => reg_pwm_width_ch4[10]~reg0.CLK
clk => reg_pwm_width_ch4[11]~reg0.CLK
clk => reg_pwm_width_ch4[12]~reg0.CLK
clk => reg_pwm_width_ch4[13]~reg0.CLK
clk => reg_pwm_width_ch4[14]~reg0.CLK
clk => reg_pwm_width_ch4[15]~reg0.CLK
clk => reg_pwm_width_ch3[0]~reg0.CLK
clk => reg_pwm_width_ch3[1]~reg0.CLK
clk => reg_pwm_width_ch3[2]~reg0.CLK
clk => reg_pwm_width_ch3[3]~reg0.CLK
clk => reg_pwm_width_ch3[4]~reg0.CLK
clk => reg_pwm_width_ch3[5]~reg0.CLK
clk => reg_pwm_width_ch3[6]~reg0.CLK
clk => reg_pwm_width_ch3[7]~reg0.CLK
clk => reg_pwm_width_ch3[8]~reg0.CLK
clk => reg_pwm_width_ch3[9]~reg0.CLK
clk => reg_pwm_width_ch3[10]~reg0.CLK
clk => reg_pwm_width_ch3[11]~reg0.CLK
clk => reg_pwm_width_ch3[12]~reg0.CLK
clk => reg_pwm_width_ch3[13]~reg0.CLK
clk => reg_pwm_width_ch3[14]~reg0.CLK
clk => reg_pwm_width_ch3[15]~reg0.CLK
clk => reg_pwm_width_ch2[0]~reg0.CLK
clk => reg_pwm_width_ch2[1]~reg0.CLK
clk => reg_pwm_width_ch2[2]~reg0.CLK
clk => reg_pwm_width_ch2[3]~reg0.CLK
clk => reg_pwm_width_ch2[4]~reg0.CLK
clk => reg_pwm_width_ch2[5]~reg0.CLK
clk => reg_pwm_width_ch2[6]~reg0.CLK
clk => reg_pwm_width_ch2[7]~reg0.CLK
clk => reg_pwm_width_ch2[8]~reg0.CLK
clk => reg_pwm_width_ch2[9]~reg0.CLK
clk => reg_pwm_width_ch2[10]~reg0.CLK
clk => reg_pwm_width_ch2[11]~reg0.CLK
clk => reg_pwm_width_ch2[12]~reg0.CLK
clk => reg_pwm_width_ch2[13]~reg0.CLK
clk => reg_pwm_width_ch2[14]~reg0.CLK
clk => reg_pwm_width_ch2[15]~reg0.CLK
clk => reg_pwm_width_ch1[0]~reg0.CLK
clk => reg_pwm_width_ch1[1]~reg0.CLK
clk => reg_pwm_width_ch1[2]~reg0.CLK
clk => reg_pwm_width_ch1[3]~reg0.CLK
clk => reg_pwm_width_ch1[4]~reg0.CLK
clk => reg_pwm_width_ch1[5]~reg0.CLK
clk => reg_pwm_width_ch1[6]~reg0.CLK
clk => reg_pwm_width_ch1[7]~reg0.CLK
clk => reg_pwm_width_ch1[8]~reg0.CLK
clk => reg_pwm_width_ch1[9]~reg0.CLK
clk => reg_pwm_width_ch1[10]~reg0.CLK
clk => reg_pwm_width_ch1[11]~reg0.CLK
clk => reg_pwm_width_ch1[12]~reg0.CLK
clk => reg_pwm_width_ch1[13]~reg0.CLK
clk => reg_pwm_width_ch1[14]~reg0.CLK
clk => reg_pwm_width_ch1[15]~reg0.CLK
clk => reg_pwm_period[0]~reg0.CLK
clk => reg_pwm_period[1]~reg0.CLK
clk => reg_pwm_period[2]~reg0.CLK
clk => reg_pwm_period[3]~reg0.CLK
clk => reg_pwm_period[4]~reg0.CLK
clk => reg_pwm_period[5]~reg0.CLK
clk => reg_pwm_period[6]~reg0.CLK
clk => reg_pwm_period[7]~reg0.CLK
clk => reg_pwm_period[8]~reg0.CLK
clk => reg_pwm_period[9]~reg0.CLK
clk => reg_pwm_period[10]~reg0.CLK
clk => reg_pwm_period[11]~reg0.CLK
clk => reg_pwm_period[12]~reg0.CLK
clk => reg_pwm_period[13]~reg0.CLK
clk => reg_pwm_period[14]~reg0.CLK
clk => reg_pwm_period[15]~reg0.CLK
clk => reg_control[0]~reg0.CLK
clk => reg_control[1]~reg0.CLK
clk => reg_control[2]~reg0.CLK
clk => reg_control[3]~reg0.CLK
clk => reg_control[4]~reg0.CLK
clk => reg_control[5]~reg0.CLK
clk => reg_control[6]~reg0.CLK
clk => reg_control[7]~reg0.CLK
clk => reg_control[8]~reg0.CLK
clk => reg_control[9]~reg0.CLK
clk => reg_control[10]~reg0.CLK
clk => reg_control[11]~reg0.CLK
clk => reg_control[12]~reg0.CLK
clk => reg_control[13]~reg0.CLK
clk => reg_control[14]~reg0.CLK
clk => reg_control[15]~reg0.CLK
clk => reg_cpu_mode[0]~reg0.CLK
clk => reg_cpu_mode[1]~reg0.CLK
clk => reg_cpu_mode[2]~reg0.CLK
clk => reg_cpu_mode[3]~reg0.CLK
clk => error2[0].CLK
clk => error2[1].CLK
clk => error2[2].CLK
clk => error2[3].CLK
clk => error2[4].CLK
clk => error2[5].CLK
clk => error2[6].CLK
clk => error2[7].CLK
clk => error1[0].CLK
clk => error1[1].CLK
clk => error1[2].CLK
clk => error1[3].CLK
clk => error1[4].CLK
clk => error1[5].CLK
clk => error1[6].CLK
clk => error1[7].CLK
clk => spi_clk_error_buf.CLK
clk => reg_address[0].CLK
clk => reg_address[1].CLK
clk => reg_address[2].CLK
clk => reg_address[3].CLK
clk => reg_address[4].CLK
clk => reg_address[5].CLK
clk => reg_address[6].CLK
clk => reg_address[7].CLK
clk => tx_data_ready_d[0].CLK
clk => tx_data_ready_d[1].CLK
clk => frame_lost_error~reg0.CLK
clk => frame_interval_counter[0].CLK
clk => frame_interval_counter[1].CLK
clk => frame_interval_counter[2].CLK
clk => frame_interval_counter[3].CLK
clk => frame_interval_counter[4].CLK
clk => frame_interval_counter[5].CLK
clk => frame_interval_counter[6].CLK
clk => frame_interval_counter[7].CLK
clk => frame_interval_counter[8].CLK
clk => frame_interval_counter[9].CLK
clk => frame_interval_counter[10].CLK
clk => frame_interval_counter[11].CLK
clk => state~1.DATAIN
rst_n => reg_pwm_width_ch8[0]~reg0.ACLR
rst_n => reg_pwm_width_ch8[1]~reg0.ACLR
rst_n => reg_pwm_width_ch8[2]~reg0.ACLR
rst_n => reg_pwm_width_ch8[3]~reg0.ACLR
rst_n => reg_pwm_width_ch8[4]~reg0.ACLR
rst_n => reg_pwm_width_ch8[5]~reg0.ACLR
rst_n => reg_pwm_width_ch8[6]~reg0.ACLR
rst_n => reg_pwm_width_ch8[7]~reg0.ACLR
rst_n => reg_pwm_width_ch8[8]~reg0.ACLR
rst_n => reg_pwm_width_ch8[9]~reg0.ACLR
rst_n => reg_pwm_width_ch8[10]~reg0.ACLR
rst_n => reg_pwm_width_ch8[11]~reg0.ACLR
rst_n => reg_pwm_width_ch8[12]~reg0.ACLR
rst_n => reg_pwm_width_ch8[13]~reg0.ACLR
rst_n => reg_pwm_width_ch8[14]~reg0.ACLR
rst_n => reg_pwm_width_ch8[15]~reg0.ACLR
rst_n => reg_pwm_period8[0]~reg0.ACLR
rst_n => reg_pwm_period8[1]~reg0.ACLR
rst_n => reg_pwm_period8[2]~reg0.ACLR
rst_n => reg_pwm_period8[3]~reg0.ACLR
rst_n => reg_pwm_period8[4]~reg0.ACLR
rst_n => reg_pwm_period8[5]~reg0.PRESET
rst_n => reg_pwm_period8[6]~reg0.ACLR
rst_n => reg_pwm_period8[7]~reg0.ACLR
rst_n => reg_pwm_period8[8]~reg0.ACLR
rst_n => reg_pwm_period8[9]~reg0.PRESET
rst_n => reg_pwm_period8[10]~reg0.PRESET
rst_n => reg_pwm_period8[11]~reg0.PRESET
rst_n => reg_pwm_period8[12]~reg0.ACLR
rst_n => reg_pwm_period8[13]~reg0.ACLR
rst_n => reg_pwm_period8[14]~reg0.PRESET
rst_n => reg_pwm_period8[15]~reg0.ACLR
rst_n => reg_pwm_width_ch7[0]~reg0.ACLR
rst_n => reg_pwm_width_ch7[1]~reg0.ACLR
rst_n => reg_pwm_width_ch7[2]~reg0.ACLR
rst_n => reg_pwm_width_ch7[3]~reg0.ACLR
rst_n => reg_pwm_width_ch7[4]~reg0.ACLR
rst_n => reg_pwm_width_ch7[5]~reg0.ACLR
rst_n => reg_pwm_width_ch7[6]~reg0.ACLR
rst_n => reg_pwm_width_ch7[7]~reg0.ACLR
rst_n => reg_pwm_width_ch7[8]~reg0.ACLR
rst_n => reg_pwm_width_ch7[9]~reg0.ACLR
rst_n => reg_pwm_width_ch7[10]~reg0.ACLR
rst_n => reg_pwm_width_ch7[11]~reg0.ACLR
rst_n => reg_pwm_width_ch7[12]~reg0.ACLR
rst_n => reg_pwm_width_ch7[13]~reg0.ACLR
rst_n => reg_pwm_width_ch7[14]~reg0.ACLR
rst_n => reg_pwm_width_ch7[15]~reg0.ACLR
rst_n => reg_pwm_period7[0]~reg0.ACLR
rst_n => reg_pwm_period7[1]~reg0.ACLR
rst_n => reg_pwm_period7[2]~reg0.ACLR
rst_n => reg_pwm_period7[3]~reg0.ACLR
rst_n => reg_pwm_period7[4]~reg0.ACLR
rst_n => reg_pwm_period7[5]~reg0.PRESET
rst_n => reg_pwm_period7[6]~reg0.ACLR
rst_n => reg_pwm_period7[7]~reg0.ACLR
rst_n => reg_pwm_period7[8]~reg0.ACLR
rst_n => reg_pwm_period7[9]~reg0.PRESET
rst_n => reg_pwm_period7[10]~reg0.PRESET
rst_n => reg_pwm_period7[11]~reg0.PRESET
rst_n => reg_pwm_period7[12]~reg0.ACLR
rst_n => reg_pwm_period7[13]~reg0.ACLR
rst_n => reg_pwm_period7[14]~reg0.PRESET
rst_n => reg_pwm_period7[15]~reg0.ACLR
rst_n => reg_sonar_control[0]~reg0.ACLR
rst_n => reg_sonar_control[1]~reg0.ACLR
rst_n => reg_pwm_width_ch6[0]~reg0.ACLR
rst_n => reg_pwm_width_ch6[1]~reg0.ACLR
rst_n => reg_pwm_width_ch6[2]~reg0.ACLR
rst_n => reg_pwm_width_ch6[3]~reg0.ACLR
rst_n => reg_pwm_width_ch6[4]~reg0.ACLR
rst_n => reg_pwm_width_ch6[5]~reg0.ACLR
rst_n => reg_pwm_width_ch6[6]~reg0.ACLR
rst_n => reg_pwm_width_ch6[7]~reg0.ACLR
rst_n => reg_pwm_width_ch6[8]~reg0.ACLR
rst_n => reg_pwm_width_ch6[9]~reg0.ACLR
rst_n => reg_pwm_width_ch6[10]~reg0.ACLR
rst_n => reg_pwm_width_ch6[11]~reg0.ACLR
rst_n => reg_pwm_width_ch6[12]~reg0.ACLR
rst_n => reg_pwm_width_ch6[13]~reg0.ACLR
rst_n => reg_pwm_width_ch6[14]~reg0.ACLR
rst_n => reg_pwm_width_ch6[15]~reg0.ACLR
rst_n => reg_pwm_width_ch5[0]~reg0.ACLR
rst_n => reg_pwm_width_ch5[1]~reg0.ACLR
rst_n => reg_pwm_width_ch5[2]~reg0.ACLR
rst_n => reg_pwm_width_ch5[3]~reg0.ACLR
rst_n => reg_pwm_width_ch5[4]~reg0.ACLR
rst_n => reg_pwm_width_ch5[5]~reg0.ACLR
rst_n => reg_pwm_width_ch5[6]~reg0.ACLR
rst_n => reg_pwm_width_ch5[7]~reg0.ACLR
rst_n => reg_pwm_width_ch5[8]~reg0.ACLR
rst_n => reg_pwm_width_ch5[9]~reg0.ACLR
rst_n => reg_pwm_width_ch5[10]~reg0.ACLR
rst_n => reg_pwm_width_ch5[11]~reg0.ACLR
rst_n => reg_pwm_width_ch5[12]~reg0.ACLR
rst_n => reg_pwm_width_ch5[13]~reg0.ACLR
rst_n => reg_pwm_width_ch5[14]~reg0.ACLR
rst_n => reg_pwm_width_ch5[15]~reg0.ACLR
rst_n => reg_pwm_width_ch4[0]~reg0.ACLR
rst_n => reg_pwm_width_ch4[1]~reg0.ACLR
rst_n => reg_pwm_width_ch4[2]~reg0.ACLR
rst_n => reg_pwm_width_ch4[3]~reg0.ACLR
rst_n => reg_pwm_width_ch4[4]~reg0.ACLR
rst_n => reg_pwm_width_ch4[5]~reg0.ACLR
rst_n => reg_pwm_width_ch4[6]~reg0.ACLR
rst_n => reg_pwm_width_ch4[7]~reg0.ACLR
rst_n => reg_pwm_width_ch4[8]~reg0.ACLR
rst_n => reg_pwm_width_ch4[9]~reg0.ACLR
rst_n => reg_pwm_width_ch4[10]~reg0.ACLR
rst_n => reg_pwm_width_ch4[11]~reg0.ACLR
rst_n => reg_pwm_width_ch4[12]~reg0.ACLR
rst_n => reg_pwm_width_ch4[13]~reg0.ACLR
rst_n => reg_pwm_width_ch4[14]~reg0.ACLR
rst_n => reg_pwm_width_ch4[15]~reg0.ACLR
rst_n => reg_pwm_width_ch3[0]~reg0.ACLR
rst_n => reg_pwm_width_ch3[1]~reg0.ACLR
rst_n => reg_pwm_width_ch3[2]~reg0.ACLR
rst_n => reg_pwm_width_ch3[3]~reg0.ACLR
rst_n => reg_pwm_width_ch3[4]~reg0.ACLR
rst_n => reg_pwm_width_ch3[5]~reg0.ACLR
rst_n => reg_pwm_width_ch3[6]~reg0.ACLR
rst_n => reg_pwm_width_ch3[7]~reg0.ACLR
rst_n => reg_pwm_width_ch3[8]~reg0.ACLR
rst_n => reg_pwm_width_ch3[9]~reg0.ACLR
rst_n => reg_pwm_width_ch3[10]~reg0.ACLR
rst_n => reg_pwm_width_ch3[11]~reg0.ACLR
rst_n => reg_pwm_width_ch3[12]~reg0.ACLR
rst_n => reg_pwm_width_ch3[13]~reg0.ACLR
rst_n => reg_pwm_width_ch3[14]~reg0.ACLR
rst_n => reg_pwm_width_ch3[15]~reg0.ACLR
rst_n => reg_pwm_width_ch2[0]~reg0.ACLR
rst_n => reg_pwm_width_ch2[1]~reg0.ACLR
rst_n => reg_pwm_width_ch2[2]~reg0.ACLR
rst_n => reg_pwm_width_ch2[3]~reg0.ACLR
rst_n => reg_pwm_width_ch2[4]~reg0.ACLR
rst_n => reg_pwm_width_ch2[5]~reg0.ACLR
rst_n => reg_pwm_width_ch2[6]~reg0.ACLR
rst_n => reg_pwm_width_ch2[7]~reg0.ACLR
rst_n => reg_pwm_width_ch2[8]~reg0.ACLR
rst_n => reg_pwm_width_ch2[9]~reg0.ACLR
rst_n => reg_pwm_width_ch2[10]~reg0.ACLR
rst_n => reg_pwm_width_ch2[11]~reg0.ACLR
rst_n => reg_pwm_width_ch2[12]~reg0.ACLR
rst_n => reg_pwm_width_ch2[13]~reg0.ACLR
rst_n => reg_pwm_width_ch2[14]~reg0.ACLR
rst_n => reg_pwm_width_ch2[15]~reg0.ACLR
rst_n => reg_pwm_width_ch1[0]~reg0.ACLR
rst_n => reg_pwm_width_ch1[1]~reg0.ACLR
rst_n => reg_pwm_width_ch1[2]~reg0.ACLR
rst_n => reg_pwm_width_ch1[3]~reg0.ACLR
rst_n => reg_pwm_width_ch1[4]~reg0.ACLR
rst_n => reg_pwm_width_ch1[5]~reg0.ACLR
rst_n => reg_pwm_width_ch1[6]~reg0.ACLR
rst_n => reg_pwm_width_ch1[7]~reg0.ACLR
rst_n => reg_pwm_width_ch1[8]~reg0.ACLR
rst_n => reg_pwm_width_ch1[9]~reg0.ACLR
rst_n => reg_pwm_width_ch1[10]~reg0.ACLR
rst_n => reg_pwm_width_ch1[11]~reg0.ACLR
rst_n => reg_pwm_width_ch1[12]~reg0.ACLR
rst_n => reg_pwm_width_ch1[13]~reg0.ACLR
rst_n => reg_pwm_width_ch1[14]~reg0.ACLR
rst_n => reg_pwm_width_ch1[15]~reg0.ACLR
rst_n => reg_pwm_period[0]~reg0.ACLR
rst_n => reg_pwm_period[1]~reg0.ACLR
rst_n => reg_pwm_period[2]~reg0.ACLR
rst_n => reg_pwm_period[3]~reg0.ACLR
rst_n => reg_pwm_period[4]~reg0.ACLR
rst_n => reg_pwm_period[5]~reg0.PRESET
rst_n => reg_pwm_period[6]~reg0.ACLR
rst_n => reg_pwm_period[7]~reg0.ACLR
rst_n => reg_pwm_period[8]~reg0.ACLR
rst_n => reg_pwm_period[9]~reg0.PRESET
rst_n => reg_pwm_period[10]~reg0.PRESET
rst_n => reg_pwm_period[11]~reg0.PRESET
rst_n => reg_pwm_period[12]~reg0.ACLR
rst_n => reg_pwm_period[13]~reg0.ACLR
rst_n => reg_pwm_period[14]~reg0.PRESET
rst_n => reg_pwm_period[15]~reg0.ACLR
rst_n => reg_control[0]~reg0.ACLR
rst_n => reg_control[1]~reg0.ACLR
rst_n => reg_control[2]~reg0.ACLR
rst_n => reg_control[3]~reg0.ACLR
rst_n => reg_control[4]~reg0.ACLR
rst_n => reg_control[5]~reg0.ACLR
rst_n => reg_control[6]~reg0.ACLR
rst_n => reg_control[7]~reg0.ACLR
rst_n => reg_control[8]~reg0.ACLR
rst_n => reg_control[9]~reg0.ACLR
rst_n => reg_control[10]~reg0.ACLR
rst_n => reg_control[11]~reg0.ACLR
rst_n => reg_control[12]~reg0.ACLR
rst_n => reg_control[13]~reg0.ACLR
rst_n => reg_control[14]~reg0.ACLR
rst_n => reg_control[15]~reg0.ACLR
rst_n => reg_cpu_mode[0]~reg0.ACLR
rst_n => reg_cpu_mode[1]~reg0.ACLR
rst_n => reg_cpu_mode[2]~reg0.ACLR
rst_n => reg_cpu_mode[3]~reg0.ACLR
rst_n => frame_lost_error~reg0.ACLR
rst_n => frame_interval_counter[0].ACLR
rst_n => frame_interval_counter[1].ACLR
rst_n => frame_interval_counter[2].ACLR
rst_n => frame_interval_counter[3].ACLR
rst_n => frame_interval_counter[4].ACLR
rst_n => frame_interval_counter[5].ACLR
rst_n => frame_interval_counter[6].ACLR
rst_n => frame_interval_counter[7].ACLR
rst_n => frame_interval_counter[8].ACLR
rst_n => frame_interval_counter[9].ACLR
rst_n => frame_interval_counter[10].ACLR
rst_n => frame_interval_counter[11].ACLR
rst_n => tx_data_ready_d[0].ACLR
rst_n => tx_data_ready_d[1].ACLR
rst_n => reg_address[0].ACLR
rst_n => reg_address[1].ACLR
rst_n => reg_address[2].ACLR
rst_n => reg_address[3].ACLR
rst_n => reg_address[4].ACLR
rst_n => reg_address[5].ACLR
rst_n => reg_address[6].ACLR
rst_n => reg_address[7].ACLR
rst_n => spi_clk_error_buf.ACLR
rst_n => error1[0].ACLR
rst_n => error1[1].ACLR
rst_n => error1[2].ACLR
rst_n => error1[3].ACLR
rst_n => error1[4].ACLR
rst_n => error1[5].ACLR
rst_n => error1[6].ACLR
rst_n => error1[7].ACLR
rst_n => error2[0].ACLR
rst_n => error2[1].ACLR
rst_n => error2[2].ACLR
rst_n => error2[3].ACLR
rst_n => error2[4].ACLR
rst_n => error2[5].ACLR
rst_n => error2[6].ACLR
rst_n => error2[7].ACLR
rst_n => state~3.DATAIN
rx_data_ready => always2.IN1
rx_data_ready => always2.IN1
rx_data_ready => always2.IN1
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => always9.IN0
rx_data[0] => reg_address.DATAB
rx_data[0] => reg_pwm_width_ch8.DATAB
rx_data[0] => reg_pwm_period8.DATAB
rx_data[0] => reg_pwm_width_ch7.DATAB
rx_data[0] => reg_pwm_period7.DATAB
rx_data[0] => reg_sonar_control.DATAB
rx_data[0] => reg_pwm_width_ch6.DATAB
rx_data[0] => reg_pwm_width_ch5.DATAB
rx_data[0] => reg_pwm_width_ch4.DATAB
rx_data[0] => reg_pwm_width_ch3.DATAB
rx_data[0] => reg_pwm_width_ch2.DATAB
rx_data[0] => reg_pwm_width_ch1.DATAB
rx_data[0] => reg_pwm_period.DATAB
rx_data[0] => reg_control.DATAB
rx_data[0] => reg_cpu_mode.DATAB
rx_data[1] => reg_address.DATAB
rx_data[1] => reg_pwm_width_ch8.DATAB
rx_data[1] => reg_pwm_period8.DATAB
rx_data[1] => reg_pwm_width_ch7.DATAB
rx_data[1] => reg_pwm_period7.DATAB
rx_data[1] => reg_sonar_control.DATAB
rx_data[1] => reg_pwm_width_ch6.DATAB
rx_data[1] => reg_pwm_width_ch5.DATAB
rx_data[1] => reg_pwm_width_ch4.DATAB
rx_data[1] => reg_pwm_width_ch3.DATAB
rx_data[1] => reg_pwm_width_ch2.DATAB
rx_data[1] => reg_pwm_width_ch1.DATAB
rx_data[1] => reg_pwm_period.DATAB
rx_data[1] => reg_control.DATAB
rx_data[1] => reg_cpu_mode.DATAB
rx_data[2] => reg_address.DATAB
rx_data[2] => reg_pwm_width_ch8.DATAB
rx_data[2] => reg_pwm_period8.DATAB
rx_data[2] => reg_pwm_width_ch7.DATAB
rx_data[2] => reg_pwm_period7.DATAB
rx_data[2] => reg_pwm_width_ch6.DATAB
rx_data[2] => reg_pwm_width_ch5.DATAB
rx_data[2] => reg_pwm_width_ch4.DATAB
rx_data[2] => reg_pwm_width_ch3.DATAB
rx_data[2] => reg_pwm_width_ch2.DATAB
rx_data[2] => reg_pwm_width_ch1.DATAB
rx_data[2] => reg_pwm_period.DATAB
rx_data[2] => reg_control.DATAB
rx_data[2] => reg_cpu_mode.DATAB
rx_data[3] => reg_address.DATAB
rx_data[3] => reg_pwm_width_ch8.DATAB
rx_data[3] => reg_pwm_period8.DATAB
rx_data[3] => reg_pwm_width_ch7.DATAB
rx_data[3] => reg_pwm_period7.DATAB
rx_data[3] => reg_pwm_width_ch6.DATAB
rx_data[3] => reg_pwm_width_ch5.DATAB
rx_data[3] => reg_pwm_width_ch4.DATAB
rx_data[3] => reg_pwm_width_ch3.DATAB
rx_data[3] => reg_pwm_width_ch2.DATAB
rx_data[3] => reg_pwm_width_ch1.DATAB
rx_data[3] => reg_pwm_period.DATAB
rx_data[3] => reg_control.DATAB
rx_data[3] => reg_cpu_mode.DATAB
rx_data[4] => reg_address.DATAB
rx_data[4] => reg_pwm_width_ch8.DATAB
rx_data[4] => reg_pwm_period8.DATAB
rx_data[4] => reg_pwm_width_ch7.DATAB
rx_data[4] => reg_pwm_period7.DATAB
rx_data[4] => reg_pwm_width_ch6.DATAB
rx_data[4] => reg_pwm_width_ch5.DATAB
rx_data[4] => reg_pwm_width_ch4.DATAB
rx_data[4] => reg_pwm_width_ch3.DATAB
rx_data[4] => reg_pwm_width_ch2.DATAB
rx_data[4] => reg_pwm_width_ch1.DATAB
rx_data[4] => reg_pwm_period.DATAB
rx_data[4] => reg_control.DATAB
rx_data[5] => reg_address.DATAB
rx_data[5] => reg_pwm_width_ch8.DATAB
rx_data[5] => reg_pwm_period8.DATAB
rx_data[5] => reg_pwm_width_ch7.DATAB
rx_data[5] => reg_pwm_period7.DATAB
rx_data[5] => reg_pwm_width_ch6.DATAB
rx_data[5] => reg_pwm_width_ch5.DATAB
rx_data[5] => reg_pwm_width_ch4.DATAB
rx_data[5] => reg_pwm_width_ch3.DATAB
rx_data[5] => reg_pwm_width_ch2.DATAB
rx_data[5] => reg_pwm_width_ch1.DATAB
rx_data[5] => reg_pwm_period.DATAB
rx_data[5] => reg_control.DATAB
rx_data[6] => reg_address.DATAB
rx_data[6] => reg_pwm_width_ch8.DATAB
rx_data[6] => reg_pwm_period8.DATAB
rx_data[6] => reg_pwm_width_ch7.DATAB
rx_data[6] => reg_pwm_period7.DATAB
rx_data[6] => reg_pwm_width_ch6.DATAB
rx_data[6] => reg_pwm_width_ch5.DATAB
rx_data[6] => reg_pwm_width_ch4.DATAB
rx_data[6] => reg_pwm_width_ch3.DATAB
rx_data[6] => reg_pwm_width_ch2.DATAB
rx_data[6] => reg_pwm_width_ch1.DATAB
rx_data[6] => reg_pwm_period.DATAB
rx_data[6] => reg_control.DATAB
rx_data[7] => reg_address.DATAB
rx_data[7] => reg_pwm_width_ch8.DATAB
rx_data[7] => reg_pwm_period8.DATAB
rx_data[7] => reg_pwm_width_ch7.DATAB
rx_data[7] => reg_pwm_period7.DATAB
rx_data[7] => reg_pwm_width_ch6.DATAB
rx_data[7] => reg_pwm_width_ch5.DATAB
rx_data[7] => reg_pwm_width_ch4.DATAB
rx_data[7] => reg_pwm_width_ch3.DATAB
rx_data[7] => reg_pwm_width_ch2.DATAB
rx_data[7] => reg_pwm_width_ch1.DATAB
rx_data[7] => reg_pwm_period.DATAB
rx_data[7] => reg_control.DATAB
rx_data[8] => reg_pwm_width_ch8.DATAB
rx_data[8] => reg_pwm_period8.DATAB
rx_data[8] => reg_pwm_width_ch7.DATAB
rx_data[8] => reg_pwm_period7.DATAB
rx_data[8] => reg_pwm_width_ch6.DATAB
rx_data[8] => reg_pwm_width_ch5.DATAB
rx_data[8] => reg_pwm_width_ch4.DATAB
rx_data[8] => reg_pwm_width_ch3.DATAB
rx_data[8] => reg_pwm_width_ch2.DATAB
rx_data[8] => reg_pwm_width_ch1.DATAB
rx_data[8] => reg_pwm_period.DATAB
rx_data[8] => reg_control.DATAB
rx_data[9] => reg_pwm_width_ch8.DATAB
rx_data[9] => reg_pwm_period8.DATAB
rx_data[9] => reg_pwm_width_ch7.DATAB
rx_data[9] => reg_pwm_period7.DATAB
rx_data[9] => reg_pwm_width_ch6.DATAB
rx_data[9] => reg_pwm_width_ch5.DATAB
rx_data[9] => reg_pwm_width_ch4.DATAB
rx_data[9] => reg_pwm_width_ch3.DATAB
rx_data[9] => reg_pwm_width_ch2.DATAB
rx_data[9] => reg_pwm_width_ch1.DATAB
rx_data[9] => reg_pwm_period.DATAB
rx_data[9] => reg_control.DATAB
rx_data[10] => reg_pwm_width_ch8.DATAB
rx_data[10] => reg_pwm_period8.DATAB
rx_data[10] => reg_pwm_width_ch7.DATAB
rx_data[10] => reg_pwm_period7.DATAB
rx_data[10] => reg_pwm_width_ch6.DATAB
rx_data[10] => reg_pwm_width_ch5.DATAB
rx_data[10] => reg_pwm_width_ch4.DATAB
rx_data[10] => reg_pwm_width_ch3.DATAB
rx_data[10] => reg_pwm_width_ch2.DATAB
rx_data[10] => reg_pwm_width_ch1.DATAB
rx_data[10] => reg_pwm_period.DATAB
rx_data[10] => reg_control.DATAB
rx_data[11] => reg_pwm_width_ch8.DATAB
rx_data[11] => reg_pwm_period8.DATAB
rx_data[11] => reg_pwm_width_ch7.DATAB
rx_data[11] => reg_pwm_period7.DATAB
rx_data[11] => reg_pwm_width_ch6.DATAB
rx_data[11] => reg_pwm_width_ch5.DATAB
rx_data[11] => reg_pwm_width_ch4.DATAB
rx_data[11] => reg_pwm_width_ch3.DATAB
rx_data[11] => reg_pwm_width_ch2.DATAB
rx_data[11] => reg_pwm_width_ch1.DATAB
rx_data[11] => reg_pwm_period.DATAB
rx_data[11] => reg_control.DATAB
rx_data[12] => reg_pwm_width_ch8.DATAB
rx_data[12] => reg_pwm_period8.DATAB
rx_data[12] => reg_pwm_width_ch7.DATAB
rx_data[12] => reg_pwm_period7.DATAB
rx_data[12] => reg_pwm_width_ch6.DATAB
rx_data[12] => reg_pwm_width_ch5.DATAB
rx_data[12] => reg_pwm_width_ch4.DATAB
rx_data[12] => reg_pwm_width_ch3.DATAB
rx_data[12] => reg_pwm_width_ch2.DATAB
rx_data[12] => reg_pwm_width_ch1.DATAB
rx_data[12] => reg_pwm_period.DATAB
rx_data[12] => reg_control.DATAB
rx_data[13] => reg_pwm_width_ch8.DATAB
rx_data[13] => reg_pwm_period8.DATAB
rx_data[13] => reg_pwm_width_ch7.DATAB
rx_data[13] => reg_pwm_period7.DATAB
rx_data[13] => reg_pwm_width_ch6.DATAB
rx_data[13] => reg_pwm_width_ch5.DATAB
rx_data[13] => reg_pwm_width_ch4.DATAB
rx_data[13] => reg_pwm_width_ch3.DATAB
rx_data[13] => reg_pwm_width_ch2.DATAB
rx_data[13] => reg_pwm_width_ch1.DATAB
rx_data[13] => reg_pwm_period.DATAB
rx_data[13] => reg_control.DATAB
rx_data[14] => reg_pwm_width_ch8.DATAB
rx_data[14] => reg_pwm_period8.DATAB
rx_data[14] => reg_pwm_width_ch7.DATAB
rx_data[14] => reg_pwm_period7.DATAB
rx_data[14] => reg_pwm_width_ch6.DATAB
rx_data[14] => reg_pwm_width_ch5.DATAB
rx_data[14] => reg_pwm_width_ch4.DATAB
rx_data[14] => reg_pwm_width_ch3.DATAB
rx_data[14] => reg_pwm_width_ch2.DATAB
rx_data[14] => reg_pwm_width_ch1.DATAB
rx_data[14] => reg_pwm_period.DATAB
rx_data[14] => reg_control.DATAB
rx_data[14] => Equal0.IN1
rx_data[14] => Equal1.IN1
rx_data[15] => reg_pwm_width_ch8.DATAB
rx_data[15] => reg_pwm_period8.DATAB
rx_data[15] => reg_pwm_width_ch7.DATAB
rx_data[15] => reg_pwm_period7.DATAB
rx_data[15] => reg_pwm_width_ch6.DATAB
rx_data[15] => reg_pwm_width_ch5.DATAB
rx_data[15] => reg_pwm_width_ch4.DATAB
rx_data[15] => reg_pwm_width_ch3.DATAB
rx_data[15] => reg_pwm_width_ch2.DATAB
rx_data[15] => reg_pwm_width_ch1.DATAB
rx_data[15] => reg_pwm_period.DATAB
rx_data[15] => reg_control.DATAB
rx_data[15] => Equal0.IN0
rx_data[15] => Equal1.IN0
tx_data_ready <= tx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
tx_data[0] <= tx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[1] <= tx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[2] <= tx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[3] <= tx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[4] <= tx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[5] <= tx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[6] <= tx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[7] <= tx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[8] <= tx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[9] <= tx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[10] <= tx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[11] <= tx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[12] <= tx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[13] <= tx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[14] <= tx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[15] <= tx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_id[0] => tx_data.DATAB
board_id[1] => tx_data.DATAB
board_id[2] => tx_data.DATAB
board_id[3] => tx_data.DATAB
reg_cpu_mode[0] <= reg_cpu_mode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_cpu_mode[1] <= reg_cpu_mode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_cpu_mode[2] <= reg_cpu_mode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_cpu_mode[3] <= reg_cpu_mode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rc_period[0] => tx_data.DATAB
reg_rc_period[1] => tx_data.DATAB
reg_rc_period[2] => tx_data.DATAB
reg_rc_period[3] => tx_data.DATAB
reg_rc_period[4] => tx_data.DATAB
reg_rc_period[5] => tx_data.DATAB
reg_rc_period[6] => tx_data.DATAB
reg_rc_period[7] => tx_data.DATAB
reg_rc_period[8] => tx_data.DATAB
reg_rc_period[9] => tx_data.DATAB
reg_rc_period[10] => tx_data.DATAB
reg_rc_period[11] => tx_data.DATAB
reg_rc_period[12] => tx_data.DATAB
reg_rc_period[13] => tx_data.DATAB
reg_rc_period[14] => tx_data.DATAB
reg_rc_period[15] => tx_data.DATAB
reg_rc_pwidth_ch1[0] => tx_data.DATAB
reg_rc_pwidth_ch1[1] => tx_data.DATAB
reg_rc_pwidth_ch1[2] => tx_data.DATAB
reg_rc_pwidth_ch1[3] => tx_data.DATAB
reg_rc_pwidth_ch1[4] => tx_data.DATAB
reg_rc_pwidth_ch1[5] => tx_data.DATAB
reg_rc_pwidth_ch1[6] => tx_data.DATAB
reg_rc_pwidth_ch1[7] => tx_data.DATAB
reg_rc_pwidth_ch1[8] => tx_data.DATAB
reg_rc_pwidth_ch1[9] => tx_data.DATAB
reg_rc_pwidth_ch1[10] => tx_data.DATAB
reg_rc_pwidth_ch1[11] => tx_data.DATAB
reg_rc_pwidth_ch1[12] => tx_data.DATAB
reg_rc_pwidth_ch1[13] => tx_data.DATAB
reg_rc_pwidth_ch1[14] => tx_data.DATAB
reg_rc_pwidth_ch1[15] => tx_data.DATAB
reg_rc_pwidth_ch2[0] => tx_data.DATAB
reg_rc_pwidth_ch2[1] => tx_data.DATAB
reg_rc_pwidth_ch2[2] => tx_data.DATAB
reg_rc_pwidth_ch2[3] => tx_data.DATAB
reg_rc_pwidth_ch2[4] => tx_data.DATAB
reg_rc_pwidth_ch2[5] => tx_data.DATAB
reg_rc_pwidth_ch2[6] => tx_data.DATAB
reg_rc_pwidth_ch2[7] => tx_data.DATAB
reg_rc_pwidth_ch2[8] => tx_data.DATAB
reg_rc_pwidth_ch2[9] => tx_data.DATAB
reg_rc_pwidth_ch2[10] => tx_data.DATAB
reg_rc_pwidth_ch2[11] => tx_data.DATAB
reg_rc_pwidth_ch2[12] => tx_data.DATAB
reg_rc_pwidth_ch2[13] => tx_data.DATAB
reg_rc_pwidth_ch2[14] => tx_data.DATAB
reg_rc_pwidth_ch2[15] => tx_data.DATAB
reg_rc_pwidth_ch3[0] => tx_data.DATAB
reg_rc_pwidth_ch3[1] => tx_data.DATAB
reg_rc_pwidth_ch3[2] => tx_data.DATAB
reg_rc_pwidth_ch3[3] => tx_data.DATAB
reg_rc_pwidth_ch3[4] => tx_data.DATAB
reg_rc_pwidth_ch3[5] => tx_data.DATAB
reg_rc_pwidth_ch3[6] => tx_data.DATAB
reg_rc_pwidth_ch3[7] => tx_data.DATAB
reg_rc_pwidth_ch3[8] => tx_data.DATAB
reg_rc_pwidth_ch3[9] => tx_data.DATAB
reg_rc_pwidth_ch3[10] => tx_data.DATAB
reg_rc_pwidth_ch3[11] => tx_data.DATAB
reg_rc_pwidth_ch3[12] => tx_data.DATAB
reg_rc_pwidth_ch3[13] => tx_data.DATAB
reg_rc_pwidth_ch3[14] => tx_data.DATAB
reg_rc_pwidth_ch3[15] => tx_data.DATAB
reg_rc_pwidth_ch4[0] => tx_data.DATAB
reg_rc_pwidth_ch4[1] => tx_data.DATAB
reg_rc_pwidth_ch4[2] => tx_data.DATAB
reg_rc_pwidth_ch4[3] => tx_data.DATAB
reg_rc_pwidth_ch4[4] => tx_data.DATAB
reg_rc_pwidth_ch4[5] => tx_data.DATAB
reg_rc_pwidth_ch4[6] => tx_data.DATAB
reg_rc_pwidth_ch4[7] => tx_data.DATAB
reg_rc_pwidth_ch4[8] => tx_data.DATAB
reg_rc_pwidth_ch4[9] => tx_data.DATAB
reg_rc_pwidth_ch4[10] => tx_data.DATAB
reg_rc_pwidth_ch4[11] => tx_data.DATAB
reg_rc_pwidth_ch4[12] => tx_data.DATAB
reg_rc_pwidth_ch4[13] => tx_data.DATAB
reg_rc_pwidth_ch4[14] => tx_data.DATAB
reg_rc_pwidth_ch4[15] => tx_data.DATAB
reg_rc_pwidth_ch5[0] => tx_data.DATAB
reg_rc_pwidth_ch5[1] => tx_data.DATAB
reg_rc_pwidth_ch5[2] => tx_data.DATAB
reg_rc_pwidth_ch5[3] => tx_data.DATAB
reg_rc_pwidth_ch5[4] => tx_data.DATAB
reg_rc_pwidth_ch5[5] => tx_data.DATAB
reg_rc_pwidth_ch5[6] => tx_data.DATAB
reg_rc_pwidth_ch5[7] => tx_data.DATAB
reg_rc_pwidth_ch5[8] => tx_data.DATAB
reg_rc_pwidth_ch5[9] => tx_data.DATAB
reg_rc_pwidth_ch5[10] => tx_data.DATAB
reg_rc_pwidth_ch5[11] => tx_data.DATAB
reg_rc_pwidth_ch5[12] => tx_data.DATAB
reg_rc_pwidth_ch5[13] => tx_data.DATAB
reg_rc_pwidth_ch5[14] => tx_data.DATAB
reg_rc_pwidth_ch5[15] => tx_data.DATAB
reg_rc_pwidth_ch6[0] => tx_data.DATAB
reg_rc_pwidth_ch6[1] => tx_data.DATAB
reg_rc_pwidth_ch6[2] => tx_data.DATAB
reg_rc_pwidth_ch6[3] => tx_data.DATAB
reg_rc_pwidth_ch6[4] => tx_data.DATAB
reg_rc_pwidth_ch6[5] => tx_data.DATAB
reg_rc_pwidth_ch6[6] => tx_data.DATAB
reg_rc_pwidth_ch6[7] => tx_data.DATAB
reg_rc_pwidth_ch6[8] => tx_data.DATAB
reg_rc_pwidth_ch6[9] => tx_data.DATAB
reg_rc_pwidth_ch6[10] => tx_data.DATAB
reg_rc_pwidth_ch6[11] => tx_data.DATAB
reg_rc_pwidth_ch6[12] => tx_data.DATAB
reg_rc_pwidth_ch6[13] => tx_data.DATAB
reg_rc_pwidth_ch6[14] => tx_data.DATAB
reg_rc_pwidth_ch6[15] => tx_data.DATAB
reg_pwm_period[0] <= reg_pwm_period[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period[1] <= reg_pwm_period[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period[2] <= reg_pwm_period[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period[3] <= reg_pwm_period[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period[4] <= reg_pwm_period[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period[5] <= reg_pwm_period[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period[6] <= reg_pwm_period[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period[7] <= reg_pwm_period[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period[8] <= reg_pwm_period[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period[9] <= reg_pwm_period[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period[10] <= reg_pwm_period[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period[11] <= reg_pwm_period[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period[12] <= reg_pwm_period[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period[13] <= reg_pwm_period[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period[14] <= reg_pwm_period[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period[15] <= reg_pwm_period[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch1[0] <= reg_pwm_width_ch1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch1[1] <= reg_pwm_width_ch1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch1[2] <= reg_pwm_width_ch1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch1[3] <= reg_pwm_width_ch1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch1[4] <= reg_pwm_width_ch1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch1[5] <= reg_pwm_width_ch1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch1[6] <= reg_pwm_width_ch1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch1[7] <= reg_pwm_width_ch1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch1[8] <= reg_pwm_width_ch1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch1[9] <= reg_pwm_width_ch1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch1[10] <= reg_pwm_width_ch1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch1[11] <= reg_pwm_width_ch1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch1[12] <= reg_pwm_width_ch1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch1[13] <= reg_pwm_width_ch1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch1[14] <= reg_pwm_width_ch1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch1[15] <= reg_pwm_width_ch1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch2[0] <= reg_pwm_width_ch2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch2[1] <= reg_pwm_width_ch2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch2[2] <= reg_pwm_width_ch2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch2[3] <= reg_pwm_width_ch2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch2[4] <= reg_pwm_width_ch2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch2[5] <= reg_pwm_width_ch2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch2[6] <= reg_pwm_width_ch2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch2[7] <= reg_pwm_width_ch2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch2[8] <= reg_pwm_width_ch2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch2[9] <= reg_pwm_width_ch2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch2[10] <= reg_pwm_width_ch2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch2[11] <= reg_pwm_width_ch2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch2[12] <= reg_pwm_width_ch2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch2[13] <= reg_pwm_width_ch2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch2[14] <= reg_pwm_width_ch2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch2[15] <= reg_pwm_width_ch2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch3[0] <= reg_pwm_width_ch3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch3[1] <= reg_pwm_width_ch3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch3[2] <= reg_pwm_width_ch3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch3[3] <= reg_pwm_width_ch3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch3[4] <= reg_pwm_width_ch3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch3[5] <= reg_pwm_width_ch3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch3[6] <= reg_pwm_width_ch3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch3[7] <= reg_pwm_width_ch3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch3[8] <= reg_pwm_width_ch3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch3[9] <= reg_pwm_width_ch3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch3[10] <= reg_pwm_width_ch3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch3[11] <= reg_pwm_width_ch3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch3[12] <= reg_pwm_width_ch3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch3[13] <= reg_pwm_width_ch3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch3[14] <= reg_pwm_width_ch3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch3[15] <= reg_pwm_width_ch3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch4[0] <= reg_pwm_width_ch4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch4[1] <= reg_pwm_width_ch4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch4[2] <= reg_pwm_width_ch4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch4[3] <= reg_pwm_width_ch4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch4[4] <= reg_pwm_width_ch4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch4[5] <= reg_pwm_width_ch4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch4[6] <= reg_pwm_width_ch4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch4[7] <= reg_pwm_width_ch4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch4[8] <= reg_pwm_width_ch4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch4[9] <= reg_pwm_width_ch4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch4[10] <= reg_pwm_width_ch4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch4[11] <= reg_pwm_width_ch4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch4[12] <= reg_pwm_width_ch4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch4[13] <= reg_pwm_width_ch4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch4[14] <= reg_pwm_width_ch4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch4[15] <= reg_pwm_width_ch4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch5[0] <= reg_pwm_width_ch5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch5[1] <= reg_pwm_width_ch5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch5[2] <= reg_pwm_width_ch5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch5[3] <= reg_pwm_width_ch5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch5[4] <= reg_pwm_width_ch5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch5[5] <= reg_pwm_width_ch5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch5[6] <= reg_pwm_width_ch5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch5[7] <= reg_pwm_width_ch5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch5[8] <= reg_pwm_width_ch5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch5[9] <= reg_pwm_width_ch5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch5[10] <= reg_pwm_width_ch5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch5[11] <= reg_pwm_width_ch5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch5[12] <= reg_pwm_width_ch5[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch5[13] <= reg_pwm_width_ch5[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch5[14] <= reg_pwm_width_ch5[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch5[15] <= reg_pwm_width_ch5[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch6[0] <= reg_pwm_width_ch6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch6[1] <= reg_pwm_width_ch6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch6[2] <= reg_pwm_width_ch6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch6[3] <= reg_pwm_width_ch6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch6[4] <= reg_pwm_width_ch6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch6[5] <= reg_pwm_width_ch6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch6[6] <= reg_pwm_width_ch6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch6[7] <= reg_pwm_width_ch6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch6[8] <= reg_pwm_width_ch6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch6[9] <= reg_pwm_width_ch6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch6[10] <= reg_pwm_width_ch6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch6[11] <= reg_pwm_width_ch6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch6[12] <= reg_pwm_width_ch6[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch6[13] <= reg_pwm_width_ch6[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch6[14] <= reg_pwm_width_ch6[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch6[15] <= reg_pwm_width_ch6[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period7[0] <= reg_pwm_period7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period7[1] <= reg_pwm_period7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period7[2] <= reg_pwm_period7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period7[3] <= reg_pwm_period7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period7[4] <= reg_pwm_period7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period7[5] <= reg_pwm_period7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period7[6] <= reg_pwm_period7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period7[7] <= reg_pwm_period7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period7[8] <= reg_pwm_period7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period7[9] <= reg_pwm_period7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period7[10] <= reg_pwm_period7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period7[11] <= reg_pwm_period7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period7[12] <= reg_pwm_period7[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period7[13] <= reg_pwm_period7[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period7[14] <= reg_pwm_period7[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period7[15] <= reg_pwm_period7[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch7[0] <= reg_pwm_width_ch7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch7[1] <= reg_pwm_width_ch7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch7[2] <= reg_pwm_width_ch7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch7[3] <= reg_pwm_width_ch7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch7[4] <= reg_pwm_width_ch7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch7[5] <= reg_pwm_width_ch7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch7[6] <= reg_pwm_width_ch7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch7[7] <= reg_pwm_width_ch7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch7[8] <= reg_pwm_width_ch7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch7[9] <= reg_pwm_width_ch7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch7[10] <= reg_pwm_width_ch7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch7[11] <= reg_pwm_width_ch7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch7[12] <= reg_pwm_width_ch7[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch7[13] <= reg_pwm_width_ch7[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch7[14] <= reg_pwm_width_ch7[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch7[15] <= reg_pwm_width_ch7[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period8[0] <= reg_pwm_period8[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period8[1] <= reg_pwm_period8[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period8[2] <= reg_pwm_period8[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period8[3] <= reg_pwm_period8[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period8[4] <= reg_pwm_period8[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period8[5] <= reg_pwm_period8[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period8[6] <= reg_pwm_period8[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period8[7] <= reg_pwm_period8[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period8[8] <= reg_pwm_period8[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period8[9] <= reg_pwm_period8[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period8[10] <= reg_pwm_period8[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period8[11] <= reg_pwm_period8[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period8[12] <= reg_pwm_period8[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period8[13] <= reg_pwm_period8[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period8[14] <= reg_pwm_period8[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_period8[15] <= reg_pwm_period8[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch8[0] <= reg_pwm_width_ch8[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch8[1] <= reg_pwm_width_ch8[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch8[2] <= reg_pwm_width_ch8[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch8[3] <= reg_pwm_width_ch8[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch8[4] <= reg_pwm_width_ch8[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch8[5] <= reg_pwm_width_ch8[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch8[6] <= reg_pwm_width_ch8[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch8[7] <= reg_pwm_width_ch8[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch8[8] <= reg_pwm_width_ch8[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch8[9] <= reg_pwm_width_ch8[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch8[10] <= reg_pwm_width_ch8[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch8[11] <= reg_pwm_width_ch8[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch8[12] <= reg_pwm_width_ch8[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch8[13] <= reg_pwm_width_ch8[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch8[14] <= reg_pwm_width_ch8[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_pwm_width_ch8[15] <= reg_pwm_width_ch8[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk_error => spi_clk_error_edge.IN1
spi_clk_error => spi_clk_error_buf.DATAIN
reg_sonar_control[0] <= reg_sonar_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sonar_control[1] <= reg_sonar_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sonar_data[0] => tx_data.DATAB
reg_sonar_data[1] => tx_data.DATAB
reg_sonar_data[2] => tx_data.DATAB
reg_sonar_data[3] => tx_data.DATAB
reg_sonar_data[4] => tx_data.DATAB
reg_sonar_data[5] => tx_data.DATAB
reg_sonar_data[6] => tx_data.DATAB
reg_sonar_data[7] => tx_data.DATAB
reg_sonar_data[8] => tx_data.DATAB
reg_sonar_data[9] => tx_data.DATAB
reg_sonar_data[10] => tx_data.DATAB
reg_sonar_data[11] => tx_data.DATAB
reg_sonar_data[12] => tx_data.DATAB
reg_sonar_data[13] => tx_data.DATAB
reg_sonar_data[14] => tx_data.DATAB
reg_sonar_data[15] => tx_data.DATAB
frame_lost_error <= frame_lost_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
watch_dog_pulse <= watch_dog_pulse.DB_MAX_OUTPUT_PORT_TYPE
reg_control[0] <= reg_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_control[1] <= reg_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_control[2] <= reg_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_control[3] <= reg_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_control[4] <= reg_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_control[5] <= reg_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_control[6] <= reg_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_control[7] <= reg_control[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_control[8] <= reg_control[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_control[9] <= reg_control[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_control[10] <= reg_control[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_control[11] <= reg_control[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_control[12] <= reg_control[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_control[13] <= reg_control[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_control[14] <= reg_control[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_control[15] <= reg_control[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
version[0] => tx_data.DATAB
version[1] => tx_data.DATAB
version[2] => tx_data.DATAB
version[3] => tx_data.DATAB
version[4] => tx_data.DATAB
version[5] => tx_data.DATAB
version[6] => tx_data.DATAB
version[7] => tx_data.DATAB
version[8] => tx_data.DATAB
version[9] => tx_data.DATAB
version[10] => tx_data.DATAB
version[11] => tx_data.DATAB
version[12] => tx_data.DATAB
version[13] => tx_data.DATAB
version[14] => tx_data.DATAB
version[15] => tx_data.DATAB
version[16] => tx_data.DATAB
version[17] => tx_data.DATAB
version[18] => tx_data.DATAB
version[19] => tx_data.DATAB
version[20] => tx_data.DATAB
version[21] => tx_data.DATAB
version[22] => tx_data.DATAB
version[23] => tx_data.DATAB
version[24] => tx_data.DATAB
version[25] => tx_data.DATAB
version[26] => tx_data.DATAB
version[27] => tx_data.DATAB
version[28] => tx_data.DATAB
version[29] => tx_data.DATAB
version[30] => tx_data.DATAB
version[31] => tx_data.DATAB


|top|spi_slave_transceiver:spi_xver1
clk => tx_shift_reg[0].CLK
clk => tx_shift_reg[1].CLK
clk => tx_shift_reg[2].CLK
clk => tx_shift_reg[3].CLK
clk => tx_shift_reg[4].CLK
clk => tx_shift_reg[5].CLK
clk => tx_shift_reg[6].CLK
clk => tx_shift_reg[7].CLK
clk => tx_shift_reg[8].CLK
clk => tx_shift_reg[9].CLK
clk => tx_shift_reg[10].CLK
clk => tx_shift_reg[11].CLK
clk => tx_shift_reg[12].CLK
clk => tx_shift_reg[13].CLK
clk => tx_shift_reg[14].CLK
clk => tx_shift_reg[15].CLK
clk => rx_data_ready~reg0.CLK
clk => rx_data[0]~reg0.CLK
clk => rx_data[1]~reg0.CLK
clk => rx_data[2]~reg0.CLK
clk => rx_data[3]~reg0.CLK
clk => rx_data[4]~reg0.CLK
clk => rx_data[5]~reg0.CLK
clk => rx_data[6]~reg0.CLK
clk => rx_data[7]~reg0.CLK
clk => rx_data[8]~reg0.CLK
clk => rx_data[9]~reg0.CLK
clk => rx_data[10]~reg0.CLK
clk => rx_data[11]~reg0.CLK
clk => rx_data[12]~reg0.CLK
clk => rx_data[13]~reg0.CLK
clk => rx_data[14]~reg0.CLK
clk => rx_data[15]~reg0.CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => rx_shift_reg[0].CLK
clk => rx_shift_reg[1].CLK
clk => rx_shift_reg[2].CLK
clk => rx_shift_reg[3].CLK
clk => rx_shift_reg[4].CLK
clk => rx_shift_reg[5].CLK
clk => rx_shift_reg[6].CLK
clk => rx_shift_reg[7].CLK
clk => rx_shift_reg[8].CLK
clk => rx_shift_reg[9].CLK
clk => rx_shift_reg[10].CLK
clk => rx_shift_reg[11].CLK
clk => rx_shift_reg[12].CLK
clk => rx_shift_reg[13].CLK
clk => rx_shift_reg[14].CLK
clk => rx_shift_reg[15].CLK
clk => clk_error_cnt[0].CLK
clk => clk_error_cnt[1].CLK
clk => clk_error_cnt[2].CLK
clk => clk_error_cnt[3].CLK
clk => clk_error_cnt[4].CLK
clk => clk_error_cnt[5].CLK
clk => clk_error_cnt[6].CLK
clk => clk_error_cnt[7].CLK
clk => clk_error_cnt[8].CLK
clk => clk_error_cnt[9].CLK
clk => clk_error_cnt[10].CLK
clk => clk_error_cnt[11].CLK
clk => spi_mosi_buf[0].CLK
clk => spi_mosi_buf[1].CLK
clk => spi_mosi_buf[2].CLK
clk => spi_cs_n_buf[0].CLK
clk => spi_cs_n_buf[1].CLK
clk => spi_cs_n_buf[2].CLK
clk => spi_clk_buf[0].CLK
clk => spi_clk_buf[1].CLK
clk => spi_clk_buf[2].CLK
rst_n => rx_data_ready.OUTPUTSELECT
rst_n => tx_shift_reg[0].ACLR
rst_n => tx_shift_reg[1].ACLR
rst_n => tx_shift_reg[2].ACLR
rst_n => tx_shift_reg[3].ACLR
rst_n => tx_shift_reg[4].ACLR
rst_n => tx_shift_reg[5].ACLR
rst_n => tx_shift_reg[6].ACLR
rst_n => tx_shift_reg[7].ACLR
rst_n => tx_shift_reg[8].ACLR
rst_n => tx_shift_reg[9].ACLR
rst_n => tx_shift_reg[10].ACLR
rst_n => tx_shift_reg[11].ACLR
rst_n => tx_shift_reg[12].ACLR
rst_n => tx_shift_reg[13].ACLR
rst_n => tx_shift_reg[14].ACLR
rst_n => tx_shift_reg[15].ACLR
rst_n => rx_data[0]~reg0.ACLR
rst_n => rx_data[1]~reg0.ACLR
rst_n => rx_data[2]~reg0.ACLR
rst_n => rx_data[3]~reg0.ACLR
rst_n => rx_data[4]~reg0.ACLR
rst_n => rx_data[5]~reg0.ACLR
rst_n => rx_data[6]~reg0.ACLR
rst_n => rx_data[7]~reg0.ACLR
rst_n => rx_data[8]~reg0.ACLR
rst_n => rx_data[9]~reg0.ACLR
rst_n => rx_data[10]~reg0.ACLR
rst_n => rx_data[11]~reg0.ACLR
rst_n => rx_data[12]~reg0.ACLR
rst_n => rx_data[13]~reg0.ACLR
rst_n => rx_data[14]~reg0.ACLR
rst_n => rx_data[15]~reg0.ACLR
rst_n => spi_mosi_buf[0].ACLR
rst_n => spi_mosi_buf[1].ACLR
rst_n => spi_mosi_buf[2].ACLR
rst_n => spi_cs_n_buf[0].ACLR
rst_n => spi_cs_n_buf[1].ACLR
rst_n => spi_cs_n_buf[2].ACLR
rst_n => spi_clk_buf[0].ACLR
rst_n => spi_clk_buf[1].ACLR
rst_n => spi_clk_buf[2].ACLR
rst_n => clk_error_cnt[0].ACLR
rst_n => clk_error_cnt[1].ACLR
rst_n => clk_error_cnt[2].ACLR
rst_n => clk_error_cnt[3].ACLR
rst_n => clk_error_cnt[4].ACLR
rst_n => clk_error_cnt[5].ACLR
rst_n => clk_error_cnt[6].ACLR
rst_n => clk_error_cnt[7].ACLR
rst_n => clk_error_cnt[8].ACLR
rst_n => clk_error_cnt[9].ACLR
rst_n => clk_error_cnt[10].ACLR
rst_n => clk_error_cnt[11].ACLR
rst_n => bit_cnt[0].ACLR
rst_n => bit_cnt[1].ACLR
rst_n => bit_cnt[2].ACLR
rst_n => bit_cnt[3].ACLR
rst_n => rx_shift_reg[0].ACLR
rst_n => rx_shift_reg[1].ACLR
rst_n => rx_shift_reg[2].ACLR
rst_n => rx_shift_reg[3].ACLR
rst_n => rx_shift_reg[4].ACLR
rst_n => rx_shift_reg[5].ACLR
rst_n => rx_shift_reg[6].ACLR
rst_n => rx_shift_reg[7].ACLR
rst_n => rx_shift_reg[8].ACLR
rst_n => rx_shift_reg[9].ACLR
rst_n => rx_shift_reg[10].ACLR
rst_n => rx_shift_reg[11].ACLR
rst_n => rx_shift_reg[12].ACLR
rst_n => rx_shift_reg[13].ACLR
rst_n => rx_shift_reg[14].ACLR
rst_n => rx_shift_reg[15].ACLR
spi_mosi => spi_mosi_buf[0].DATAIN
spi_cs_n => spi_cs_n_buf[0].DATAIN
spi_clk => spi_clk_buf[0].DATAIN
spi_miso <= tx_shift_reg[15].DB_MAX_OUTPUT_PORT_TYPE
spi_clk_error <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_ready <= rx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data[0] => tx_shift_reg.DATAB
tx_data[1] => tx_shift_reg.DATAB
tx_data[2] => tx_shift_reg.DATAB
tx_data[3] => tx_shift_reg.DATAB
tx_data[4] => tx_shift_reg.DATAB
tx_data[5] => tx_shift_reg.DATAB
tx_data[6] => tx_shift_reg.DATAB
tx_data[7] => tx_shift_reg.DATAB
tx_data[8] => tx_shift_reg.DATAB
tx_data[9] => tx_shift_reg.DATAB
tx_data[10] => tx_shift_reg.DATAB
tx_data[11] => tx_shift_reg.DATAB
tx_data[12] => tx_shift_reg.DATAB
tx_data[13] => tx_shift_reg.DATAB
tx_data[14] => tx_shift_reg.DATAB
tx_data[15] => tx_shift_reg.DATAB


|top|pwm_gen_servo:pwm_gen_cpu
clk => pwm_out[7]~reg0.CLK
clk => pwm_out[6]~reg0.CLK
clk => pwm_out[5]~reg0.CLK
clk => pwm_out[4]~reg0.CLK
clk => pwm_out[3]~reg0.CLK
clk => pwm_out[2]~reg0.CLK
clk => pwm_out[1]~reg0.CLK
clk => pwm_out[0]~reg0.CLK
clk => data_ready_clear.CLK
clk => pulse_width_channel8[0].CLK
clk => pulse_width_channel8[1].CLK
clk => pulse_width_channel8[2].CLK
clk => pulse_width_channel8[3].CLK
clk => pulse_width_channel8[4].CLK
clk => pulse_width_channel8[5].CLK
clk => pulse_width_channel8[6].CLK
clk => pulse_width_channel8[7].CLK
clk => pulse_width_channel8[8].CLK
clk => pulse_width_channel8[9].CLK
clk => pulse_width_channel8[10].CLK
clk => pulse_width_channel8[11].CLK
clk => pulse_width_channel8[12].CLK
clk => pulse_width_channel8[13].CLK
clk => pulse_width_channel8[14].CLK
clk => pulse_width_channel7[0].CLK
clk => pulse_width_channel7[1].CLK
clk => pulse_width_channel7[2].CLK
clk => pulse_width_channel7[3].CLK
clk => pulse_width_channel7[4].CLK
clk => pulse_width_channel7[5].CLK
clk => pulse_width_channel7[6].CLK
clk => pulse_width_channel7[7].CLK
clk => pulse_width_channel7[8].CLK
clk => pulse_width_channel7[9].CLK
clk => pulse_width_channel7[10].CLK
clk => pulse_width_channel7[11].CLK
clk => pulse_width_channel7[12].CLK
clk => pulse_width_channel7[13].CLK
clk => pulse_width_channel7[14].CLK
clk => pulse_width_channel6[0].CLK
clk => pulse_width_channel6[1].CLK
clk => pulse_width_channel6[2].CLK
clk => pulse_width_channel6[3].CLK
clk => pulse_width_channel6[4].CLK
clk => pulse_width_channel6[5].CLK
clk => pulse_width_channel6[6].CLK
clk => pulse_width_channel6[7].CLK
clk => pulse_width_channel6[8].CLK
clk => pulse_width_channel6[9].CLK
clk => pulse_width_channel6[10].CLK
clk => pulse_width_channel6[11].CLK
clk => pulse_width_channel6[12].CLK
clk => pulse_width_channel6[13].CLK
clk => pulse_width_channel6[14].CLK
clk => pulse_width_channel5[0].CLK
clk => pulse_width_channel5[1].CLK
clk => pulse_width_channel5[2].CLK
clk => pulse_width_channel5[3].CLK
clk => pulse_width_channel5[4].CLK
clk => pulse_width_channel5[5].CLK
clk => pulse_width_channel5[6].CLK
clk => pulse_width_channel5[7].CLK
clk => pulse_width_channel5[8].CLK
clk => pulse_width_channel5[9].CLK
clk => pulse_width_channel5[10].CLK
clk => pulse_width_channel5[11].CLK
clk => pulse_width_channel5[12].CLK
clk => pulse_width_channel5[13].CLK
clk => pulse_width_channel5[14].CLK
clk => pulse_width_channel4[0].CLK
clk => pulse_width_channel4[1].CLK
clk => pulse_width_channel4[2].CLK
clk => pulse_width_channel4[3].CLK
clk => pulse_width_channel4[4].CLK
clk => pulse_width_channel4[5].CLK
clk => pulse_width_channel4[6].CLK
clk => pulse_width_channel4[7].CLK
clk => pulse_width_channel4[8].CLK
clk => pulse_width_channel4[9].CLK
clk => pulse_width_channel4[10].CLK
clk => pulse_width_channel4[11].CLK
clk => pulse_width_channel4[12].CLK
clk => pulse_width_channel4[13].CLK
clk => pulse_width_channel4[14].CLK
clk => pulse_width_channel3[0].CLK
clk => pulse_width_channel3[1].CLK
clk => pulse_width_channel3[2].CLK
clk => pulse_width_channel3[3].CLK
clk => pulse_width_channel3[4].CLK
clk => pulse_width_channel3[5].CLK
clk => pulse_width_channel3[6].CLK
clk => pulse_width_channel3[7].CLK
clk => pulse_width_channel3[8].CLK
clk => pulse_width_channel3[9].CLK
clk => pulse_width_channel3[10].CLK
clk => pulse_width_channel3[11].CLK
clk => pulse_width_channel3[12].CLK
clk => pulse_width_channel3[13].CLK
clk => pulse_width_channel3[14].CLK
clk => pulse_width_channel2[0].CLK
clk => pulse_width_channel2[1].CLK
clk => pulse_width_channel2[2].CLK
clk => pulse_width_channel2[3].CLK
clk => pulse_width_channel2[4].CLK
clk => pulse_width_channel2[5].CLK
clk => pulse_width_channel2[6].CLK
clk => pulse_width_channel2[7].CLK
clk => pulse_width_channel2[8].CLK
clk => pulse_width_channel2[9].CLK
clk => pulse_width_channel2[10].CLK
clk => pulse_width_channel2[11].CLK
clk => pulse_width_channel2[12].CLK
clk => pulse_width_channel2[13].CLK
clk => pulse_width_channel2[14].CLK
clk => pulse_width_channel1[0].CLK
clk => pulse_width_channel1[1].CLK
clk => pulse_width_channel1[2].CLK
clk => pulse_width_channel1[3].CLK
clk => pulse_width_channel1[4].CLK
clk => pulse_width_channel1[5].CLK
clk => pulse_width_channel1[6].CLK
clk => pulse_width_channel1[7].CLK
clk => pulse_width_channel1[8].CLK
clk => pulse_width_channel1[9].CLK
clk => pulse_width_channel1[10].CLK
clk => pulse_width_channel1[11].CLK
clk => pulse_width_channel1[12].CLK
clk => pulse_width_channel1[13].CLK
clk => pulse_width_channel1[14].CLK
clk => pulse_period_counter[0].CLK
clk => pulse_period_counter[1].CLK
clk => pulse_period_counter[2].CLK
clk => pulse_period_counter[3].CLK
clk => pulse_period_counter[4].CLK
clk => pulse_period_counter[5].CLK
clk => pulse_period_counter[6].CLK
clk => pulse_period_counter[7].CLK
clk => pulse_period_counter[8].CLK
clk => pulse_period_counter[9].CLK
clk => pulse_period_counter[10].CLK
clk => pulse_period_counter[11].CLK
clk => pulse_period_counter[12].CLK
clk => pulse_period_counter[13].CLK
clk => pulse_period_counter[14].CLK
clk => data_ready.CLK
rst_n => data_ready_clear.ACLR
rst_n => pulse_width_channel8[0].ALOAD
rst_n => pulse_width_channel8[1].ALOAD
rst_n => pulse_width_channel8[2].ALOAD
rst_n => pulse_width_channel8[3].ALOAD
rst_n => pulse_width_channel8[4].ALOAD
rst_n => pulse_width_channel8[5].ALOAD
rst_n => pulse_width_channel8[6].ALOAD
rst_n => pulse_width_channel8[7].ALOAD
rst_n => pulse_width_channel8[8].ALOAD
rst_n => pulse_width_channel8[9].ALOAD
rst_n => pulse_width_channel8[10].ALOAD
rst_n => pulse_width_channel8[11].ALOAD
rst_n => pulse_width_channel8[12].ALOAD
rst_n => pulse_width_channel8[13].ALOAD
rst_n => pulse_width_channel8[14].ALOAD
rst_n => pulse_width_channel7[0].ALOAD
rst_n => pulse_width_channel7[1].ALOAD
rst_n => pulse_width_channel7[2].ALOAD
rst_n => pulse_width_channel7[3].ALOAD
rst_n => pulse_width_channel7[4].ALOAD
rst_n => pulse_width_channel7[5].ALOAD
rst_n => pulse_width_channel7[6].ALOAD
rst_n => pulse_width_channel7[7].ALOAD
rst_n => pulse_width_channel7[8].ALOAD
rst_n => pulse_width_channel7[9].ALOAD
rst_n => pulse_width_channel7[10].ALOAD
rst_n => pulse_width_channel7[11].ALOAD
rst_n => pulse_width_channel7[12].ALOAD
rst_n => pulse_width_channel7[13].ALOAD
rst_n => pulse_width_channel7[14].ALOAD
rst_n => pulse_width_channel6[0].ALOAD
rst_n => pulse_width_channel6[1].ALOAD
rst_n => pulse_width_channel6[2].ALOAD
rst_n => pulse_width_channel6[3].ALOAD
rst_n => pulse_width_channel6[4].ALOAD
rst_n => pulse_width_channel6[5].ALOAD
rst_n => pulse_width_channel6[6].ALOAD
rst_n => pulse_width_channel6[7].ALOAD
rst_n => pulse_width_channel6[8].ALOAD
rst_n => pulse_width_channel6[9].ALOAD
rst_n => pulse_width_channel6[10].ALOAD
rst_n => pulse_width_channel6[11].ALOAD
rst_n => pulse_width_channel6[12].ALOAD
rst_n => pulse_width_channel6[13].ALOAD
rst_n => pulse_width_channel6[14].ALOAD
rst_n => pulse_width_channel5[0].ALOAD
rst_n => pulse_width_channel5[1].ALOAD
rst_n => pulse_width_channel5[2].ALOAD
rst_n => pulse_width_channel5[3].ALOAD
rst_n => pulse_width_channel5[4].ALOAD
rst_n => pulse_width_channel5[5].ALOAD
rst_n => pulse_width_channel5[6].ALOAD
rst_n => pulse_width_channel5[7].ALOAD
rst_n => pulse_width_channel5[8].ALOAD
rst_n => pulse_width_channel5[9].ALOAD
rst_n => pulse_width_channel5[10].ALOAD
rst_n => pulse_width_channel5[11].ALOAD
rst_n => pulse_width_channel5[12].ALOAD
rst_n => pulse_width_channel5[13].ALOAD
rst_n => pulse_width_channel5[14].ALOAD
rst_n => pulse_width_channel4[0].ALOAD
rst_n => pulse_width_channel4[1].ALOAD
rst_n => pulse_width_channel4[2].ALOAD
rst_n => pulse_width_channel4[3].ALOAD
rst_n => pulse_width_channel4[4].ALOAD
rst_n => pulse_width_channel4[5].ALOAD
rst_n => pulse_width_channel4[6].ALOAD
rst_n => pulse_width_channel4[7].ALOAD
rst_n => pulse_width_channel4[8].ALOAD
rst_n => pulse_width_channel4[9].ALOAD
rst_n => pulse_width_channel4[10].ALOAD
rst_n => pulse_width_channel4[11].ALOAD
rst_n => pulse_width_channel4[12].ALOAD
rst_n => pulse_width_channel4[13].ALOAD
rst_n => pulse_width_channel4[14].ALOAD
rst_n => pulse_width_channel3[0].ALOAD
rst_n => pulse_width_channel3[1].ALOAD
rst_n => pulse_width_channel3[2].ALOAD
rst_n => pulse_width_channel3[3].ALOAD
rst_n => pulse_width_channel3[4].ALOAD
rst_n => pulse_width_channel3[5].ALOAD
rst_n => pulse_width_channel3[6].ALOAD
rst_n => pulse_width_channel3[7].ALOAD
rst_n => pulse_width_channel3[8].ALOAD
rst_n => pulse_width_channel3[9].ALOAD
rst_n => pulse_width_channel3[10].ALOAD
rst_n => pulse_width_channel3[11].ALOAD
rst_n => pulse_width_channel3[12].ALOAD
rst_n => pulse_width_channel3[13].ALOAD
rst_n => pulse_width_channel3[14].ALOAD
rst_n => pulse_width_channel2[0].ALOAD
rst_n => pulse_width_channel2[1].ALOAD
rst_n => pulse_width_channel2[2].ALOAD
rst_n => pulse_width_channel2[3].ALOAD
rst_n => pulse_width_channel2[4].ALOAD
rst_n => pulse_width_channel2[5].ALOAD
rst_n => pulse_width_channel2[6].ALOAD
rst_n => pulse_width_channel2[7].ALOAD
rst_n => pulse_width_channel2[8].ALOAD
rst_n => pulse_width_channel2[9].ALOAD
rst_n => pulse_width_channel2[10].ALOAD
rst_n => pulse_width_channel2[11].ALOAD
rst_n => pulse_width_channel2[12].ALOAD
rst_n => pulse_width_channel2[13].ALOAD
rst_n => pulse_width_channel2[14].ALOAD
rst_n => pulse_width_channel1[0].ALOAD
rst_n => pulse_width_channel1[1].ALOAD
rst_n => pulse_width_channel1[2].ALOAD
rst_n => pulse_width_channel1[3].ALOAD
rst_n => pulse_width_channel1[4].ALOAD
rst_n => pulse_width_channel1[5].ALOAD
rst_n => pulse_width_channel1[6].ALOAD
rst_n => pulse_width_channel1[7].ALOAD
rst_n => pulse_width_channel1[8].ALOAD
rst_n => pulse_width_channel1[9].ALOAD
rst_n => pulse_width_channel1[10].ALOAD
rst_n => pulse_width_channel1[11].ALOAD
rst_n => pulse_width_channel1[12].ALOAD
rst_n => pulse_width_channel1[13].ALOAD
rst_n => pulse_width_channel1[14].ALOAD
rst_n => pulse_period_counter[0].PRESET
rst_n => pulse_period_counter[1].ACLR
rst_n => pulse_period_counter[2].ACLR
rst_n => pulse_period_counter[3].ACLR
rst_n => pulse_period_counter[4].ACLR
rst_n => pulse_period_counter[5].ACLR
rst_n => pulse_period_counter[6].ACLR
rst_n => pulse_period_counter[7].ACLR
rst_n => pulse_period_counter[8].ACLR
rst_n => pulse_period_counter[9].ACLR
rst_n => pulse_period_counter[10].ACLR
rst_n => pulse_period_counter[11].ACLR
rst_n => pulse_period_counter[12].ACLR
rst_n => pulse_period_counter[13].ACLR
rst_n => pulse_period_counter[14].ACLR
rst_n => pwm_out[7]~reg0.ACLR
rst_n => pwm_out[6]~reg0.ACLR
rst_n => pwm_out[5]~reg0.ACLR
rst_n => pwm_out[4]~reg0.ACLR
rst_n => pwm_out[3]~reg0.ACLR
rst_n => pwm_out[2]~reg0.ACLR
rst_n => pwm_out[1]~reg0.ACLR
rst_n => pwm_out[0]~reg0.ACLR
rst_n => data_ready.ACLR
pwm_clk => pulse_period_counter[14].ENA
pwm_clk => pulse_period_counter[13].ENA
pwm_clk => pulse_period_counter[12].ENA
pwm_clk => pulse_period_counter[11].ENA
pwm_clk => pulse_period_counter[10].ENA
pwm_clk => pulse_period_counter[9].ENA
pwm_clk => pulse_period_counter[8].ENA
pwm_clk => pulse_period_counter[7].ENA
pwm_clk => pulse_period_counter[6].ENA
pwm_clk => pulse_period_counter[5].ENA
pwm_clk => pulse_period_counter[4].ENA
pwm_clk => pulse_period_counter[3].ENA
pwm_clk => pulse_period_counter[2].ENA
pwm_clk => pulse_period_counter[1].ENA
pwm_clk => pulse_period_counter[0].ENA
pwm_clk => pulse_width_channel1[14].ENA
pwm_clk => pulse_width_channel1[13].ENA
pwm_clk => pulse_width_channel1[12].ENA
pwm_clk => pulse_width_channel1[11].ENA
pwm_clk => pulse_width_channel1[10].ENA
pwm_clk => pulse_width_channel1[9].ENA
pwm_clk => pulse_width_channel1[8].ENA
pwm_clk => pulse_width_channel1[7].ENA
pwm_clk => pulse_width_channel1[6].ENA
pwm_clk => pulse_width_channel1[5].ENA
pwm_clk => pulse_width_channel1[4].ENA
pwm_clk => pulse_width_channel1[3].ENA
pwm_clk => pulse_width_channel1[2].ENA
pwm_clk => pulse_width_channel1[1].ENA
pwm_clk => pulse_width_channel1[0].ENA
pwm_clk => pulse_width_channel2[14].ENA
pwm_clk => pulse_width_channel2[13].ENA
pwm_clk => pulse_width_channel2[12].ENA
pwm_clk => pulse_width_channel2[11].ENA
pwm_clk => pulse_width_channel2[10].ENA
pwm_clk => pulse_width_channel2[9].ENA
pwm_clk => pulse_width_channel2[8].ENA
pwm_clk => pulse_width_channel2[7].ENA
pwm_clk => pulse_width_channel2[6].ENA
pwm_clk => pulse_width_channel2[5].ENA
pwm_clk => pulse_width_channel2[4].ENA
pwm_clk => pulse_width_channel2[3].ENA
pwm_clk => pulse_width_channel2[2].ENA
pwm_clk => pulse_width_channel2[1].ENA
pwm_clk => pulse_width_channel2[0].ENA
pwm_clk => pulse_width_channel3[14].ENA
pwm_clk => pulse_width_channel3[13].ENA
pwm_clk => pulse_width_channel3[12].ENA
pwm_clk => pulse_width_channel3[11].ENA
pwm_clk => pulse_width_channel3[10].ENA
pwm_clk => pulse_width_channel3[9].ENA
pwm_clk => pulse_width_channel3[8].ENA
pwm_clk => pulse_width_channel3[7].ENA
pwm_clk => pulse_width_channel3[6].ENA
pwm_clk => pulse_width_channel3[5].ENA
pwm_clk => pulse_width_channel3[4].ENA
pwm_clk => pulse_width_channel3[3].ENA
pwm_clk => pulse_width_channel3[2].ENA
pwm_clk => pulse_width_channel3[1].ENA
pwm_clk => pulse_width_channel3[0].ENA
pwm_clk => pulse_width_channel4[14].ENA
pwm_clk => pulse_width_channel4[13].ENA
pwm_clk => pulse_width_channel4[12].ENA
pwm_clk => pulse_width_channel4[11].ENA
pwm_clk => pulse_width_channel4[10].ENA
pwm_clk => pulse_width_channel4[9].ENA
pwm_clk => pulse_width_channel4[8].ENA
pwm_clk => pulse_width_channel4[7].ENA
pwm_clk => pulse_width_channel4[6].ENA
pwm_clk => pulse_width_channel4[5].ENA
pwm_clk => pulse_width_channel4[4].ENA
pwm_clk => pulse_width_channel4[3].ENA
pwm_clk => pulse_width_channel4[2].ENA
pwm_clk => pulse_width_channel4[1].ENA
pwm_clk => pulse_width_channel4[0].ENA
pwm_clk => pulse_width_channel5[14].ENA
pwm_clk => pulse_width_channel5[13].ENA
pwm_clk => pulse_width_channel5[12].ENA
pwm_clk => pulse_width_channel5[11].ENA
pwm_clk => pulse_width_channel5[10].ENA
pwm_clk => pulse_width_channel5[9].ENA
pwm_clk => pulse_width_channel5[8].ENA
pwm_clk => pulse_width_channel5[7].ENA
pwm_clk => pulse_width_channel5[6].ENA
pwm_clk => pulse_width_channel5[5].ENA
pwm_clk => pulse_width_channel5[4].ENA
pwm_clk => pulse_width_channel5[3].ENA
pwm_clk => pulse_width_channel5[2].ENA
pwm_clk => pulse_width_channel5[1].ENA
pwm_clk => pulse_width_channel5[0].ENA
pwm_clk => pulse_width_channel6[14].ENA
pwm_clk => pulse_width_channel6[13].ENA
pwm_clk => pulse_width_channel6[12].ENA
pwm_clk => pulse_width_channel6[11].ENA
pwm_clk => pulse_width_channel6[10].ENA
pwm_clk => pulse_width_channel6[9].ENA
pwm_clk => pulse_width_channel6[8].ENA
pwm_clk => pulse_width_channel6[7].ENA
pwm_clk => pulse_width_channel6[6].ENA
pwm_clk => pulse_width_channel6[5].ENA
pwm_clk => pulse_width_channel6[4].ENA
pwm_clk => pulse_width_channel6[3].ENA
pwm_clk => pulse_width_channel6[2].ENA
pwm_clk => pulse_width_channel6[1].ENA
pwm_clk => pulse_width_channel6[0].ENA
pwm_clk => pulse_width_channel7[14].ENA
pwm_clk => pulse_width_channel7[13].ENA
pwm_clk => pulse_width_channel7[12].ENA
pwm_clk => pulse_width_channel7[11].ENA
pwm_clk => pulse_width_channel7[10].ENA
pwm_clk => pulse_width_channel7[9].ENA
pwm_clk => pulse_width_channel7[8].ENA
pwm_clk => pulse_width_channel7[7].ENA
pwm_clk => pulse_width_channel7[6].ENA
pwm_clk => pulse_width_channel7[5].ENA
pwm_clk => pulse_width_channel7[4].ENA
pwm_clk => pulse_width_channel7[3].ENA
pwm_clk => pulse_width_channel7[2].ENA
pwm_clk => pulse_width_channel7[1].ENA
pwm_clk => pulse_width_channel7[0].ENA
pwm_clk => pulse_width_channel8[14].ENA
pwm_clk => pulse_width_channel8[13].ENA
pwm_clk => pulse_width_channel8[12].ENA
pwm_clk => pulse_width_channel8[11].ENA
pwm_clk => pulse_width_channel8[10].ENA
pwm_clk => pulse_width_channel8[9].ENA
pwm_clk => pulse_width_channel8[8].ENA
pwm_clk => pulse_width_channel8[7].ENA
pwm_clk => pulse_width_channel8[6].ENA
pwm_clk => pulse_width_channel8[5].ENA
pwm_clk => pulse_width_channel8[4].ENA
pwm_clk => pulse_width_channel8[3].ENA
pwm_clk => pulse_width_channel8[2].ENA
pwm_clk => pulse_width_channel8[1].ENA
pwm_clk => pulse_width_channel8[0].ENA
pwm_clk => data_ready_clear.ENA
pulse_period[0] => Equal0.IN14
pulse_period[1] => Equal0.IN13
pulse_period[2] => Equal0.IN12
pulse_period[3] => Equal0.IN11
pulse_period[4] => Equal0.IN10
pulse_period[5] => Equal0.IN9
pulse_period[6] => Equal0.IN8
pulse_period[7] => Equal0.IN7
pulse_period[8] => Equal0.IN6
pulse_period[9] => Equal0.IN5
pulse_period[10] => Equal0.IN4
pulse_period[11] => Equal0.IN3
pulse_period[12] => Equal0.IN2
pulse_period[13] => Equal0.IN1
pulse_period[14] => Equal0.IN0
pulse_width_ch1[0] => pulse_width_channel1.DATAB
pulse_width_ch1[0] => pulse_width_channel1[0].ADATA
pulse_width_ch1[1] => pulse_width_channel1.DATAB
pulse_width_ch1[1] => pulse_width_channel1[1].ADATA
pulse_width_ch1[2] => pulse_width_channel1.DATAB
pulse_width_ch1[2] => pulse_width_channel1[2].ADATA
pulse_width_ch1[3] => pulse_width_channel1.DATAB
pulse_width_ch1[3] => pulse_width_channel1[3].ADATA
pulse_width_ch1[4] => pulse_width_channel1.DATAB
pulse_width_ch1[4] => pulse_width_channel1[4].ADATA
pulse_width_ch1[5] => pulse_width_channel1.DATAB
pulse_width_ch1[5] => pulse_width_channel1[5].ADATA
pulse_width_ch1[6] => pulse_width_channel1.DATAB
pulse_width_ch1[6] => pulse_width_channel1[6].ADATA
pulse_width_ch1[7] => pulse_width_channel1.DATAB
pulse_width_ch1[7] => pulse_width_channel1[7].ADATA
pulse_width_ch1[8] => pulse_width_channel1.DATAB
pulse_width_ch1[8] => pulse_width_channel1[8].ADATA
pulse_width_ch1[9] => pulse_width_channel1.DATAB
pulse_width_ch1[9] => pulse_width_channel1[9].ADATA
pulse_width_ch1[10] => pulse_width_channel1.DATAB
pulse_width_ch1[10] => pulse_width_channel1[10].ADATA
pulse_width_ch1[11] => pulse_width_channel1.DATAB
pulse_width_ch1[11] => pulse_width_channel1[11].ADATA
pulse_width_ch1[12] => pulse_width_channel1.DATAB
pulse_width_ch1[12] => pulse_width_channel1[12].ADATA
pulse_width_ch1[13] => pulse_width_channel1.DATAB
pulse_width_ch1[13] => pulse_width_channel1[13].ADATA
pulse_width_ch1[14] => pulse_width_channel1.DATAB
pulse_width_ch1[14] => pulse_width_channel1[14].ADATA
pulse_width_ch2[0] => pulse_width_channel2.DATAB
pulse_width_ch2[0] => pulse_width_channel2[0].ADATA
pulse_width_ch2[1] => pulse_width_channel2.DATAB
pulse_width_ch2[1] => pulse_width_channel2[1].ADATA
pulse_width_ch2[2] => pulse_width_channel2.DATAB
pulse_width_ch2[2] => pulse_width_channel2[2].ADATA
pulse_width_ch2[3] => pulse_width_channel2.DATAB
pulse_width_ch2[3] => pulse_width_channel2[3].ADATA
pulse_width_ch2[4] => pulse_width_channel2.DATAB
pulse_width_ch2[4] => pulse_width_channel2[4].ADATA
pulse_width_ch2[5] => pulse_width_channel2.DATAB
pulse_width_ch2[5] => pulse_width_channel2[5].ADATA
pulse_width_ch2[6] => pulse_width_channel2.DATAB
pulse_width_ch2[6] => pulse_width_channel2[6].ADATA
pulse_width_ch2[7] => pulse_width_channel2.DATAB
pulse_width_ch2[7] => pulse_width_channel2[7].ADATA
pulse_width_ch2[8] => pulse_width_channel2.DATAB
pulse_width_ch2[8] => pulse_width_channel2[8].ADATA
pulse_width_ch2[9] => pulse_width_channel2.DATAB
pulse_width_ch2[9] => pulse_width_channel2[9].ADATA
pulse_width_ch2[10] => pulse_width_channel2.DATAB
pulse_width_ch2[10] => pulse_width_channel2[10].ADATA
pulse_width_ch2[11] => pulse_width_channel2.DATAB
pulse_width_ch2[11] => pulse_width_channel2[11].ADATA
pulse_width_ch2[12] => pulse_width_channel2.DATAB
pulse_width_ch2[12] => pulse_width_channel2[12].ADATA
pulse_width_ch2[13] => pulse_width_channel2.DATAB
pulse_width_ch2[13] => pulse_width_channel2[13].ADATA
pulse_width_ch2[14] => pulse_width_channel2.DATAB
pulse_width_ch2[14] => pulse_width_channel2[14].ADATA
pulse_width_ch3[0] => pulse_width_channel3.DATAB
pulse_width_ch3[0] => pulse_width_channel3[0].ADATA
pulse_width_ch3[1] => pulse_width_channel3.DATAB
pulse_width_ch3[1] => pulse_width_channel3[1].ADATA
pulse_width_ch3[2] => pulse_width_channel3.DATAB
pulse_width_ch3[2] => pulse_width_channel3[2].ADATA
pulse_width_ch3[3] => pulse_width_channel3.DATAB
pulse_width_ch3[3] => pulse_width_channel3[3].ADATA
pulse_width_ch3[4] => pulse_width_channel3.DATAB
pulse_width_ch3[4] => pulse_width_channel3[4].ADATA
pulse_width_ch3[5] => pulse_width_channel3.DATAB
pulse_width_ch3[5] => pulse_width_channel3[5].ADATA
pulse_width_ch3[6] => pulse_width_channel3.DATAB
pulse_width_ch3[6] => pulse_width_channel3[6].ADATA
pulse_width_ch3[7] => pulse_width_channel3.DATAB
pulse_width_ch3[7] => pulse_width_channel3[7].ADATA
pulse_width_ch3[8] => pulse_width_channel3.DATAB
pulse_width_ch3[8] => pulse_width_channel3[8].ADATA
pulse_width_ch3[9] => pulse_width_channel3.DATAB
pulse_width_ch3[9] => pulse_width_channel3[9].ADATA
pulse_width_ch3[10] => pulse_width_channel3.DATAB
pulse_width_ch3[10] => pulse_width_channel3[10].ADATA
pulse_width_ch3[11] => pulse_width_channel3.DATAB
pulse_width_ch3[11] => pulse_width_channel3[11].ADATA
pulse_width_ch3[12] => pulse_width_channel3.DATAB
pulse_width_ch3[12] => pulse_width_channel3[12].ADATA
pulse_width_ch3[13] => pulse_width_channel3.DATAB
pulse_width_ch3[13] => pulse_width_channel3[13].ADATA
pulse_width_ch3[14] => pulse_width_channel3.DATAB
pulse_width_ch3[14] => pulse_width_channel3[14].ADATA
pulse_width_ch4[0] => pulse_width_channel4.DATAB
pulse_width_ch4[0] => pulse_width_channel4[0].ADATA
pulse_width_ch4[1] => pulse_width_channel4.DATAB
pulse_width_ch4[1] => pulse_width_channel4[1].ADATA
pulse_width_ch4[2] => pulse_width_channel4.DATAB
pulse_width_ch4[2] => pulse_width_channel4[2].ADATA
pulse_width_ch4[3] => pulse_width_channel4.DATAB
pulse_width_ch4[3] => pulse_width_channel4[3].ADATA
pulse_width_ch4[4] => pulse_width_channel4.DATAB
pulse_width_ch4[4] => pulse_width_channel4[4].ADATA
pulse_width_ch4[5] => pulse_width_channel4.DATAB
pulse_width_ch4[5] => pulse_width_channel4[5].ADATA
pulse_width_ch4[6] => pulse_width_channel4.DATAB
pulse_width_ch4[6] => pulse_width_channel4[6].ADATA
pulse_width_ch4[7] => pulse_width_channel4.DATAB
pulse_width_ch4[7] => pulse_width_channel4[7].ADATA
pulse_width_ch4[8] => pulse_width_channel4.DATAB
pulse_width_ch4[8] => pulse_width_channel4[8].ADATA
pulse_width_ch4[9] => pulse_width_channel4.DATAB
pulse_width_ch4[9] => pulse_width_channel4[9].ADATA
pulse_width_ch4[10] => pulse_width_channel4.DATAB
pulse_width_ch4[10] => pulse_width_channel4[10].ADATA
pulse_width_ch4[11] => pulse_width_channel4.DATAB
pulse_width_ch4[11] => pulse_width_channel4[11].ADATA
pulse_width_ch4[12] => pulse_width_channel4.DATAB
pulse_width_ch4[12] => pulse_width_channel4[12].ADATA
pulse_width_ch4[13] => pulse_width_channel4.DATAB
pulse_width_ch4[13] => pulse_width_channel4[13].ADATA
pulse_width_ch4[14] => pulse_width_channel4.DATAB
pulse_width_ch4[14] => pulse_width_channel4[14].ADATA
pulse_width_ch5[0] => pulse_width_channel5.DATAB
pulse_width_ch5[0] => pulse_width_channel5[0].ADATA
pulse_width_ch5[1] => pulse_width_channel5.DATAB
pulse_width_ch5[1] => pulse_width_channel5[1].ADATA
pulse_width_ch5[2] => pulse_width_channel5.DATAB
pulse_width_ch5[2] => pulse_width_channel5[2].ADATA
pulse_width_ch5[3] => pulse_width_channel5.DATAB
pulse_width_ch5[3] => pulse_width_channel5[3].ADATA
pulse_width_ch5[4] => pulse_width_channel5.DATAB
pulse_width_ch5[4] => pulse_width_channel5[4].ADATA
pulse_width_ch5[5] => pulse_width_channel5.DATAB
pulse_width_ch5[5] => pulse_width_channel5[5].ADATA
pulse_width_ch5[6] => pulse_width_channel5.DATAB
pulse_width_ch5[6] => pulse_width_channel5[6].ADATA
pulse_width_ch5[7] => pulse_width_channel5.DATAB
pulse_width_ch5[7] => pulse_width_channel5[7].ADATA
pulse_width_ch5[8] => pulse_width_channel5.DATAB
pulse_width_ch5[8] => pulse_width_channel5[8].ADATA
pulse_width_ch5[9] => pulse_width_channel5.DATAB
pulse_width_ch5[9] => pulse_width_channel5[9].ADATA
pulse_width_ch5[10] => pulse_width_channel5.DATAB
pulse_width_ch5[10] => pulse_width_channel5[10].ADATA
pulse_width_ch5[11] => pulse_width_channel5.DATAB
pulse_width_ch5[11] => pulse_width_channel5[11].ADATA
pulse_width_ch5[12] => pulse_width_channel5.DATAB
pulse_width_ch5[12] => pulse_width_channel5[12].ADATA
pulse_width_ch5[13] => pulse_width_channel5.DATAB
pulse_width_ch5[13] => pulse_width_channel5[13].ADATA
pulse_width_ch5[14] => pulse_width_channel5.DATAB
pulse_width_ch5[14] => pulse_width_channel5[14].ADATA
pulse_width_ch6[0] => pulse_width_channel6.DATAB
pulse_width_ch6[0] => pulse_width_channel6[0].ADATA
pulse_width_ch6[1] => pulse_width_channel6.DATAB
pulse_width_ch6[1] => pulse_width_channel6[1].ADATA
pulse_width_ch6[2] => pulse_width_channel6.DATAB
pulse_width_ch6[2] => pulse_width_channel6[2].ADATA
pulse_width_ch6[3] => pulse_width_channel6.DATAB
pulse_width_ch6[3] => pulse_width_channel6[3].ADATA
pulse_width_ch6[4] => pulse_width_channel6.DATAB
pulse_width_ch6[4] => pulse_width_channel6[4].ADATA
pulse_width_ch6[5] => pulse_width_channel6.DATAB
pulse_width_ch6[5] => pulse_width_channel6[5].ADATA
pulse_width_ch6[6] => pulse_width_channel6.DATAB
pulse_width_ch6[6] => pulse_width_channel6[6].ADATA
pulse_width_ch6[7] => pulse_width_channel6.DATAB
pulse_width_ch6[7] => pulse_width_channel6[7].ADATA
pulse_width_ch6[8] => pulse_width_channel6.DATAB
pulse_width_ch6[8] => pulse_width_channel6[8].ADATA
pulse_width_ch6[9] => pulse_width_channel6.DATAB
pulse_width_ch6[9] => pulse_width_channel6[9].ADATA
pulse_width_ch6[10] => pulse_width_channel6.DATAB
pulse_width_ch6[10] => pulse_width_channel6[10].ADATA
pulse_width_ch6[11] => pulse_width_channel6.DATAB
pulse_width_ch6[11] => pulse_width_channel6[11].ADATA
pulse_width_ch6[12] => pulse_width_channel6.DATAB
pulse_width_ch6[12] => pulse_width_channel6[12].ADATA
pulse_width_ch6[13] => pulse_width_channel6.DATAB
pulse_width_ch6[13] => pulse_width_channel6[13].ADATA
pulse_width_ch6[14] => pulse_width_channel6.DATAB
pulse_width_ch6[14] => pulse_width_channel6[14].ADATA
pulse_width_ch7[0] => pulse_width_channel7.DATAB
pulse_width_ch7[0] => pulse_width_channel7[0].ADATA
pulse_width_ch7[1] => pulse_width_channel7.DATAB
pulse_width_ch7[1] => pulse_width_channel7[1].ADATA
pulse_width_ch7[2] => pulse_width_channel7.DATAB
pulse_width_ch7[2] => pulse_width_channel7[2].ADATA
pulse_width_ch7[3] => pulse_width_channel7.DATAB
pulse_width_ch7[3] => pulse_width_channel7[3].ADATA
pulse_width_ch7[4] => pulse_width_channel7.DATAB
pulse_width_ch7[4] => pulse_width_channel7[4].ADATA
pulse_width_ch7[5] => pulse_width_channel7.DATAB
pulse_width_ch7[5] => pulse_width_channel7[5].ADATA
pulse_width_ch7[6] => pulse_width_channel7.DATAB
pulse_width_ch7[6] => pulse_width_channel7[6].ADATA
pulse_width_ch7[7] => pulse_width_channel7.DATAB
pulse_width_ch7[7] => pulse_width_channel7[7].ADATA
pulse_width_ch7[8] => pulse_width_channel7.DATAB
pulse_width_ch7[8] => pulse_width_channel7[8].ADATA
pulse_width_ch7[9] => pulse_width_channel7.DATAB
pulse_width_ch7[9] => pulse_width_channel7[9].ADATA
pulse_width_ch7[10] => pulse_width_channel7.DATAB
pulse_width_ch7[10] => pulse_width_channel7[10].ADATA
pulse_width_ch7[11] => pulse_width_channel7.DATAB
pulse_width_ch7[11] => pulse_width_channel7[11].ADATA
pulse_width_ch7[12] => pulse_width_channel7.DATAB
pulse_width_ch7[12] => pulse_width_channel7[12].ADATA
pulse_width_ch7[13] => pulse_width_channel7.DATAB
pulse_width_ch7[13] => pulse_width_channel7[13].ADATA
pulse_width_ch7[14] => pulse_width_channel7.DATAB
pulse_width_ch7[14] => pulse_width_channel7[14].ADATA
pulse_width_ch8[0] => pulse_width_channel8.DATAB
pulse_width_ch8[0] => pulse_width_channel8[0].ADATA
pulse_width_ch8[1] => pulse_width_channel8.DATAB
pulse_width_ch8[1] => pulse_width_channel8[1].ADATA
pulse_width_ch8[2] => pulse_width_channel8.DATAB
pulse_width_ch8[2] => pulse_width_channel8[2].ADATA
pulse_width_ch8[3] => pulse_width_channel8.DATAB
pulse_width_ch8[3] => pulse_width_channel8[3].ADATA
pulse_width_ch8[4] => pulse_width_channel8.DATAB
pulse_width_ch8[4] => pulse_width_channel8[4].ADATA
pulse_width_ch8[5] => pulse_width_channel8.DATAB
pulse_width_ch8[5] => pulse_width_channel8[5].ADATA
pulse_width_ch8[6] => pulse_width_channel8.DATAB
pulse_width_ch8[6] => pulse_width_channel8[6].ADATA
pulse_width_ch8[7] => pulse_width_channel8.DATAB
pulse_width_ch8[7] => pulse_width_channel8[7].ADATA
pulse_width_ch8[8] => pulse_width_channel8.DATAB
pulse_width_ch8[8] => pulse_width_channel8[8].ADATA
pulse_width_ch8[9] => pulse_width_channel8.DATAB
pulse_width_ch8[9] => pulse_width_channel8[9].ADATA
pulse_width_ch8[10] => pulse_width_channel8.DATAB
pulse_width_ch8[10] => pulse_width_channel8[10].ADATA
pulse_width_ch8[11] => pulse_width_channel8.DATAB
pulse_width_ch8[11] => pulse_width_channel8[11].ADATA
pulse_width_ch8[12] => pulse_width_channel8.DATAB
pulse_width_ch8[12] => pulse_width_channel8[12].ADATA
pulse_width_ch8[13] => pulse_width_channel8.DATAB
pulse_width_ch8[13] => pulse_width_channel8[13].ADATA
pulse_width_ch8[14] => pulse_width_channel8.DATAB
pulse_width_ch8[14] => pulse_width_channel8[14].ADATA
data_update_flag => data_ready.OUTPUTSELECT
pwm_out[0] <= pwm_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_out[1] <= pwm_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_out[2] <= pwm_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_out[3] <= pwm_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_out[4] <= pwm_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_out[5] <= pwm_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_out[6] <= pwm_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_out[7] <= pwm_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|pwm_cap_rc:pwm_cap
clk => pulse_period[0]~reg0.CLK
clk => pulse_period[1]~reg0.CLK
clk => pulse_period[2]~reg0.CLK
clk => pulse_period[3]~reg0.CLK
clk => pulse_period[4]~reg0.CLK
clk => pulse_period[5]~reg0.CLK
clk => pulse_period[6]~reg0.CLK
clk => pulse_period[7]~reg0.CLK
clk => pulse_period[8]~reg0.CLK
clk => pulse_period[9]~reg0.CLK
clk => pulse_period[10]~reg0.CLK
clk => pulse_period[11]~reg0.CLK
clk => pulse_period[12]~reg0.CLK
clk => pulse_period[13]~reg0.CLK
clk => pulse_period[14]~reg0.CLK
clk => pulse_period_counter[0].CLK
clk => pulse_period_counter[1].CLK
clk => pulse_period_counter[2].CLK
clk => pulse_period_counter[3].CLK
clk => pulse_period_counter[4].CLK
clk => pulse_period_counter[5].CLK
clk => pulse_period_counter[6].CLK
clk => pulse_period_counter[7].CLK
clk => pulse_period_counter[8].CLK
clk => pulse_period_counter[9].CLK
clk => pulse_period_counter[10].CLK
clk => pulse_period_counter[11].CLK
clk => pulse_period_counter[12].CLK
clk => pulse_period_counter[13].CLK
clk => pulse_period_counter[14].CLK
clk => pulse_width_ch6[0]~reg0.CLK
clk => pulse_width_ch6[1]~reg0.CLK
clk => pulse_width_ch6[2]~reg0.CLK
clk => pulse_width_ch6[3]~reg0.CLK
clk => pulse_width_ch6[4]~reg0.CLK
clk => pulse_width_ch6[5]~reg0.CLK
clk => pulse_width_ch6[6]~reg0.CLK
clk => pulse_width_ch6[7]~reg0.CLK
clk => pulse_width_ch6[8]~reg0.CLK
clk => pulse_width_ch6[9]~reg0.CLK
clk => pulse_width_ch6[10]~reg0.CLK
clk => pulse_width_ch6[11]~reg0.CLK
clk => pulse_width_ch6[12]~reg0.CLK
clk => pulse_width_ch6[13]~reg0.CLK
clk => pulse_width_ch6[14]~reg0.CLK
clk => pulse_width_counter6[0].CLK
clk => pulse_width_counter6[1].CLK
clk => pulse_width_counter6[2].CLK
clk => pulse_width_counter6[3].CLK
clk => pulse_width_counter6[4].CLK
clk => pulse_width_counter6[5].CLK
clk => pulse_width_counter6[6].CLK
clk => pulse_width_counter6[7].CLK
clk => pulse_width_counter6[8].CLK
clk => pulse_width_counter6[9].CLK
clk => pulse_width_counter6[10].CLK
clk => pulse_width_counter6[11].CLK
clk => pulse_width_counter6[12].CLK
clk => pulse_width_counter6[13].CLK
clk => pulse_width_counter6[14].CLK
clk => pulse_width_ch5[0]~reg0.CLK
clk => pulse_width_ch5[1]~reg0.CLK
clk => pulse_width_ch5[2]~reg0.CLK
clk => pulse_width_ch5[3]~reg0.CLK
clk => pulse_width_ch5[4]~reg0.CLK
clk => pulse_width_ch5[5]~reg0.CLK
clk => pulse_width_ch5[6]~reg0.CLK
clk => pulse_width_ch5[7]~reg0.CLK
clk => pulse_width_ch5[8]~reg0.CLK
clk => pulse_width_ch5[9]~reg0.CLK
clk => pulse_width_ch5[10]~reg0.CLK
clk => pulse_width_ch5[11]~reg0.CLK
clk => pulse_width_ch5[12]~reg0.CLK
clk => pulse_width_ch5[13]~reg0.CLK
clk => pulse_width_ch5[14]~reg0.CLK
clk => pulse_width_counter5[0].CLK
clk => pulse_width_counter5[1].CLK
clk => pulse_width_counter5[2].CLK
clk => pulse_width_counter5[3].CLK
clk => pulse_width_counter5[4].CLK
clk => pulse_width_counter5[5].CLK
clk => pulse_width_counter5[6].CLK
clk => pulse_width_counter5[7].CLK
clk => pulse_width_counter5[8].CLK
clk => pulse_width_counter5[9].CLK
clk => pulse_width_counter5[10].CLK
clk => pulse_width_counter5[11].CLK
clk => pulse_width_counter5[12].CLK
clk => pulse_width_counter5[13].CLK
clk => pulse_width_counter5[14].CLK
clk => pulse_width_ch4[0]~reg0.CLK
clk => pulse_width_ch4[1]~reg0.CLK
clk => pulse_width_ch4[2]~reg0.CLK
clk => pulse_width_ch4[3]~reg0.CLK
clk => pulse_width_ch4[4]~reg0.CLK
clk => pulse_width_ch4[5]~reg0.CLK
clk => pulse_width_ch4[6]~reg0.CLK
clk => pulse_width_ch4[7]~reg0.CLK
clk => pulse_width_ch4[8]~reg0.CLK
clk => pulse_width_ch4[9]~reg0.CLK
clk => pulse_width_ch4[10]~reg0.CLK
clk => pulse_width_ch4[11]~reg0.CLK
clk => pulse_width_ch4[12]~reg0.CLK
clk => pulse_width_ch4[13]~reg0.CLK
clk => pulse_width_ch4[14]~reg0.CLK
clk => pulse_width_counter4[0].CLK
clk => pulse_width_counter4[1].CLK
clk => pulse_width_counter4[2].CLK
clk => pulse_width_counter4[3].CLK
clk => pulse_width_counter4[4].CLK
clk => pulse_width_counter4[5].CLK
clk => pulse_width_counter4[6].CLK
clk => pulse_width_counter4[7].CLK
clk => pulse_width_counter4[8].CLK
clk => pulse_width_counter4[9].CLK
clk => pulse_width_counter4[10].CLK
clk => pulse_width_counter4[11].CLK
clk => pulse_width_counter4[12].CLK
clk => pulse_width_counter4[13].CLK
clk => pulse_width_counter4[14].CLK
clk => pulse_width_ch3[0]~reg0.CLK
clk => pulse_width_ch3[1]~reg0.CLK
clk => pulse_width_ch3[2]~reg0.CLK
clk => pulse_width_ch3[3]~reg0.CLK
clk => pulse_width_ch3[4]~reg0.CLK
clk => pulse_width_ch3[5]~reg0.CLK
clk => pulse_width_ch3[6]~reg0.CLK
clk => pulse_width_ch3[7]~reg0.CLK
clk => pulse_width_ch3[8]~reg0.CLK
clk => pulse_width_ch3[9]~reg0.CLK
clk => pulse_width_ch3[10]~reg0.CLK
clk => pulse_width_ch3[11]~reg0.CLK
clk => pulse_width_ch3[12]~reg0.CLK
clk => pulse_width_ch3[13]~reg0.CLK
clk => pulse_width_ch3[14]~reg0.CLK
clk => pulse_width_counter3[0].CLK
clk => pulse_width_counter3[1].CLK
clk => pulse_width_counter3[2].CLK
clk => pulse_width_counter3[3].CLK
clk => pulse_width_counter3[4].CLK
clk => pulse_width_counter3[5].CLK
clk => pulse_width_counter3[6].CLK
clk => pulse_width_counter3[7].CLK
clk => pulse_width_counter3[8].CLK
clk => pulse_width_counter3[9].CLK
clk => pulse_width_counter3[10].CLK
clk => pulse_width_counter3[11].CLK
clk => pulse_width_counter3[12].CLK
clk => pulse_width_counter3[13].CLK
clk => pulse_width_counter3[14].CLK
clk => pulse_width_ch2[0]~reg0.CLK
clk => pulse_width_ch2[1]~reg0.CLK
clk => pulse_width_ch2[2]~reg0.CLK
clk => pulse_width_ch2[3]~reg0.CLK
clk => pulse_width_ch2[4]~reg0.CLK
clk => pulse_width_ch2[5]~reg0.CLK
clk => pulse_width_ch2[6]~reg0.CLK
clk => pulse_width_ch2[7]~reg0.CLK
clk => pulse_width_ch2[8]~reg0.CLK
clk => pulse_width_ch2[9]~reg0.CLK
clk => pulse_width_ch2[10]~reg0.CLK
clk => pulse_width_ch2[11]~reg0.CLK
clk => pulse_width_ch2[12]~reg0.CLK
clk => pulse_width_ch2[13]~reg0.CLK
clk => pulse_width_ch2[14]~reg0.CLK
clk => pulse_width_counter2[0].CLK
clk => pulse_width_counter2[1].CLK
clk => pulse_width_counter2[2].CLK
clk => pulse_width_counter2[3].CLK
clk => pulse_width_counter2[4].CLK
clk => pulse_width_counter2[5].CLK
clk => pulse_width_counter2[6].CLK
clk => pulse_width_counter2[7].CLK
clk => pulse_width_counter2[8].CLK
clk => pulse_width_counter2[9].CLK
clk => pulse_width_counter2[10].CLK
clk => pulse_width_counter2[11].CLK
clk => pulse_width_counter2[12].CLK
clk => pulse_width_counter2[13].CLK
clk => pulse_width_counter2[14].CLK
clk => pulse_width_ch1[0]~reg0.CLK
clk => pulse_width_ch1[1]~reg0.CLK
clk => pulse_width_ch1[2]~reg0.CLK
clk => pulse_width_ch1[3]~reg0.CLK
clk => pulse_width_ch1[4]~reg0.CLK
clk => pulse_width_ch1[5]~reg0.CLK
clk => pulse_width_ch1[6]~reg0.CLK
clk => pulse_width_ch1[7]~reg0.CLK
clk => pulse_width_ch1[8]~reg0.CLK
clk => pulse_width_ch1[9]~reg0.CLK
clk => pulse_width_ch1[10]~reg0.CLK
clk => pulse_width_ch1[11]~reg0.CLK
clk => pulse_width_ch1[12]~reg0.CLK
clk => pulse_width_ch1[13]~reg0.CLK
clk => pulse_width_ch1[14]~reg0.CLK
clk => pulse_width_counter1[0].CLK
clk => pulse_width_counter1[1].CLK
clk => pulse_width_counter1[2].CLK
clk => pulse_width_counter1[3].CLK
clk => pulse_width_counter1[4].CLK
clk => pulse_width_counter1[5].CLK
clk => pulse_width_counter1[6].CLK
clk => pulse_width_counter1[7].CLK
clk => pulse_width_counter1[8].CLK
clk => pulse_width_counter1[9].CLK
clk => pulse_width_counter1[10].CLK
clk => pulse_width_counter1[11].CLK
clk => pulse_width_counter1[12].CLK
clk => pulse_width_counter1[13].CLK
clk => pulse_width_counter1[14].CLK
clk => pwm_in_buf3[0].CLK
clk => pwm_in_buf3[1].CLK
clk => pwm_in_buf3[2].CLK
clk => pwm_in_buf3[3].CLK
clk => pwm_in_buf3[4].CLK
clk => pwm_in_buf3[5].CLK
clk => pwm_in_buf2[0].CLK
clk => pwm_in_buf2[1].CLK
clk => pwm_in_buf2[2].CLK
clk => pwm_in_buf2[3].CLK
clk => pwm_in_buf2[4].CLK
clk => pwm_in_buf2[5].CLK
clk => pwm_in_buf1[0].CLK
clk => pwm_in_buf1[1].CLK
clk => pwm_in_buf1[2].CLK
clk => pwm_in_buf1[3].CLK
clk => pwm_in_buf1[4].CLK
clk => pwm_in_buf1[5].CLK
rst_n => pulse_width_ch1[0]~reg0.ACLR
rst_n => pulse_width_ch1[1]~reg0.ACLR
rst_n => pulse_width_ch1[2]~reg0.ACLR
rst_n => pulse_width_ch1[3]~reg0.ACLR
rst_n => pulse_width_ch1[4]~reg0.ACLR
rst_n => pulse_width_ch1[5]~reg0.ACLR
rst_n => pulse_width_ch1[6]~reg0.ACLR
rst_n => pulse_width_ch1[7]~reg0.ACLR
rst_n => pulse_width_ch1[8]~reg0.ACLR
rst_n => pulse_width_ch1[9]~reg0.ACLR
rst_n => pulse_width_ch1[10]~reg0.ACLR
rst_n => pulse_width_ch1[11]~reg0.ACLR
rst_n => pulse_width_ch1[12]~reg0.ACLR
rst_n => pulse_width_ch1[13]~reg0.ACLR
rst_n => pulse_width_ch1[14]~reg0.ACLR
rst_n => pulse_width_ch2[0]~reg0.ACLR
rst_n => pulse_width_ch2[1]~reg0.ACLR
rst_n => pulse_width_ch2[2]~reg0.ACLR
rst_n => pulse_width_ch2[3]~reg0.ACLR
rst_n => pulse_width_ch2[4]~reg0.ACLR
rst_n => pulse_width_ch2[5]~reg0.ACLR
rst_n => pulse_width_ch2[6]~reg0.ACLR
rst_n => pulse_width_ch2[7]~reg0.ACLR
rst_n => pulse_width_ch2[8]~reg0.ACLR
rst_n => pulse_width_ch2[9]~reg0.ACLR
rst_n => pulse_width_ch2[10]~reg0.ACLR
rst_n => pulse_width_ch2[11]~reg0.ACLR
rst_n => pulse_width_ch2[12]~reg0.ACLR
rst_n => pulse_width_ch2[13]~reg0.ACLR
rst_n => pulse_width_ch2[14]~reg0.ACLR
rst_n => pulse_width_ch3[0]~reg0.ACLR
rst_n => pulse_width_ch3[1]~reg0.ACLR
rst_n => pulse_width_ch3[2]~reg0.ACLR
rst_n => pulse_width_ch3[3]~reg0.ACLR
rst_n => pulse_width_ch3[4]~reg0.ACLR
rst_n => pulse_width_ch3[5]~reg0.ACLR
rst_n => pulse_width_ch3[6]~reg0.ACLR
rst_n => pulse_width_ch3[7]~reg0.ACLR
rst_n => pulse_width_ch3[8]~reg0.ACLR
rst_n => pulse_width_ch3[9]~reg0.ACLR
rst_n => pulse_width_ch3[10]~reg0.ACLR
rst_n => pulse_width_ch3[11]~reg0.ACLR
rst_n => pulse_width_ch3[12]~reg0.ACLR
rst_n => pulse_width_ch3[13]~reg0.ACLR
rst_n => pulse_width_ch3[14]~reg0.ACLR
rst_n => pulse_width_ch4[0]~reg0.ACLR
rst_n => pulse_width_ch4[1]~reg0.ACLR
rst_n => pulse_width_ch4[2]~reg0.ACLR
rst_n => pulse_width_ch4[3]~reg0.ACLR
rst_n => pulse_width_ch4[4]~reg0.ACLR
rst_n => pulse_width_ch4[5]~reg0.ACLR
rst_n => pulse_width_ch4[6]~reg0.ACLR
rst_n => pulse_width_ch4[7]~reg0.ACLR
rst_n => pulse_width_ch4[8]~reg0.ACLR
rst_n => pulse_width_ch4[9]~reg0.ACLR
rst_n => pulse_width_ch4[10]~reg0.ACLR
rst_n => pulse_width_ch4[11]~reg0.ACLR
rst_n => pulse_width_ch4[12]~reg0.ACLR
rst_n => pulse_width_ch4[13]~reg0.ACLR
rst_n => pulse_width_ch4[14]~reg0.ACLR
rst_n => pulse_width_ch5[0]~reg0.ACLR
rst_n => pulse_width_ch5[1]~reg0.ACLR
rst_n => pulse_width_ch5[2]~reg0.ACLR
rst_n => pulse_width_ch5[3]~reg0.ACLR
rst_n => pulse_width_ch5[4]~reg0.ACLR
rst_n => pulse_width_ch5[5]~reg0.ACLR
rst_n => pulse_width_ch5[6]~reg0.ACLR
rst_n => pulse_width_ch5[7]~reg0.ACLR
rst_n => pulse_width_ch5[8]~reg0.ACLR
rst_n => pulse_width_ch5[9]~reg0.ACLR
rst_n => pulse_width_ch5[10]~reg0.ACLR
rst_n => pulse_width_ch5[11]~reg0.ACLR
rst_n => pulse_width_ch5[12]~reg0.ACLR
rst_n => pulse_width_ch5[13]~reg0.ACLR
rst_n => pulse_width_ch5[14]~reg0.ACLR
rst_n => pulse_width_ch6[0]~reg0.ACLR
rst_n => pulse_width_ch6[1]~reg0.ACLR
rst_n => pulse_width_ch6[2]~reg0.ACLR
rst_n => pulse_width_ch6[3]~reg0.ACLR
rst_n => pulse_width_ch6[4]~reg0.ACLR
rst_n => pulse_width_ch6[5]~reg0.ACLR
rst_n => pulse_width_ch6[6]~reg0.ACLR
rst_n => pulse_width_ch6[7]~reg0.ACLR
rst_n => pulse_width_ch6[8]~reg0.ACLR
rst_n => pulse_width_ch6[9]~reg0.ACLR
rst_n => pulse_width_ch6[10]~reg0.ACLR
rst_n => pulse_width_ch6[11]~reg0.ACLR
rst_n => pulse_width_ch6[12]~reg0.ACLR
rst_n => pulse_width_ch6[13]~reg0.ACLR
rst_n => pulse_width_ch6[14]~reg0.ACLR
rst_n => pulse_period[0]~reg0.ACLR
rst_n => pulse_period[1]~reg0.ACLR
rst_n => pulse_period[2]~reg0.ACLR
rst_n => pulse_period[3]~reg0.ACLR
rst_n => pulse_period[4]~reg0.ACLR
rst_n => pulse_period[5]~reg0.ACLR
rst_n => pulse_period[6]~reg0.ACLR
rst_n => pulse_period[7]~reg0.ACLR
rst_n => pulse_period[8]~reg0.ACLR
rst_n => pulse_period[9]~reg0.ACLR
rst_n => pulse_period[10]~reg0.ACLR
rst_n => pulse_period[11]~reg0.ACLR
rst_n => pulse_period[12]~reg0.ACLR
rst_n => pulse_period[13]~reg0.ACLR
rst_n => pulse_period[14]~reg0.ACLR
rst_n => pulse_period_counter[0].ACLR
rst_n => pulse_period_counter[1].ACLR
rst_n => pulse_period_counter[2].ACLR
rst_n => pulse_period_counter[3].ACLR
rst_n => pulse_period_counter[4].ACLR
rst_n => pulse_period_counter[5].ACLR
rst_n => pulse_period_counter[6].ACLR
rst_n => pulse_period_counter[7].ACLR
rst_n => pulse_period_counter[8].ACLR
rst_n => pulse_period_counter[9].ACLR
rst_n => pulse_period_counter[10].ACLR
rst_n => pulse_period_counter[11].ACLR
rst_n => pulse_period_counter[12].ACLR
rst_n => pulse_period_counter[13].ACLR
rst_n => pulse_period_counter[14].ACLR
rst_n => pwm_in_buf3[0].ACLR
rst_n => pwm_in_buf3[1].ACLR
rst_n => pwm_in_buf3[2].ACLR
rst_n => pwm_in_buf3[3].ACLR
rst_n => pwm_in_buf3[4].ACLR
rst_n => pwm_in_buf3[5].ACLR
rst_n => pwm_in_buf2[0].ACLR
rst_n => pwm_in_buf2[1].ACLR
rst_n => pwm_in_buf2[2].ACLR
rst_n => pwm_in_buf2[3].ACLR
rst_n => pwm_in_buf2[4].ACLR
rst_n => pwm_in_buf2[5].ACLR
rst_n => pwm_in_buf1[0].ACLR
rst_n => pwm_in_buf1[1].ACLR
rst_n => pwm_in_buf1[2].ACLR
rst_n => pwm_in_buf1[3].ACLR
rst_n => pwm_in_buf1[4].ACLR
rst_n => pwm_in_buf1[5].ACLR
rst_n => pulse_width_counter1[0].ACLR
rst_n => pulse_width_counter1[1].ACLR
rst_n => pulse_width_counter1[2].ACLR
rst_n => pulse_width_counter1[3].ACLR
rst_n => pulse_width_counter1[4].ACLR
rst_n => pulse_width_counter1[5].ACLR
rst_n => pulse_width_counter1[6].ACLR
rst_n => pulse_width_counter1[7].ACLR
rst_n => pulse_width_counter1[8].ACLR
rst_n => pulse_width_counter1[9].ACLR
rst_n => pulse_width_counter1[10].ACLR
rst_n => pulse_width_counter1[11].ACLR
rst_n => pulse_width_counter1[12].ACLR
rst_n => pulse_width_counter1[13].ACLR
rst_n => pulse_width_counter1[14].ACLR
rst_n => pulse_width_counter2[0].ACLR
rst_n => pulse_width_counter2[1].ACLR
rst_n => pulse_width_counter2[2].ACLR
rst_n => pulse_width_counter2[3].ACLR
rst_n => pulse_width_counter2[4].ACLR
rst_n => pulse_width_counter2[5].ACLR
rst_n => pulse_width_counter2[6].ACLR
rst_n => pulse_width_counter2[7].ACLR
rst_n => pulse_width_counter2[8].ACLR
rst_n => pulse_width_counter2[9].ACLR
rst_n => pulse_width_counter2[10].ACLR
rst_n => pulse_width_counter2[11].ACLR
rst_n => pulse_width_counter2[12].ACLR
rst_n => pulse_width_counter2[13].ACLR
rst_n => pulse_width_counter2[14].ACLR
rst_n => pulse_width_counter3[0].ACLR
rst_n => pulse_width_counter3[1].ACLR
rst_n => pulse_width_counter3[2].ACLR
rst_n => pulse_width_counter3[3].ACLR
rst_n => pulse_width_counter3[4].ACLR
rst_n => pulse_width_counter3[5].ACLR
rst_n => pulse_width_counter3[6].ACLR
rst_n => pulse_width_counter3[7].ACLR
rst_n => pulse_width_counter3[8].ACLR
rst_n => pulse_width_counter3[9].ACLR
rst_n => pulse_width_counter3[10].ACLR
rst_n => pulse_width_counter3[11].ACLR
rst_n => pulse_width_counter3[12].ACLR
rst_n => pulse_width_counter3[13].ACLR
rst_n => pulse_width_counter3[14].ACLR
rst_n => pulse_width_counter4[0].ACLR
rst_n => pulse_width_counter4[1].ACLR
rst_n => pulse_width_counter4[2].ACLR
rst_n => pulse_width_counter4[3].ACLR
rst_n => pulse_width_counter4[4].ACLR
rst_n => pulse_width_counter4[5].ACLR
rst_n => pulse_width_counter4[6].ACLR
rst_n => pulse_width_counter4[7].ACLR
rst_n => pulse_width_counter4[8].ACLR
rst_n => pulse_width_counter4[9].ACLR
rst_n => pulse_width_counter4[10].ACLR
rst_n => pulse_width_counter4[11].ACLR
rst_n => pulse_width_counter4[12].ACLR
rst_n => pulse_width_counter4[13].ACLR
rst_n => pulse_width_counter4[14].ACLR
rst_n => pulse_width_counter5[0].ACLR
rst_n => pulse_width_counter5[1].ACLR
rst_n => pulse_width_counter5[2].ACLR
rst_n => pulse_width_counter5[3].ACLR
rst_n => pulse_width_counter5[4].ACLR
rst_n => pulse_width_counter5[5].ACLR
rst_n => pulse_width_counter5[6].ACLR
rst_n => pulse_width_counter5[7].ACLR
rst_n => pulse_width_counter5[8].ACLR
rst_n => pulse_width_counter5[9].ACLR
rst_n => pulse_width_counter5[10].ACLR
rst_n => pulse_width_counter5[11].ACLR
rst_n => pulse_width_counter5[12].ACLR
rst_n => pulse_width_counter5[13].ACLR
rst_n => pulse_width_counter5[14].ACLR
rst_n => pulse_width_counter6[0].ACLR
rst_n => pulse_width_counter6[1].ACLR
rst_n => pulse_width_counter6[2].ACLR
rst_n => pulse_width_counter6[3].ACLR
rst_n => pulse_width_counter6[4].ACLR
rst_n => pulse_width_counter6[5].ACLR
rst_n => pulse_width_counter6[6].ACLR
rst_n => pulse_width_counter6[7].ACLR
rst_n => pulse_width_counter6[8].ACLR
rst_n => pulse_width_counter6[9].ACLR
rst_n => pulse_width_counter6[10].ACLR
rst_n => pulse_width_counter6[11].ACLR
rst_n => pulse_width_counter6[12].ACLR
rst_n => pulse_width_counter6[13].ACLR
rst_n => pulse_width_counter6[14].ACLR
pwm_clk => pwm_in_buf1[5].ENA
pwm_clk => pwm_in_buf1[4].ENA
pwm_clk => pwm_in_buf1[3].ENA
pwm_clk => pwm_in_buf1[2].ENA
pwm_clk => pwm_in_buf1[1].ENA
pwm_clk => pwm_in_buf1[0].ENA
pwm_clk => pwm_in_buf2[5].ENA
pwm_clk => pwm_in_buf2[4].ENA
pwm_clk => pwm_in_buf2[3].ENA
pwm_clk => pwm_in_buf2[2].ENA
pwm_clk => pwm_in_buf2[1].ENA
pwm_clk => pwm_in_buf2[0].ENA
pwm_clk => pwm_in_buf3[5].ENA
pwm_clk => pwm_in_buf3[4].ENA
pwm_clk => pwm_in_buf3[3].ENA
pwm_clk => pwm_in_buf3[2].ENA
pwm_clk => pwm_in_buf3[1].ENA
pwm_clk => pwm_in_buf3[0].ENA
pwm_clk => pulse_width_counter1[14].ENA
pwm_clk => pulse_width_counter1[13].ENA
pwm_clk => pulse_width_counter1[12].ENA
pwm_clk => pulse_width_counter1[11].ENA
pwm_clk => pulse_width_counter1[10].ENA
pwm_clk => pulse_width_counter1[9].ENA
pwm_clk => pulse_width_counter1[8].ENA
pwm_clk => pulse_width_counter1[7].ENA
pwm_clk => pulse_width_counter1[6].ENA
pwm_clk => pulse_width_counter1[5].ENA
pwm_clk => pulse_width_counter1[4].ENA
pwm_clk => pulse_width_counter1[3].ENA
pwm_clk => pulse_width_counter1[2].ENA
pwm_clk => pulse_width_counter1[1].ENA
pwm_clk => pulse_width_counter1[0].ENA
pwm_clk => pulse_width_ch1[14]~reg0.ENA
pwm_clk => pulse_width_ch1[13]~reg0.ENA
pwm_clk => pulse_width_ch1[12]~reg0.ENA
pwm_clk => pulse_width_ch1[11]~reg0.ENA
pwm_clk => pulse_width_ch1[10]~reg0.ENA
pwm_clk => pulse_width_ch1[9]~reg0.ENA
pwm_clk => pulse_width_ch1[8]~reg0.ENA
pwm_clk => pulse_width_ch1[7]~reg0.ENA
pwm_clk => pulse_width_ch1[6]~reg0.ENA
pwm_clk => pulse_width_ch1[5]~reg0.ENA
pwm_clk => pulse_width_ch1[4]~reg0.ENA
pwm_clk => pulse_width_ch1[3]~reg0.ENA
pwm_clk => pulse_width_ch1[2]~reg0.ENA
pwm_clk => pulse_width_ch1[1]~reg0.ENA
pwm_clk => pulse_width_ch1[0]~reg0.ENA
pwm_clk => pulse_width_counter2[14].ENA
pwm_clk => pulse_width_counter2[13].ENA
pwm_clk => pulse_width_counter2[12].ENA
pwm_clk => pulse_width_counter2[11].ENA
pwm_clk => pulse_width_counter2[10].ENA
pwm_clk => pulse_width_counter2[9].ENA
pwm_clk => pulse_width_counter2[8].ENA
pwm_clk => pulse_width_counter2[7].ENA
pwm_clk => pulse_width_counter2[6].ENA
pwm_clk => pulse_width_counter2[5].ENA
pwm_clk => pulse_width_counter2[4].ENA
pwm_clk => pulse_width_counter2[3].ENA
pwm_clk => pulse_width_counter2[2].ENA
pwm_clk => pulse_width_counter2[1].ENA
pwm_clk => pulse_width_counter2[0].ENA
pwm_clk => pulse_width_ch2[14]~reg0.ENA
pwm_clk => pulse_width_ch2[13]~reg0.ENA
pwm_clk => pulse_width_ch2[12]~reg0.ENA
pwm_clk => pulse_width_ch2[11]~reg0.ENA
pwm_clk => pulse_width_ch2[10]~reg0.ENA
pwm_clk => pulse_width_ch2[9]~reg0.ENA
pwm_clk => pulse_width_ch2[8]~reg0.ENA
pwm_clk => pulse_width_ch2[7]~reg0.ENA
pwm_clk => pulse_width_ch2[6]~reg0.ENA
pwm_clk => pulse_width_ch2[5]~reg0.ENA
pwm_clk => pulse_width_ch2[4]~reg0.ENA
pwm_clk => pulse_width_ch2[3]~reg0.ENA
pwm_clk => pulse_width_ch2[2]~reg0.ENA
pwm_clk => pulse_width_ch2[1]~reg0.ENA
pwm_clk => pulse_width_ch2[0]~reg0.ENA
pwm_clk => pulse_width_counter3[14].ENA
pwm_clk => pulse_width_counter3[13].ENA
pwm_clk => pulse_width_counter3[12].ENA
pwm_clk => pulse_width_counter3[11].ENA
pwm_clk => pulse_width_counter3[10].ENA
pwm_clk => pulse_width_counter3[9].ENA
pwm_clk => pulse_width_counter3[8].ENA
pwm_clk => pulse_width_counter3[7].ENA
pwm_clk => pulse_width_counter3[6].ENA
pwm_clk => pulse_width_counter3[5].ENA
pwm_clk => pulse_width_counter3[4].ENA
pwm_clk => pulse_width_counter3[3].ENA
pwm_clk => pulse_width_counter3[2].ENA
pwm_clk => pulse_width_counter3[1].ENA
pwm_clk => pulse_width_counter3[0].ENA
pwm_clk => pulse_width_ch3[14]~reg0.ENA
pwm_clk => pulse_width_ch3[13]~reg0.ENA
pwm_clk => pulse_width_ch3[12]~reg0.ENA
pwm_clk => pulse_width_ch3[11]~reg0.ENA
pwm_clk => pulse_width_ch3[10]~reg0.ENA
pwm_clk => pulse_width_ch3[9]~reg0.ENA
pwm_clk => pulse_width_ch3[8]~reg0.ENA
pwm_clk => pulse_width_ch3[7]~reg0.ENA
pwm_clk => pulse_width_ch3[6]~reg0.ENA
pwm_clk => pulse_width_ch3[5]~reg0.ENA
pwm_clk => pulse_width_ch3[4]~reg0.ENA
pwm_clk => pulse_width_ch3[3]~reg0.ENA
pwm_clk => pulse_width_ch3[2]~reg0.ENA
pwm_clk => pulse_width_ch3[1]~reg0.ENA
pwm_clk => pulse_width_ch3[0]~reg0.ENA
pwm_clk => pulse_width_counter4[14].ENA
pwm_clk => pulse_width_counter4[13].ENA
pwm_clk => pulse_width_counter4[12].ENA
pwm_clk => pulse_width_counter4[11].ENA
pwm_clk => pulse_width_counter4[10].ENA
pwm_clk => pulse_width_counter4[9].ENA
pwm_clk => pulse_width_counter4[8].ENA
pwm_clk => pulse_width_counter4[7].ENA
pwm_clk => pulse_width_counter4[6].ENA
pwm_clk => pulse_width_counter4[5].ENA
pwm_clk => pulse_width_counter4[4].ENA
pwm_clk => pulse_width_counter4[3].ENA
pwm_clk => pulse_width_counter4[2].ENA
pwm_clk => pulse_width_counter4[1].ENA
pwm_clk => pulse_width_counter4[0].ENA
pwm_clk => pulse_width_ch4[14]~reg0.ENA
pwm_clk => pulse_width_ch4[13]~reg0.ENA
pwm_clk => pulse_width_ch4[12]~reg0.ENA
pwm_clk => pulse_width_ch4[11]~reg0.ENA
pwm_clk => pulse_width_ch4[10]~reg0.ENA
pwm_clk => pulse_width_ch4[9]~reg0.ENA
pwm_clk => pulse_width_ch4[8]~reg0.ENA
pwm_clk => pulse_width_ch4[7]~reg0.ENA
pwm_clk => pulse_width_ch4[6]~reg0.ENA
pwm_clk => pulse_width_ch4[5]~reg0.ENA
pwm_clk => pulse_width_ch4[4]~reg0.ENA
pwm_clk => pulse_width_ch4[3]~reg0.ENA
pwm_clk => pulse_width_ch4[2]~reg0.ENA
pwm_clk => pulse_width_ch4[1]~reg0.ENA
pwm_clk => pulse_width_ch4[0]~reg0.ENA
pwm_clk => pulse_width_counter5[14].ENA
pwm_clk => pulse_width_counter5[13].ENA
pwm_clk => pulse_width_counter5[12].ENA
pwm_clk => pulse_width_counter5[11].ENA
pwm_clk => pulse_width_counter5[10].ENA
pwm_clk => pulse_width_counter5[9].ENA
pwm_clk => pulse_width_counter5[8].ENA
pwm_clk => pulse_width_counter5[7].ENA
pwm_clk => pulse_width_counter5[6].ENA
pwm_clk => pulse_width_counter5[5].ENA
pwm_clk => pulse_width_counter5[4].ENA
pwm_clk => pulse_width_counter5[3].ENA
pwm_clk => pulse_width_counter5[2].ENA
pwm_clk => pulse_width_counter5[1].ENA
pwm_clk => pulse_width_counter5[0].ENA
pwm_clk => pulse_width_ch5[14]~reg0.ENA
pwm_clk => pulse_width_ch5[13]~reg0.ENA
pwm_clk => pulse_width_ch5[12]~reg0.ENA
pwm_clk => pulse_width_ch5[11]~reg0.ENA
pwm_clk => pulse_width_ch5[10]~reg0.ENA
pwm_clk => pulse_width_ch5[9]~reg0.ENA
pwm_clk => pulse_width_ch5[8]~reg0.ENA
pwm_clk => pulse_width_ch5[7]~reg0.ENA
pwm_clk => pulse_width_ch5[6]~reg0.ENA
pwm_clk => pulse_width_ch5[5]~reg0.ENA
pwm_clk => pulse_width_ch5[4]~reg0.ENA
pwm_clk => pulse_width_ch5[3]~reg0.ENA
pwm_clk => pulse_width_ch5[2]~reg0.ENA
pwm_clk => pulse_width_ch5[1]~reg0.ENA
pwm_clk => pulse_period[0]~reg0.ENA
pwm_clk => pulse_width_ch5[0]~reg0.ENA
pwm_clk => pulse_width_counter6[14].ENA
pwm_clk => pulse_width_counter6[13].ENA
pwm_clk => pulse_width_counter6[12].ENA
pwm_clk => pulse_width_counter6[11].ENA
pwm_clk => pulse_width_counter6[10].ENA
pwm_clk => pulse_width_counter6[9].ENA
pwm_clk => pulse_width_counter6[8].ENA
pwm_clk => pulse_width_counter6[7].ENA
pwm_clk => pulse_width_counter6[6].ENA
pwm_clk => pulse_width_counter6[5].ENA
pwm_clk => pulse_width_counter6[4].ENA
pwm_clk => pulse_width_counter6[3].ENA
pwm_clk => pulse_width_counter6[2].ENA
pwm_clk => pulse_width_counter6[1].ENA
pwm_clk => pulse_width_counter6[0].ENA
pwm_clk => pulse_width_ch6[14]~reg0.ENA
pwm_clk => pulse_width_ch6[13]~reg0.ENA
pwm_clk => pulse_width_ch6[12]~reg0.ENA
pwm_clk => pulse_width_ch6[11]~reg0.ENA
pwm_clk => pulse_width_ch6[10]~reg0.ENA
pwm_clk => pulse_width_ch6[9]~reg0.ENA
pwm_clk => pulse_width_ch6[8]~reg0.ENA
pwm_clk => pulse_width_ch6[7]~reg0.ENA
pwm_clk => pulse_width_ch6[6]~reg0.ENA
pwm_clk => pulse_width_ch6[5]~reg0.ENA
pwm_clk => pulse_width_ch6[4]~reg0.ENA
pwm_clk => pulse_width_ch6[3]~reg0.ENA
pwm_clk => pulse_width_ch6[2]~reg0.ENA
pwm_clk => pulse_width_ch6[1]~reg0.ENA
pwm_clk => pulse_width_ch6[0]~reg0.ENA
pwm_clk => pulse_period_counter[14].ENA
pwm_clk => pulse_period_counter[13].ENA
pwm_clk => pulse_period_counter[12].ENA
pwm_clk => pulse_period_counter[11].ENA
pwm_clk => pulse_period_counter[10].ENA
pwm_clk => pulse_period_counter[9].ENA
pwm_clk => pulse_period_counter[8].ENA
pwm_clk => pulse_period_counter[7].ENA
pwm_clk => pulse_period_counter[6].ENA
pwm_clk => pulse_period_counter[5].ENA
pwm_clk => pulse_period_counter[4].ENA
pwm_clk => pulse_period_counter[3].ENA
pwm_clk => pulse_period_counter[2].ENA
pwm_clk => pulse_period_counter[1].ENA
pwm_clk => pulse_period_counter[0].ENA
pwm_clk => pulse_period[14]~reg0.ENA
pwm_clk => pulse_period[13]~reg0.ENA
pwm_clk => pulse_period[12]~reg0.ENA
pwm_clk => pulse_period[11]~reg0.ENA
pwm_clk => pulse_period[10]~reg0.ENA
pwm_clk => pulse_period[9]~reg0.ENA
pwm_clk => pulse_period[8]~reg0.ENA
pwm_clk => pulse_period[7]~reg0.ENA
pwm_clk => pulse_period[6]~reg0.ENA
pwm_clk => pulse_period[5]~reg0.ENA
pwm_clk => pulse_period[4]~reg0.ENA
pwm_clk => pulse_period[3]~reg0.ENA
pwm_clk => pulse_period[2]~reg0.ENA
pwm_clk => pulse_period[1]~reg0.ENA
pulse_width_ch1[0] <= pulse_width_ch1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch1[1] <= pulse_width_ch1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch1[2] <= pulse_width_ch1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch1[3] <= pulse_width_ch1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch1[4] <= pulse_width_ch1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch1[5] <= pulse_width_ch1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch1[6] <= pulse_width_ch1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch1[7] <= pulse_width_ch1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch1[8] <= pulse_width_ch1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch1[9] <= pulse_width_ch1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch1[10] <= pulse_width_ch1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch1[11] <= pulse_width_ch1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch1[12] <= pulse_width_ch1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch1[13] <= pulse_width_ch1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch1[14] <= pulse_width_ch1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch2[0] <= pulse_width_ch2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch2[1] <= pulse_width_ch2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch2[2] <= pulse_width_ch2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch2[3] <= pulse_width_ch2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch2[4] <= pulse_width_ch2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch2[5] <= pulse_width_ch2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch2[6] <= pulse_width_ch2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch2[7] <= pulse_width_ch2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch2[8] <= pulse_width_ch2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch2[9] <= pulse_width_ch2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch2[10] <= pulse_width_ch2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch2[11] <= pulse_width_ch2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch2[12] <= pulse_width_ch2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch2[13] <= pulse_width_ch2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch2[14] <= pulse_width_ch2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch3[0] <= pulse_width_ch3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch3[1] <= pulse_width_ch3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch3[2] <= pulse_width_ch3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch3[3] <= pulse_width_ch3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch3[4] <= pulse_width_ch3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch3[5] <= pulse_width_ch3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch3[6] <= pulse_width_ch3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch3[7] <= pulse_width_ch3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch3[8] <= pulse_width_ch3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch3[9] <= pulse_width_ch3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch3[10] <= pulse_width_ch3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch3[11] <= pulse_width_ch3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch3[12] <= pulse_width_ch3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch3[13] <= pulse_width_ch3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch3[14] <= pulse_width_ch3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch4[0] <= pulse_width_ch4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch4[1] <= pulse_width_ch4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch4[2] <= pulse_width_ch4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch4[3] <= pulse_width_ch4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch4[4] <= pulse_width_ch4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch4[5] <= pulse_width_ch4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch4[6] <= pulse_width_ch4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch4[7] <= pulse_width_ch4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch4[8] <= pulse_width_ch4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch4[9] <= pulse_width_ch4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch4[10] <= pulse_width_ch4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch4[11] <= pulse_width_ch4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch4[12] <= pulse_width_ch4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch4[13] <= pulse_width_ch4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch4[14] <= pulse_width_ch4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch5[0] <= pulse_width_ch5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch5[1] <= pulse_width_ch5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch5[2] <= pulse_width_ch5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch5[3] <= pulse_width_ch5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch5[4] <= pulse_width_ch5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch5[5] <= pulse_width_ch5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch5[6] <= pulse_width_ch5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch5[7] <= pulse_width_ch5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch5[8] <= pulse_width_ch5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch5[9] <= pulse_width_ch5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch5[10] <= pulse_width_ch5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch5[11] <= pulse_width_ch5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch5[12] <= pulse_width_ch5[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch5[13] <= pulse_width_ch5[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch5[14] <= pulse_width_ch5[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch6[0] <= pulse_width_ch6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch6[1] <= pulse_width_ch6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch6[2] <= pulse_width_ch6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch6[3] <= pulse_width_ch6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch6[4] <= pulse_width_ch6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch6[5] <= pulse_width_ch6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch6[6] <= pulse_width_ch6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch6[7] <= pulse_width_ch6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch6[8] <= pulse_width_ch6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch6[9] <= pulse_width_ch6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch6[10] <= pulse_width_ch6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch6[11] <= pulse_width_ch6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch6[12] <= pulse_width_ch6[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch6[13] <= pulse_width_ch6[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_width_ch6[14] <= pulse_width_ch6[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_period[0] <= pulse_period[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_period[1] <= pulse_period[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_period[2] <= pulse_period[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_period[3] <= pulse_period[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_period[4] <= pulse_period[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_period[5] <= pulse_period[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_period[6] <= pulse_period[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_period[7] <= pulse_period[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_period[8] <= pulse_period[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_period[9] <= pulse_period[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_period[10] <= pulse_period[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_period[11] <= pulse_period[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_period[12] <= pulse_period[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_period[13] <= pulse_period[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_period[14] <= pulse_period[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pwm_in[0] => pwm_in_buf1[0].DATAIN
pwm_in[1] => pwm_in_buf1[1].DATAIN
pwm_in[2] => pwm_in_buf1[2].DATAIN
pwm_in[3] => pwm_in_buf1[3].DATAIN
pwm_in[4] => pwm_in_buf1[4].DATAIN
pwm_in[5] => pwm_in_buf1[5].DATAIN


|top|version_reg:ver
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
reset => data_out[0]~reg0.ACLR
reset => data_out[1]~reg0.ACLR
reset => data_out[2]~reg0.ACLR
reset => data_out[3]~reg0.ACLR
reset => data_out[4]~reg0.ACLR
reset => data_out[5]~reg0.ACLR
reset => data_out[6]~reg0.ACLR
reset => data_out[7]~reg0.ACLR
reset => data_out[8]~reg0.ACLR
reset => data_out[9]~reg0.ACLR
reset => data_out[10]~reg0.ACLR
reset => data_out[11]~reg0.ACLR
reset => data_out[12]~reg0.ACLR
reset => data_out[13]~reg0.ACLR
reset => data_out[14]~reg0.ACLR
reset => data_out[15]~reg0.ACLR
reset => data_out[16]~reg0.ACLR
reset => data_out[17]~reg0.ACLR
reset => data_out[18]~reg0.ACLR
reset => data_out[19]~reg0.ACLR
reset => data_out[20]~reg0.ACLR
reset => data_out[21]~reg0.ACLR
reset => data_out[22]~reg0.ACLR
reset => data_out[23]~reg0.ACLR
reset => data_out[24]~reg0.ACLR
reset => data_out[25]~reg0.ACLR
reset => data_out[26]~reg0.ACLR
reset => data_out[27]~reg0.ACLR
reset => data_out[28]~reg0.ACLR
reset => data_out[29]~reg0.ACLR
reset => data_out[30]~reg0.ACLR
reset => data_out[31]~reg0.ACLR
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|PLL8M:pll8Min
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|top|PLL8M:pll8Min|altpll:altpll_component
inclk[0] => PLL8M_altpll:auto_generated.inclk[0]
inclk[1] => PLL8M_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|PLL8M:pll8Min|altpll:altpll_component|PLL8M_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


