0.6
2019.2
Nov  6 2019
21:57:16
C:/Vivado/TP1/TP1.sim/sim_1/impl/timing/xsim/ALU_tb_time_impl.v,1631650689,verilog,,C:/Vivado/TP1/TP1.srcs/sources_1/new/ALU.v,,Control;glbl,,,,,,,,
C:/Vivado/TP1/TP1.srcs/sim_1/new/ALU_tb.v,1631562646,verilog,,,,ALU_tb,,,,,,,,
C:/Vivado/TP1/TP1.srcs/sim_1/new/Contro_tb.v,1631639001,verilog,,,,Contro_tb,,,,,,,,
C:/Vivado/TP1/TP1.srcs/sources_1/new/ALU.v,1631302648,verilog,,C:/Vivado/TP1/TP1.srcs/sim_1/new/ALU_tb.v,,ALU,,,,,,,,
