Timeout: 3562, Memory_limit: 14032
	10000.000000 (abstract query)
	10000.000000 (concrete query)

Config:
	(concrete bit-width limit: 0)
	(fineness: 2)
	(interpret-ex-cc-level: 2)
	(forward-check:	0)
	(full projection)
	(prioritization:	single)

#STAT# num_bits= 44 num_regs= 13 num_total_bits= 73
1  44
2  10
3  3

System
  int : 4110
  bool : 12137
  sum : 16247
  bool_op : 8013
  int_op : 14
    !  30
    !=_int  4
    &&  97
    ==  44
    ==_int  171
    ?:  5516
    ?:_int  1967
    {}  7
    |_2  6
    |_7  1
    ||  184


Property
  int : 0
  bool : 10
  sum : 10
  bool_op : 4
  int_op : 0
    !  2
    &&  1
    ==  1

Partial interpretation info:
  depth: 0
  count: 0
  count (d=0): 0

  depth (prop): 0
  count (prop): 0
  count (d=0) (prop): 0

	# of Inst.                  : 16330	(864 bytes each)
	  ExInst::hm_ExInst.size()  : 0	(984 bytes each)
	  SigInst::hm_SigInst.size(): 122	(904 bytes each)
	  NumInst::hm_NumInst.size(): 137	(888 bytes each)
	  OpInst::hm_OpInst.size()  : 482	(944 bytes each)
	  OpInst::hm_ITEInst.size() : 7483	(944 bytes each)
	  OpInst::hm_ETCInst.size() : 79	(944 bytes each)
	Total                       : 8303

	Memory (est.)               : 13.455505 MB
	  ExInst                    : 0.000000 MB
	  SigInst                   : 0.105179 MB
	  NumInst                   : 0.116020 MB
	  OpInst::OP                : 0.433929 MB
	  OpInst::ITE               : 6.736710 MB
	  OpInst::ETC               : 0.071121 MB

	(maximum function composition in T: 1)

---------------------------------------------------------------------------------------------
 Reachability Analysis Begins
---------------------------------------------------------------------------------------------
Loop_FrameNumber_#ReachabilityIterations_#RefinementIterations
---------------------------------------------------------------------------------------------
Loop_0_0_0
---------------------------------------------------------------------------------------------
[Basis Step]:
	F[0] = I
	SAT_a ? [ F[0] && !P ]: UNSAT

[First Step]:
	SAT_a ? [ F[0] & T & !P ]: UNSAT

[RES_1]       0	: 0	: 0 s: 0
[RES_0]    L  0 : 0 s: 0, mem: 31, time: 0.079714
[RES_1]       0	: 1	: 0 0 s: 0
[RES_0]    L  1 : 0 0 s: 0, mem: 31, time: 0.079913
---------------------------------------------------------------------------------------------
Loop_1_0_0
---------------------------------------------------------------------------------------------
	F[1] = P
	SAT_a ? [ F[1] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 3 -> 1)
	(10 + 3 -> 10 + 1)
	(3 -> 1 -> 1)
	(3 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s29_Sta_reg_Proc_0_CacheState == 2'd2)
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 1	: 0 1 s: 1
[RES_0]    L  1 : 0 2 s: 2, mem: 32, time: 0.083087
---------------------------------------------------------------------------------------------
Loop_1_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[1] & T & !P+ ]: UNSAT
[RES_1]       0	: 1	: 0 1 s: 1
[RES_0]    L  1 : 0 2 s: 2, mem: 32, time: 0.083151
	[Forward propagation]:
	(F1 about to converge: #1)
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 2	: 0 1 0 s: 1
[RES_0]    L  2 : 0 2 0 s: 2, mem: 32, time: 0.085044
---------------------------------------------------------------------------------------------
Loop_2_0_0
---------------------------------------------------------------------------------------------
	F[2] = P
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #26
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #26
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(12 + 5 -> 12 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3)
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(13 + 5 -> 13 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4)
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 1)
	(11 + 3 -> 11 + 1)
	(3 -> 1 -> 1)
	(3 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s29_Sta_reg_Proc_0_CacheState == 2'd2)
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 2	: 0 2 1 s: 3
[RES_0]    L  2 : 0 4 2 s: 6, mem: 32, time: 0.101179
---------------------------------------------------------------------------------------------
Loop_2_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: UNSAT
[RES_1]       0	: 2	: 0 2 1 s: 3
[RES_0]    L  2 : 0 4 2 s: 6, mem: 32, time: 0.10124
	[Forward propagation]:
	(F1 about to converge: #2)
		((_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	(F2 about to converge: #1)
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 3	: 0 2 1 0 s: 3
[RES_0]    L  3 : 0 4 2 0 s: 6, mem: 32, time: 0.108541
---------------------------------------------------------------------------------------------
Loop_3_0_0
---------------------------------------------------------------------------------------------
	F[3] = P
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #26
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #26
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 10 -> 1)
	(18 + 10 -> 18 + 1)
	(10 -> 1 -> 1)
	(10 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1)
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(15 + 5 -> 15 + 2)
	(5 -> 2 -> 1)
	(5 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3)
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #47
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #47
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 13 -> 1)
	(22 + 13 -> 22 + 1)
	(13 -> 1 -> 1)
	(13 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2)
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(18 + 5 -> 18 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4)
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 1)
	(11 + 3 -> 11 + 1)
	(3 -> 1 -> 1)
	(3 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s29_Sta_reg_Proc_0_CacheState == 2'd2)
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 3	: 0 2 2 1 s: 5
[RES_0]    L  3 : 0 4 4 2 s: 10, mem: 35, time: 0.182606
---------------------------------------------------------------------------------------------
Loop_3_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: UNSAT
[RES_1]       0	: 3	: 0 2 2 1 s: 5
[RES_0]    L  3 : 0 4 4 2 s: 10, mem: 35, time: 0.18267
	[Forward propagation]:
	(F1 about to converge: #2)
		((_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	(F2 about to converge: #2)
		((_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	(F3 about to converge: #1)
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 4	: 0 2 2 1 0 s: 5
[RES_0]    L  4 : 0 4 4 2 0 s: 10, mem: 35, time: 0.19345
---------------------------------------------------------------------------------------------
Loop_4_0_0
---------------------------------------------------------------------------------------------
	F[4] = P
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #26
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #26
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #122
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #122
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 12 -> 1)
	(22 + 12 -> 22 + 1)
	(12 -> 1 -> 1)
	(12 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s33_Sta_reg_Proc_1_CacheState == 2'd2)
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(26 + 10 -> 26 + 2)
	(10 -> 2 -> 2)
	(10 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(15 + 5 -> 15 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #77
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #77
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(30 + 11 -> 30 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(18 + 5 -> 18 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(11 + 3 -> 11 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s29_Sta_reg_Proc_0_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 4	: 0 3 4 3 1 s: 11
[RES_0]    L  4 : 0 6 10 8 3 s: 27, mem: 36, time: 0.320888
---------------------------------------------------------------------------------------------
Loop_4_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: UNSAT
[RES_1]       0	: 4	: 0 3 4 3 1 s: 11
[RES_0]    L  4 : 0 6 10 8 3 s: 27, mem: 36, time: 0.320948
	[Forward propagation]:
	(F4 about to converge: #1)
		((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 5	: 0 3 4 3 1 0 s: 11
[RES_0]    L  5 : 0 6 10 8 3 0 s: 27, mem: 36, time: 0.360036
---------------------------------------------------------------------------------------------
Loop_5_0_0
---------------------------------------------------------------------------------------------
	F[5] = P
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #26
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #26
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #122
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #122
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #25
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #25
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(24 + 11 -> 24 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(25 + 11 -> 25 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 1)
	(35 + 12 -> 35 + 1)
	(12 -> 1 -> 1)
	(12 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s33_Sta_reg_Proc_1_CacheState == 2'd2)
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #25
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #25
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(38 + 11 -> 38 + 2)
	(11 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(40 + 11 -> 40 + 2)
	(11 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(28 + 10 -> 28 + 2)
	(10 -> 2 -> 2)
	(10 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(31 + 6 -> 31 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #25
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #25
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(33 + 6 -> 33 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(17 + 5 -> 17 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #63
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #63
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #25
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #25
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 13 -> 2)
	(46 + 13 -> 46 + 2)
	(13 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(13 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 13 -> 2)
	(47 + 13 -> 47 + 2)
	(13 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(13 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(40 + 12 -> 40 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #25
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #25
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(41 + 6 -> 41 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(42 + 6 -> 42 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(22 + 5 -> 22 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(25 + 5 -> 25 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #25
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #25
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(27 + 5 -> 27 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(13 + 3 -> 13 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s29_Sta_reg_Proc_0_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 5	: 0 4 7 7 4 1 s: 23
[RES_0]    L  5 : 0 8 18 20 12 3 s: 61, mem: 38, time: 1.25912
---------------------------------------------------------------------------------------------
Loop_5_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: UNSAT
[RES_1]       0	: 5	: 0 4 7 7 4 1 s: 23
[RES_0]    L  5 : 0 8 18 20 12 3 s: 61, mem: 38, time: 1.2592
	[Forward propagation]:
	(F5 about to converge: #1)
		((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 6	: 0 4 7 7 4 1 0 s: 23
[RES_0]    L  6 : 0 8 18 20 12 3 0 s: 61, mem: 39, time: 1.37354
---------------------------------------------------------------------------------------------
Loop_6_0_0
---------------------------------------------------------------------------------------------
	F[6] = P
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #26
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #26
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #122
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #122
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #25
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #25
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #94
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #94
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 15 -> 1)
	(28 + 15 -> 28 + 1)
	(15 -> 1 -> 1)
	(15 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState)
		[1] w2	((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(46 + 12 -> 46 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3))
		[1] w3	((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(47 + 12 -> 47 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 13 -> 2)
	(43 + 13 -> 43 + 2)
	(13 -> 2 -> 2)
	(13 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #122
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #122
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #25
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #25
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #94
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #94
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 14 -> 1)
	(28 + 14 -> 28 + 1)
	(14 -> 1 -> 1)
	(14 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s46_Sta_reg_UniMsg_1_Cmd == 3'd1)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(50 + 11 -> 50 + 4)
	(11 -> 4 -> 1)
	(11 -> 4 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(51 + 11 -> 51 + 4)
	(11 -> 4 -> 2)
	(11 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(46 + 12 -> 46 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #25
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #25
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #98
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #98
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 13 -> 2)
	(55 + 13 -> 55 + 2)
	(13 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(48 + 11 -> 48 + 5)
	(11 -> 5 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 5 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(49 + 11 -> 49 + 5)
	(11 -> 5 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(35 + 10 -> 35 + 3)
	(10 -> 3 -> 3)
	(10 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #95
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #95
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #122
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #122
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(60 + 14 -> 60 + 6)
	(14 -> 6 -> 2)
	(14 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(53 + 12 -> 53 + 6)
	(12 -> 6 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #122
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #122
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 13 -> 2)
	(54 + 13 -> 54 + 2)
	(13 -> 2 -> 2)
	(13 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(40 + 11 -> 40 + 6)
	(11 -> 6 -> 3)
	(11 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #25
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #25
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #98
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #98
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(58 + 11 -> 58 + 5)
	(11 -> 5 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 5 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(42 + 6 -> 42 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(60 + 11 -> 60 + 6)
	(11 -> 6 -> 2)
	(11 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #15
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #15
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 17	(17 + 0 + 0 + 0 + 0)
	(concrete cube) 17	(17 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #19
	(adding required pred. from inp_c to ab. cube) #122
	(adding from pre_c to cc. cube) #19
	(adding pred. from inp_c to cc. cube) #122
	(abstract cube) 21	(21 + 0 + 0 + 0 + 0)
	(concrete cube) 21	(21 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 21 -> 1)
	(29 + 21 -> 29 + 1)
	(21 -> 1 -> 1)
	(21 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s9_Sta_reg_Dir_Local
		[1] w1	(_s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 17 -> 4)
	(69 + 17 -> 69 + 4)
	(17 -> 4 -> 2)
	(17 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 16 -> 7)
	(64 + 16 -> 64 + 7)
	(16 -> 7 -> 2)
	(16 -> 7 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #122
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #122
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 16 -> 1)
	(29 + 16 -> 29 + 1)
	(16 -> 1 -> 1)
	(16 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 14 -> 2)
	(72 + 14 -> 72 + 2)
	(14 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(14 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(66 + 12 -> 66 + 6)
	(12 -> 6 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 6 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(46 + 6 -> 46 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(19 + 5 -> 19 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #25
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #25
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #98
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #98
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(69 + 11 -> 69 + 5)
	(11 -> 5 -> 2)
	(11 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(51 + 10 -> 51 + 3)
	(10 -> 3 -> 3)
	(10 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && !(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && !(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #94
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #94
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(71 + 12 -> 71 + 4)
	(12 -> 4 -> 2)
	(12 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(53 + 11 -> 53 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #77
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #77
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(73 + 12 -> 73 + 5)
	(12 -> 5 -> 2)
	(12 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #98
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #98
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 14 -> 2)
	(81 + 14 -> 81 + 2)
	(14 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(14 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(75 + 12 -> 75 + 6)
	(12 -> 6 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 6 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(56 + 6 -> 56 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(25 + 5 -> 25 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #77
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #77
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(78 + 12 -> 78 + 6)
	(12 -> 6 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(60 + 11 -> 60 + 5)
	(11 -> 5 -> 3)
	(11 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(80 + 11 -> 80 + 7)
	(11 -> 7 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 7 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 6)
	(62 + 10 -> 62 + 6)
	(10 -> 6 -> 3)
	(10 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(63 + 6 -> 63 + 3)
	(6 -> 3 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(30 + 5 -> 30 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(65 + 10 -> 65 + 3)
	(10 -> 3 -> 3)
	(10 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(33 + 5 -> 33 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(13 + 3 -> 13 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s29_Sta_reg_Proc_0_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 6	: 0 7 13 20 11 4 1 s: 56
[RES_0]    L  6 : 0 14 35 63 39 12 3 s: 166, mem: 42, time: 6.15453
---------------------------------------------------------------------------------------------
Loop_6_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: UNSAT
[RES_1]       0	: 6	: 0 7 13 20 11 4 1 s: 56
[RES_0]    L  6 : 0 14 35 63 39 12 3 s: 166, mem: 42, time: 6.1546
	[Forward propagation]:
	(F6 about to converge: #1)
		((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       0	: 7	: 0 6 8 15 12 4 1 0 s: 46
[RES_0]    L  7 : 0 12 20 47 42 12 3 0 s: 136, mem: 43, time: 6.48134
---------------------------------------------------------------------------------------------
Loop_7_0_0
---------------------------------------------------------------------------------------------
	F[7] = P
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #26
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #26
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #99
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #99
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #122
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #122
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #25
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #25
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #98
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #98
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 14 -> 2)
	(97 + 14 -> 97 + 2)
	(14 -> 2 -> 2)
	(14 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd1))
		[1] w3	((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(91 + 12 -> 91 + 5)
	(12 -> 5 -> 2)
	(12 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3))
		[1] w3	((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(92 + 12 -> 92 + 5)
	(12 -> 5 -> 2)
	(12 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(72 + 13 -> 72 + 3)
	(13 -> 3 -> 3)
	(13 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #122
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #122
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #25
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #25
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #98
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #98
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #16
	(adding required pred. from inp_c to ab. cube) #121
	(adding from pre_c to cc. cube) #16
	(adding pred. from inp_c to cc. cube) #121
	(abstract cube) 18	(18 + 0 + 0 + 0 + 0)
	(concrete cube) 18	(18 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 18 -> 1)
	(29 + 18 -> 29 + 1)
	(18 -> 1 -> 1)
	(18 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s35_Sta_reg_Proc_1_ProcCmd != _s33_Sta_reg_Proc_1_CacheState)
		[1] w2	((_s35_Sta_reg_Proc_1_ProcCmd != _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #121
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #121
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 16 -> 1)
	(29 + 16 -> 29 + 1)
	(16 -> 1 -> 1)
	(16 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s33_Sta_reg_Proc_1_CacheState != _s29_Sta_reg_Proc_0_CacheState)
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState != _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #121
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #121
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 15 -> 1)
	(29 + 15 -> 29 + 1)
	(15 -> 1 -> 1)
	(15 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s3_Sta_reg_Dir_HeadVld
		[1] w1	(_s3_Sta_reg_Dir_HeadVld && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 13 -> 2)
	(104 + 13 -> 104 + 2)
	(13 -> 2 -> 1)
	(13 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s3_Sta_reg_Dir_HeadVld
		[1] w1	(_s3_Sta_reg_Dir_HeadVld && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #96
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #96
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #121
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #121
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s3_Sta_reg_Dir_HeadVld$next == _s3_Sta_reg_Dir_HeadVld$next_rhs) && (_s10_Sta_reg_Dir_Pending$next == _s10_Sta_reg_Dir_Pending$next_rhs) && (_s29_Sta_reg_Proc_0_CacheState$next == _s29_Sta_reg_Proc_0_CacheState$next_rhs) && (_s30_Sta_reg_Proc_0_InvMarked$next == _s30_Sta_reg_Proc_0_InvMarked$next_rhs) && (_s31_Sta_reg_Proc_0_ProcCmd$next == _s31_Sta_reg_Proc_0_ProcCmd$next_rhs) && (_s33_Sta_reg_Proc_1_CacheState$next == _s33_Sta_reg_Proc_1_CacheState$next_rhs) && (_s34_Sta_reg_Proc_1_InvMarked$next == _s34_Sta_reg_Proc_1_InvMarked$next_rhs) && (_s35_Sta_reg_Proc_1_ProcCmd$next == _s35_Sta_reg_Proc_1_ProcCmd$next_rhs) && (_s36_Sta_reg_RpMsg_0_Cmd$next == _s36_Sta_reg_RpMsg_0_Cmd$next_rhs) && (_s37_Sta_reg_RpMsg_1_Cmd$next == _s37_Sta_reg_RpMsg_1_Cmd$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 8)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 11)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 11)
		(cc core: 11 -> 7)
UNSAT

		[MUS(s)]:
		[1] ((_s29_Sta_reg_Proc_0_CacheState$next == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_i1_io_en_a == 7'd102) && (_s29_Sta_reg_Proc_0_CacheState$next == _s29_Sta_reg_Proc_0_CacheState$next_rhs))

	[Lemmas]: 
		[1] !(((_s29_Sta_reg_Proc_0_CacheState$next == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_i1_io_en_a == 7'd102) && (_s29_Sta_reg_Proc_0_CacheState$next == _s29_Sta_reg_Proc_0_CacheState$next_rhs)))
#17482
#Lemmas = 3
[RES_1]       1	: 7	: 0 8 10 15 13 4 1 0 s: 51
[RES_0]    L  7 : 0 16 25 45 46 12 3 0 s: 147, mem: 45, time: 7.05606
---------------------------------------------------------------------------------------------
Loop_7_0_1
---------------------------------------------------------------------------------------------
	F[7] = P
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #25
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #25
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #98
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #98
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #121
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #121
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 2)
	(74 + 13 -> 74 + 2)
	(13 -> 2 -> 2)
	(13 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(97 + 12 -> 97 + 4)
	(12 -> 4 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 4 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(76 + 12 -> 76 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(77 + 11 -> 77 + 5)
	(11 -> 5 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(48 + 10 -> 48 + 4)
	(10 -> 4 -> 3)
	(10 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && !(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && !(_s1_Sta_reg_Dir_Dirty) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #94
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #94
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(79 + 12 -> 79 + 6)
	(12 -> 6 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(52 + 11 -> 52 + 5)
	(11 -> 5 -> 3)
	(11 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #77
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #77
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(81 + 12 -> 81 + 7)
	(12 -> 7 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 7 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #96
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #96
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #121
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #121
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s3_Sta_reg_Dir_HeadVld$next == _s3_Sta_reg_Dir_HeadVld$next_rhs) && (_s9_Sta_reg_Dir_Local$next == _s9_Sta_reg_Dir_Local$next_rhs) && (_s10_Sta_reg_Dir_Pending$next == _s10_Sta_reg_Dir_Pending$next_rhs) && (_s29_Sta_reg_Proc_0_CacheState$next == _s29_Sta_reg_Proc_0_CacheState$next_rhs) && (_s31_Sta_reg_Proc_0_ProcCmd$next == _s31_Sta_reg_Proc_0_ProcCmd$next_rhs) && (_s33_Sta_reg_Proc_1_CacheState$next == _s33_Sta_reg_Proc_1_CacheState$next_rhs) && (_s34_Sta_reg_Proc_1_InvMarked$next == _s34_Sta_reg_Proc_1_InvMarked$next_rhs) && (_s35_Sta_reg_Proc_1_ProcCmd$next == _s35_Sta_reg_Proc_1_ProcCmd$next_rhs) && (_s37_Sta_reg_RpMsg_1_Cmd$next == _s37_Sta_reg_RpMsg_1_Cmd$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 8)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 11)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 11)
		(cc core: 11 -> 8)
UNSAT

		[MUS(s)]:
		[1] ((_s33_Sta_reg_Proc_1_CacheState$next == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_i1_io_en_a == 7'd103) && (_s33_Sta_reg_Proc_1_CacheState$next == _s33_Sta_reg_Proc_1_CacheState$next_rhs))

	[Lemmas]: 
		[1] !(((_s33_Sta_reg_Proc_1_CacheState$next == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_i1_io_en_a == 7'd103) && (_s33_Sta_reg_Proc_1_CacheState$next == _s33_Sta_reg_Proc_1_CacheState$next_rhs)))
#17574
#Lemmas = 4
[RES_1]       2	: 7	: 0 8 10 16 16 6 1 0 s: 57
[RES_0]    L  7 : 0 16 25 48 56 20 3 0 s: 168, mem: 46, time: 8.36481
---------------------------------------------------------------------------------------------
Loop_7_0_2
---------------------------------------------------------------------------------------------
	F[7] = P
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #77
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #77
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(84 + 12 -> 84 + 4)
	(12 -> 4 -> 2)
	(12 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(85 + 12 -> 85 + 7)
	(12 -> 7 -> 5)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 7 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(58 + 11 -> 58 + 7)
	(11 -> 7 -> 5)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
	(11 -> 7 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #75
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #75
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(109 + 9 -> 109 + 4)
	(9 -> 4 -> 2)
	(9 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(88 + 13 -> 88 + 7)
	(13 -> 7 -> 5)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(13 -> 7 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(90 + 8 -> 90 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(61 + 12 -> 61 + 5)
	(12 -> 5 -> 5)
	(12 -> 5 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(123 + 13 -> 123 + 4)
	(13 -> 4 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 10 -> 6)
	(115 + 10 -> 115 + 6)
	(10 -> 6 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(10 -> 6 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(94 + 9 -> 94 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(95 + 11 -> 95 + 6)
	(11 -> 6 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 10 -> 7)
	(64 + 10 -> 64 + 7)
	(10 -> 7 -> 3)
	(10 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(119 + 13 -> 119 + 5)
	(13 -> 5 -> 2)
	(13 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(98 + 11 -> 98 + 6)
	(11 -> 6 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(99 + 12 -> 99 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(67 + 10 -> 67 + 5)
	(10 -> 5 -> 3)
	(10 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #76
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #76
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(101 + 12 -> 101 + 6)
	(12 -> 6 -> 3)
	(12 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #74
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #74
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(124 + 9 -> 124 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(103 + 13 -> 103 + 6)
	(13 -> 6 -> 4)
	(13 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && _s9_Sta_reg_Dir_Local)
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(126 + 10 -> 126 + 5)
	(10 -> 5 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(10 -> 5 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(105 + 11 -> 105 + 6)
	(11 -> 6 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(106 + 11 -> 106 + 6)
	(11 -> 6 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #31
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #31
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(108 + 9 -> 108 + 4)
	(9 -> 4 -> 2)
	(9 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(73 + 6 -> 73 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(28 + 5 -> 28 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #76
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #76
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(75 + 11 -> 75 + 5)
	(11 -> 5 -> 3)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_ProcCmd$next != _s29_Sta_reg_Proc_0_CacheState$next)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_ProcCmd$next != _s29_Sta_reg_Proc_0_CacheState$next)
	(11 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w2	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #74
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #74
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(112 + 8 -> 112 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s3_Sta_reg_Dir_HeadVld) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(77 + 12 -> 77 + 4)
	(12 -> 4 -> 4)
	(12 -> 4 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && _s9_Sta_reg_Dir_Local)
		[1] w2	(!(_s3_Sta_reg_Dir_HeadVld) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(114 + 9 -> 114 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(79 + 10 -> 79 + 4)
	(10 -> 4 -> 3)
	(10 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(80 + 10 -> 80 + 4)
	(10 -> 4 -> 3)
	(10 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(34 + 5 -> 34 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(13 + 3 -> 13 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s29_Sta_reg_Proc_0_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       2	: 7	: 0 8 11 19 23 11 2 1 s: 75
[RES_0]    L  7 : 0 16 28 55 79 42 6 3 s: 229, mem: 47, time: 13.389
---------------------------------------------------------------------------------------------
Loop_7_1_2
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: UNSAT
[RES_1]       2	: 7	: 0 8 11 19 23 11 2 1 s: 75
[RES_0]    L  7 : 0 16 28 55 79 42 6 3 s: 229, mem: 47, time: 13.3891
	[Forward propagation]:
	(F6 about to converge: #2)
		((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	(F7 about to converge: #1)
		((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       2	: 8	: 0 8 11 19 22 12 2 1 0 s: 75
[RES_0]    L  8 : 0 16 28 55 76 45 6 3 0 s: 229, mem: 47, time: 13.9548
---------------------------------------------------------------------------------------------
Loop_8_0_2
---------------------------------------------------------------------------------------------
	F[8] = P
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #77
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #77
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(120 + 12 -> 120 + 6)
	(12 -> 6 -> 4)
	(12 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && _s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && _s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(85 + 13 -> 85 + 4)
	(13 -> 4 -> 4)
	(13 -> 4 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(86 + 12 -> 86 + 7)
	(12 -> 7 -> 6)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 7 -> 8 -> 6)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && !(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && !(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 8)
	(45 + 11 -> 45 + 8)
	(11 -> 8 -> 6)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
	(11 -> 8 -> 8 -> 6)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && !(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && !(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #75
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #75
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(124 + 9 -> 124 + 3)
	(9 -> 3 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 3 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(90 + 8 -> 90 + 3)
	(8 -> 3 -> 3)
	(8 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(91 + 13 -> 91 + 7)
	(13 -> 7 -> 5)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(13 -> 7 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(48 + 12 -> 48 + 6)
	(12 -> 6 -> 5)
	(12 -> 6 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #76
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #76
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 16 -> 4)
	(158 + 16 -> 158 + 4)
	(16 -> 4 -> 2)
	(16 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && _s9_Sta_reg_Dir_Local)
		[1] w2	((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(159 + 13 -> 159 + 4)
	(13 -> 4 -> 2)
	(13 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2))
		[1] w3	((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(151 + 10 -> 151 + 5)
	(10 -> 5 -> 2)
	(10 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(129 + 11 -> 129 + 6)
	(11 -> 6 -> 3)
	(11 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(130 + 9 -> 130 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(95 + 12 -> 95 + 5)
	(12 -> 5 -> 3)
	(12 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 13 -> 1)
	(32 + 13 -> 32 + 1)
	(13 -> 1 -> 1)
	(13 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s50_Sta_reg_WbMsg_Cmd
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 1)
	(165 + 12 -> 165 + 1)
	(12 -> 1 -> 1)
	(12 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s50_Sta_reg_WbMsg_Cmd
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 1)
	(156 + 9 -> 156 + 1)
	(9 -> 1 -> 1)
	(9 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s50_Sta_reg_WbMsg_Cmd
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(133 + 10 -> 133 + 4)
	(10 -> 4 -> 3)
	(10 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(134 + 8 -> 134 + 2)
	(8 -> 2 -> 1)
	(8 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s50_Sta_reg_WbMsg_Cmd
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(98 + 11 -> 98 + 4)
	(11 -> 4 -> 3)
	(11 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(99 + 11 -> 99 + 6)
	(11 -> 6 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 6 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(101 + 9 -> 101 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 6)
	(53 + 10 -> 53 + 6)
	(10 -> 6 -> 4)
	(10 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #15
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #15
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 17	(17 + 0 + 0 + 0 + 0)
	(concrete cube) 17	(17 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(163 + 11 -> 163 + 3)
	(11 -> 3 -> 2)
	(11 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 17 -> 7)
	(141 + 17 -> 141 + 7)
	(17 -> 7 -> 3)
	(17 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(142 + 10 -> 142 + 5)
	(10 -> 5 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(10 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 7)
	(106 + 14 -> 106 + 7)
	(14 -> 7 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(14 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(144 + 10 -> 144 + 2)
	(10 -> 2 -> 2)
	(10 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(108 + 9 -> 108 + 3)
	(9 -> 3 -> 3)
	(9 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 16 -> 4)
	(109 + 16 -> 109 + 4)
	(16 -> 4 -> 3)
	(16 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(58 + 13 -> 58 + 6)
	(13 -> 6 -> 4)
	(13 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #76
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #76
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 15 -> 4)
	(182 + 15 -> 182 + 4)
	(15 -> 4 -> 2)
	(15 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 15 -> 1)
	(33 + 15 -> 33 + 1)
	(15 -> 1 -> 1)
	(15 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(184 + 14 -> 184 + 4)
	(14 -> 4 -> 1)
	(14 -> 4 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(173 + 11 -> 173 + 4)
	(11 -> 4 -> 1)
	(11 -> 4 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 15 -> 6)
	(149 + 15 -> 149 + 6)
	(15 -> 6 -> 3)
	(15 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(150 + 10 -> 150 + 2)
	(10 -> 2 -> 1)
	(10 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 16 -> 4)
	(114 + 16 -> 114 + 4)
	(16 -> 4 -> 3)
	(16 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 8)
	(115 + 14 -> 115 + 8)
	(14 -> 8 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(14 -> 8 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(116 + 9 -> 116 + 5)
	(9 -> 5 -> 2)
	(9 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(63 + 13 -> 63 + 7)
	(13 -> 7 -> 4)
	(13 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(180 + 12 -> 180 + 4)
	(12 -> 4 -> 2)
	(12 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(156 + 13 -> 156 + 3)
	(13 -> 3 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(13 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(157 + 12 -> 157 + 6)
	(12 -> 6 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 6 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(120 + 12 -> 120 + 6)
	(12 -> 6 -> 4)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 6 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 14 -> 1)
	(34 + 14 -> 34 + 1)
	(14 -> 1 -> 1)
	(14 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1)
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 13 -> 2)
	(198 + 13 -> 198 + 2)
	(13 -> 2 -> 1)
	(13 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1)
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(186 + 11 -> 186 + 2)
	(11 -> 2 -> 1)
	(11 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1)
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(161 + 12 -> 161 + 2)
	(12 -> 2 -> 1)
	(12 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1)
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(123 + 10 -> 123 + 5)
	(10 -> 5 -> 2)
	(10 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(163 + 11 -> 163 + 5)
	(11 -> 5 -> 2)
	(11 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(125 + 12 -> 125 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(126 + 12 -> 126 + 7)
	(12 -> 7 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(68 + 11 -> 68 + 6)
	(11 -> 6 -> 4)
	(11 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(167 + 12 -> 167 + 6)
	(12 -> 6 -> 3)
	(12 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd == 2'd2) && _s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s31_Sta_reg_Proc_0_ProcCmd == 2'd2) && _s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(168 + 13 -> 168 + 6)
	(13 -> 6 -> 3)
	(13 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && _s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && _s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 13 -> 1)
	(34 + 13 -> 34 + 1)
	(13 -> 1 -> 1)
	(13 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(209 + 12 -> 209 + 4)
	(12 -> 4 -> 1)
	(12 -> 4 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(196 + 8 -> 196 + 3)
	(8 -> 3 -> 1)
	(8 -> 3 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(170 + 12 -> 170 + 5)
	(12 -> 5 -> 2)
	(12 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 6)
	(171 + 9 -> 171 + 6)
	(9 -> 6 -> 1)
	(9 -> 6 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(132 + 11 -> 132 + 6)
	(11 -> 6 -> 2)
	(11 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 6)
	(133 + 8 -> 133 + 6)
	(8 -> 6 -> 2)
	(8 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(134 + 11 -> 134 + 4)
	(11 -> 4 -> 2)
	(11 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(73 + 10 -> 73 + 4)
	(10 -> 4 -> 2)
	(10 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #76
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #76
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(136 + 12 -> 136 + 7)
	(12 -> 7 -> 5)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 7 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #55
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #55
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #17
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #17
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 19	(19 + 0 + 0 + 0 + 0)
	(concrete cube) 19	(19 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 19 -> 7)
	(178 + 19 -> 178 + 7)
	(19 -> 7 -> 2)
	(19 -> 7 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 16 -> 7)
	(139 + 16 -> 139 + 7)
	(16 -> 7 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(16 -> 7 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(180 + 12 -> 180 + 5)
	(12 -> 5 -> 2)
	(12 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(141 + 11 -> 141 + 6)
	(11 -> 6 -> 3)
	(11 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 16 -> 4)
	(209 + 16 -> 209 + 4)
	(16 -> 4 -> 2)
	(16 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s2_Sta_reg_Dir_HeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s2_Sta_reg_Dir_HeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 15 -> 7)
	(184 + 15 -> 184 + 7)
	(15 -> 7 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(15 -> 7 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s2_Sta_reg_Dir_HeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s2_Sta_reg_Dir_HeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 15 -> 7)
	(185 + 15 -> 185 + 7)
	(15 -> 7 -> 3)
	(15 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s2_Sta_reg_Dir_HeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s2_Sta_reg_Dir_HeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 8)
	(145 + 14 -> 145 + 8)
	(14 -> 8 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(14 -> 8 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s2_Sta_reg_Dir_HeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s2_Sta_reg_Dir_HeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(213 + 13 -> 213 + 5)
	(13 -> 5 -> 2)
	(13 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(188 + 13 -> 188 + 6)
	(13 -> 6 -> 2)
	(13 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(189 + 13 -> 189 + 5)
	(13 -> 5 -> 3)
	(13 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(148 + 12 -> 148 + 6)
	(12 -> 6 -> 3)
	(12 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #32
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #32
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 6)
	(150 + 9 -> 150 + 6)
	(9 -> 6 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 6 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s44_Sta_reg_UniMsg_0_HomeProc) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s44_Sta_reg_UniMsg_0_HomeProc) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(80 + 6 -> 80 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(24 + 5 -> 24 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #76
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #76
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(83 + 11 -> 83 + 7)
	(11 -> 7 -> 5)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_ProcCmd$next != _s29_Sta_reg_Proc_0_CacheState$next)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_ProcCmd$next != _s29_Sta_reg_Proc_0_CacheState$next)
	(11 -> 7 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #74
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #74
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(154 + 8 -> 154 + 4)
	(8 -> 4 -> 2)
	(8 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s3_Sta_reg_Dir_HeadVld))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s3_Sta_reg_Dir_HeadVld) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(85 + 12 -> 85 + 6)
	(12 -> 6 -> 5)
	(12 -> 6 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(156 + 9 -> 156 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(87 + 10 -> 87 + 5)
	(10 -> 5 -> 4)
	(10 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(158 + 9 -> 158 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 16 -> 3)
	(159 + 16 -> 159 + 3)
	(16 -> 3 -> 2)
	(16 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(90 + 13 -> 90 + 6)
	(13 -> 6 -> 4)
	(13 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 15 -> 2)
	(202 + 15 -> 202 + 2)
	(15 -> 2 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(15 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(162 + 12 -> 162 + 4)
	(12 -> 4 -> 3)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(163 + 12 -> 163 + 3)
	(12 -> 3 -> 2)
	(12 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 10 -> 6)
	(164 + 10 -> 164 + 6)
	(10 -> 6 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(10 -> 6 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(94 + 11 -> 94 + 5)
	(11 -> 5 -> 3)
	(11 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(166 + 8 -> 166 + 3)
	(8 -> 3 -> 2)
	(8 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 7)
	(96 + 10 -> 96 + 7)
	(10 -> 7 -> 3)
	(10 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(33 + 5 -> 33 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(13 + 3 -> 13 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s29_Sta_reg_Proc_0_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       2	: 8	: 0 8 14 19 26 28 9 2 1 s: 107
[RES_0]    L  8 : 0 16 37 55 81 102 40 6 3 s: 340, mem: 52, time: 30.586
---------------------------------------------------------------------------------------------
Loop_8_1_2
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: UNSAT
[RES_1]       2	: 8	: 0 8 14 19 26 28 9 2 1 s: 107
[RES_0]    L  8 : 0 16 37 55 81 102 40 6 3 s: 340, mem: 52, time: 30.5861
	[Forward propagation]:
	(F8 about to converge: #1)
		((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       2	: 9	: 0 8 14 18 22 24 8 3 1 0 s: 98
[RES_0]    L  9 : 0 16 37 52 68 85 29 9 3 0 s: 299, mem: 53, time: 31.8935
---------------------------------------------------------------------------------------------
Loop_9_0_2
---------------------------------------------------------------------------------------------
	F[9] = P
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #56
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #56
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(181 + 12 -> 181 + 3)
	(12 -> 3 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 3 -> 9 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(111 + 11 -> 111 + 3)
	(11 -> 3 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 3 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 16 -> 8)
	(112 + 16 -> 112 + 8)
	(16 -> 8 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(16 -> 8 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s3_Sta_reg_Dir_HeadVld && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 15 -> 8)
	(51 + 15 -> 51 + 8)
	(15 -> 8 -> 4)
	(15 -> 8 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s3_Sta_reg_Dir_HeadVld && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #75
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #75
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(185 + 9 -> 185 + 4)
	(9 -> 4 -> 2)
	(9 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(115 + 13 -> 115 + 7)
	(13 -> 7 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(13 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(116 + 8 -> 116 + 4)
	(8 -> 4 -> 3)
	(8 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(54 + 12 -> 54 + 6)
	(12 -> 6 -> 4)
	(12 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(189 + 10 -> 189 + 3)
	(10 -> 3 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(10 -> 3 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(120 + 9 -> 120 + 3)
	(9 -> 3 -> 3)
	(9 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(121 + 11 -> 121 + 6)
	(11 -> 6 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 6 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(57 + 10 -> 57 + 5)
	(10 -> 5 -> 4)
	(10 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(233 + 12 -> 233 + 6)
	(12 -> 6 -> 3)
	(12 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(194 + 13 -> 194 + 4)
	(13 -> 4 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(13 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #15
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #15
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 17	(17 + 0 + 0 + 0 + 0)
	(concrete cube) 17	(17 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 17 -> 6)
	(262 + 17 -> 262 + 6)
	(17 -> 6 -> 2)
	(17 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s3_Sta_reg_Dir_HeadVld && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(237 + 13 -> 237 + 7)
	(13 -> 7 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(13 -> 7 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(196 + 12 -> 196 + 6)
	(12 -> 6 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 6 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(198 + 12 -> 198 + 5)
	(12 -> 5 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 5 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(126 + 12 -> 126 + 7)
	(12 -> 7 -> 4)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 7 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(200 + 12 -> 200 + 6)
	(12 -> 6 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(12 -> 6 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState != _s38_Sta_reg_ShWbMsg_Cmd))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState != _s38_Sta_reg_ShWbMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 6)
	(129 + 10 -> 129 + 6)
	(10 -> 6 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(10 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(202 + 12 -> 202 + 6)
	(12 -> 6 -> 3)
	(12 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(131 + 13 -> 131 + 3)
	(13 -> 3 -> 3)
	(13 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(132 + 12 -> 132 + 7)
	(12 -> 7 -> 5)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 7 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && !(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && !(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 8)
	(62 + 11 -> 62 + 8)
	(11 -> 8 -> 5)
	(11 -> 8 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && !(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && !(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(206 + 12 -> 206 + 5)
	(12 -> 5 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 8)
	(135 + 12 -> 135 + 8)
	(12 -> 8 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 8 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(137 + 11 -> 137 + 6)
	(11 -> 6 -> 3)
	(11 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(65 + 11 -> 65 + 7)
	(11 -> 7 -> 4)
	(11 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(210 + 9 -> 210 + 3)
	(9 -> 3 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 3 -> 8 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(140 + 8 -> 140 + 3)
	(8 -> 3 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(8 -> 3 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(141 + 11 -> 141 + 6)
	(11 -> 6 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(69 + 10 -> 69 + 5)
	(10 -> 5 -> 3)
	(10 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #76
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #76
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(143 + 12 -> 143 + 6)
	(12 -> 6 -> 4)
	(12 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #32
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #32
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #79
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #79
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 14 -> 2)
	(256 + 14 -> 256 + 2)
	(14 -> 2 -> 2)
	(14 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 8)
	(216 + 13 -> 216 + 8)
	(13 -> 8 -> 2)
	(13 -> 8 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(146 + 9 -> 146 + 4)
	(9 -> 4 -> 2)
	(9 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(218 + 10 -> 218 + 2)
	(10 -> 2 -> 2)
	(10 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(148 + 11 -> 148 + 5)
	(11 -> 5 -> 3)
	(11 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(220 + 10 -> 220 + 2)
	(10 -> 2 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(10 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 7)
	(150 + 14 -> 150 + 7)
	(14 -> 7 -> 3)
	(14 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(264 + 14 -> 264 + 6)
	(14 -> 6 -> 2)
	(14 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(224 + 12 -> 224 + 6)
	(12 -> 6 -> 2)
	(12 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(225 + 11 -> 225 + 6)
	(11 -> 6 -> 2)
	(11 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(226 + 13 -> 226 + 7)
	(13 -> 7 -> 3)
	(13 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(154 + 12 -> 154 + 7)
	(12 -> 7 -> 3)
	(12 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(228 + 9 -> 228 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(156 + 11 -> 156 + 6)
	(11 -> 6 -> 2)
	(11 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(76 + 6 -> 76 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(24 + 5 -> 24 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(159 + 9 -> 159 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(80 + 10 -> 80 + 5)
	(10 -> 5 -> 4)
	(10 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s9_Sta_reg_Dir_Local) && !(_s3_Sta_reg_Dir_HeadVld) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(!(_s9_Sta_reg_Dir_Local) && !(_s3_Sta_reg_Dir_HeadVld) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #76
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #76
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(81 + 11 -> 81 + 5)
	(11 -> 5 -> 3)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_ProcCmd$next != _s29_Sta_reg_Proc_0_CacheState$next)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_ProcCmd$next != _s29_Sta_reg_Proc_0_CacheState$next)
	(11 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w2	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #74
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #74
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(162 + 8 -> 162 + 3)
	(8 -> 3 -> 2)
	(8 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(83 + 12 -> 83 + 5)
	(12 -> 5 -> 3)
	(12 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(!(_s3_Sta_reg_Dir_HeadVld) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(164 + 9 -> 164 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(85 + 13 -> 85 + 4)
	(13 -> 4 -> 2)
	(13 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(239 + 13 -> 239 + 5)
	(13 -> 5 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(13 -> 5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(167 + 11 -> 167 + 4)
	(11 -> 4 -> 2)
	(11 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(168 + 10 -> 168 + 5)
	(10 -> 5 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(10 -> 5 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(169 + 12 -> 169 + 6)
	(12 -> 6 -> 3)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 6 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(89 + 11 -> 89 + 6)
	(11 -> 6 -> 3)
	(11 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(32 + 5 -> 32 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(13 + 3 -> 13 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s29_Sta_reg_Proc_0_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       2	: 9	: 0 8 14 18 21 28 24 8 2 1 s: 124
[RES_0]    L  9 : 0 16 37 52 64 95 89 31 6 3 s: 393, mem: 56, time: 46.1004
---------------------------------------------------------------------------------------------
Loop_9_1_2
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: UNSAT
[RES_1]       2	: 9	: 0 8 14 18 21 28 24 8 2 1 s: 124
[RES_0]    L  9 : 0 16 37 52 64 95 89 31 6 3 s: 393, mem: 56, time: 46.1005
	[Forward propagation]:
	(F9 about to converge: #1)
		((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       2	: 10	: 0 8 14 18 21 26 22 9 3 1 0 s: 122
[RES_0]    L  10 : 0 16 37 52 64 89 82 33 9 3 0 s: 385, mem: 56, time: 47.746
---------------------------------------------------------------------------------------------
Loop_10_0_2
---------------------------------------------------------------------------------------------
	F[10] = P
	SAT_a ? [ F[10] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #56
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #56
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #16
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #16
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 18	(18 + 0 + 0 + 0 + 0)
	(concrete cube) 18	(18 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(252 + 13 -> 252 + 6)
	(13 -> 6 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 6 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(180 + 12 -> 180 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #15
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #15
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 17	(17 + 0 + 0 + 0 + 0)
	(concrete cube) 17	(17 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 17 -> 8)
	(181 + 17 -> 181 + 8)
	(17 -> 8 -> 3)
	(17 -> 8 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 18 -> 5)
	(100 + 18 -> 100 + 5)
	(18 -> 5 -> 3)
	(18 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(183 + 12 -> 183 + 7)
	(12 -> 7 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(12 -> 7 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s12_Sta_reg_Dir_ShrSet_1 && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s12_Sta_reg_Dir_ShrSet_1 && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(103 + 11 -> 103 + 5)
	(11 -> 5 -> 3)
	(11 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s12_Sta_reg_Dir_ShrSet_1 && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	(_s12_Sta_reg_Dir_ShrSet_1 && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 16 -> 10)
	(104 + 16 -> 104 + 10)
	(16 -> 10 -> 6)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(16 -> 10 -> 8 -> 6)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s12_Sta_reg_Dir_ShrSet_1 && _s3_Sta_reg_Dir_HeadVld && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s12_Sta_reg_Dir_ShrSet_1 && _s3_Sta_reg_Dir_HeadVld && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 15 -> 8)
	(50 + 15 -> 50 + 8)
	(15 -> 8 -> 6)
	(15 -> 8 -> 6)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s12_Sta_reg_Dir_ShrSet_1 && _s3_Sta_reg_Dir_HeadVld && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s12_Sta_reg_Dir_ShrSet_1 && _s3_Sta_reg_Dir_HeadVld && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #75
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #75
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(187 + 9 -> 187 + 5)
	(9 -> 5 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(188 + 9 -> 188 + 4)
	(9 -> 4 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 4 -> 9 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 8)
	(108 + 13 -> 108 + 8)
	(13 -> 8 -> 5)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(13 -> 8 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(109 + 8 -> 109 + 4)
	(8 -> 4 -> 4)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(8 -> 4 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(110 + 8 -> 110 + 4)
	(8 -> 4 -> 3)
	(8 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(54 + 12 -> 54 + 6)
	(12 -> 6 -> 5)
	(12 -> 6 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(266 + 9 -> 266 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(194 + 10 -> 194 + 2)
	(10 -> 2 -> 2)
	(10 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #76
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #76
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(268 + 14 -> 268 + 4)
	(14 -> 4 -> 2)
	(14 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 2)
	(269 + 13 -> 269 + 2)
	(13 -> 2 -> 2)
	(13 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && _s9_Sta_reg_Dir_Local)
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(197 + 10 -> 197 + 3)
	(10 -> 3 -> 2)
	(10 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(115 + 9 -> 115 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(199 + 10 -> 199 + 5)
	(10 -> 5 -> 3)
	(10 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(117 + 11 -> 117 + 5)
	(11 -> 5 -> 3)
	(11 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(!(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 8)
	(118 + 11 -> 118 + 8)
	(11 -> 8 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 8 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(58 + 10 -> 58 + 5)
	(10 -> 5 -> 4)
	(10 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(203 + 10 -> 203 + 5)
	(10 -> 5 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(10 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 14 -> 8)
	(121 + 14 -> 121 + 8)
	(14 -> 8 -> 5)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(14 -> 8 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(122 + 9 -> 122 + 4)
	(9 -> 4 -> 3)
	(9 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(61 + 13 -> 61 + 7)
	(13 -> 7 -> 5)
	(13 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #76
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #76
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 8)
	(280 + 14 -> 280 + 8)
	(14 -> 8 -> 2)
	(14 -> 8 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(281 + 13 -> 281 + 4)
	(13 -> 4 -> 2)
	(13 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 6)
	(209 + 10 -> 209 + 6)
	(10 -> 6 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(10 -> 6 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(125 + 9 -> 125 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 14 -> 9)
	(126 + 14 -> 126 + 9)
	(14 -> 9 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(14 -> 9 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(64 + 13 -> 64 + 7)
	(13 -> 7 -> 4)
	(13 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(327 + 13 -> 327 + 6)
	(13 -> 6 -> 3)
	(13 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s31_Sta_reg_Proc_0_ProcCmd == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(287 + 13 -> 287 + 6)
	(13 -> 6 -> 3)
		(added cond. from num.)	(_s31_Sta_reg_Proc_0_ProcCmd$next == _s33_Sta_reg_Proc_1_CacheState$next)
	(13 -> 6 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s31_Sta_reg_Proc_0_ProcCmd == _s33_Sta_reg_Proc_1_CacheState))
		[1] w2	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s31_Sta_reg_Proc_0_ProcCmd == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(288 + 11 -> 288 + 7)
	(11 -> 7 -> 4)
	(11 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s31_Sta_reg_Proc_0_ProcCmd == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(215 + 12 -> 215 + 5)
	(12 -> 5 -> 4)
		(added cond. from num.)	(_s31_Sta_reg_Proc_0_ProcCmd$next == _s33_Sta_reg_Proc_1_CacheState$next)
	(12 -> 5 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s31_Sta_reg_Proc_0_ProcCmd == _s33_Sta_reg_Proc_1_CacheState))
		[1] w2	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s31_Sta_reg_Proc_0_ProcCmd == _s33_Sta_reg_Proc_1_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 15 -> 6)
	(331 + 15 -> 331 + 6)
	(15 -> 6 -> 3)
	(15 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 15 -> 6)
	(291 + 15 -> 291 + 6)
	(15 -> 6 -> 3)
	(15 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(292 + 12 -> 292 + 7)
	(12 -> 7 -> 4)
	(12 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && _s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && _s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(218 + 13 -> 218 + 6)
	(13 -> 6 -> 4)
	(13 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(335 + 14 -> 335 + 6)
	(14 -> 6 -> 3)
	(14 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(295 + 11 -> 295 + 6)
	(11 -> 6 -> 3)
	(11 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(296 + 13 -> 296 + 5)
	(13 -> 5 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(13 -> 5 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(221 + 12 -> 221 + 3)
	(12 -> 3 -> 3)
	(12 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 9)
	(298 + 13 -> 298 + 9)
	(13 -> 9 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(13 -> 9 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(223 + 13 -> 223 + 7)
	(13 -> 7 -> 4)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(13 -> 7 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 8)
	(224 + 12 -> 224 + 8)
	(12 -> 8 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 8 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 8)
	(134 + 11 -> 134 + 8)
	(11 -> 8 -> 4)
	(11 -> 8 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(302 + 13 -> 302 + 4)
	(13 -> 4 -> 2)
	(13 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 7)
	(227 + 14 -> 227 + 7)
	(14 -> 7 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(14 -> 7 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(228 + 11 -> 228 + 7)
	(11 -> 7 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 7 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 6)
	(138 + 10 -> 138 + 6)
	(10 -> 6 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(10 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #15
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #15
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 17	(17 + 0 + 0 + 0 + 0)
	(concrete cube) 17	(17 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 17 -> 6)
	(372 + 17 -> 372 + 6)
	(17 -> 6 -> 2)
	(17 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2))
		[1] w3	(_s3_Sta_reg_Dir_HeadVld && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(348 + 13 -> 348 + 5)
	(13 -> 5 -> 2)
	(13 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(307 + 12 -> 307 + 7)
	(12 -> 7 -> 3)
	(12 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(308 + 12 -> 308 + 4)
	(12 -> 4 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(232 + 12 -> 232 + 7)
	(12 -> 7 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 7 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 8)
	(233 + 11 -> 233 + 8)
	(11 -> 8 -> 3)
	(11 -> 8 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(141 + 12 -> 141 + 6)
	(12 -> 6 -> 3)
	(12 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #15
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #15
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 17	(17 + 0 + 0 + 0 + 0)
	(concrete cube) 17	(17 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 17 -> 6)
	(354 + 17 -> 354 + 6)
	(17 -> 6 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(17 -> 6 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	(_s3_Sta_reg_Dir_HeadVld && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(313 + 13 -> 313 + 7)
	(13 -> 7 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(13 -> 7 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(236 + 13 -> 236 + 7)
	(13 -> 7 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(13 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 8)
	(143 + 12 -> 143 + 8)
	(12 -> 8 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 8 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(239 + 12 -> 239 + 7)
	(12 -> 7 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 7 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 8)
	(145 + 12 -> 145 + 8)
	(12 -> 8 -> 4)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 8 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(70 + 11 -> 70 + 7)
	(11 -> 7 -> 4)
	(11 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(319 + 11 -> 319 + 4)
	(11 -> 4 -> 2)
	(11 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(320 + 13 -> 320 + 5)
	(13 -> 5 -> 3)
	(13 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(244 + 13 -> 244 + 5)
	(13 -> 5 -> 3)
	(13 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(245 + 13 -> 245 + 7)
	(13 -> 7 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(13 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(246 + 12 -> 246 + 6)
	(12 -> 6 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 9)
	(150 + 12 -> 150 + 9)
	(12 -> 9 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 9 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(248 + 13 -> 248 + 5)
	(13 -> 5 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(13 -> 5 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 8)
	(152 + 12 -> 152 + 8)
	(12 -> 8 -> 4)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 8 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(250 + 11 -> 250 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(154 + 13 -> 154 + 3)
	(13 -> 3 -> 3)
	(13 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(155 + 11 -> 155 + 7)
	(11 -> 7 -> 3)
	(11 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(75 + 11 -> 75 + 6)
	(11 -> 6 -> 4)
	(11 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(331 + 8 -> 331 + 3)
	(8 -> 3 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
	(8 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(255 + 9 -> 255 + 3)
	(9 -> 3 -> 2)
	(9 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(333 + 13 -> 333 + 3)
	(13 -> 3 -> 2)
	(13 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(257 + 9 -> 257 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(159 + 8 -> 159 + 3)
	(8 -> 3 -> 2)
	(8 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(259 + 10 -> 259 + 5)
	(10 -> 5 -> 2)
	(10 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(161 + 11 -> 161 + 5)
	(11 -> 5 -> 2)
	(11 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(162 + 11 -> 162 + 7)
	(11 -> 7 -> 2)
	(11 -> 7 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(80 + 10 -> 80 + 3)
	(10 -> 3 -> 2)
	(10 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #76
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #76
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(164 + 12 -> 164 + 7)
	(12 -> 7 -> 3)
	(12 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #74
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #74
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(264 + 9 -> 264 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(166 + 13 -> 166 + 6)
	(13 -> 6 -> 3)
	(13 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local)
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(266 + 10 -> 266 + 3)
	(10 -> 3 -> 2)
	(10 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(168 + 11 -> 168 + 6)
	(11 -> 6 -> 2)
	(11 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(169 + 11 -> 169 + 6)
	(11 -> 6 -> 3)
	(11 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s1_Sta_reg_Dir_Dirty && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local)
		[1] w3	(_s1_Sta_reg_Dir_Dirty && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(269 + 10 -> 269 + 4)
	(10 -> 4 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(10 -> 4 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 14 -> 8)
	(171 + 14 -> 171 + 8)
	(14 -> 8 -> 2)
	(14 -> 8 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 7)
	(348 + 14 -> 348 + 7)
	(14 -> 7 -> 3)
	(14 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(272 + 12 -> 272 + 6)
	(12 -> 6 -> 3)
	(12 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(350 + 13 -> 350 + 6)
	(13 -> 6 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(13 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(274 + 13 -> 274 + 6)
	(13 -> 6 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(13 -> 6 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 8)
	(174 + 12 -> 174 + 8)
	(12 -> 8 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 8 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(276 + 12 -> 276 + 7)
	(12 -> 7 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 7 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(277 + 13 -> 277 + 7)
	(13 -> 7 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(13 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 8)
	(177 + 12 -> 177 + 8)
	(12 -> 8 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 8 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(88 + 6 -> 88 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(26 + 5 -> 26 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #76
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #76
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(91 + 11 -> 91 + 5)
	(11 -> 5 -> 3)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_ProcCmd$next != _s29_Sta_reg_Proc_0_CacheState$next)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_ProcCmd$next != _s29_Sta_reg_Proc_0_CacheState$next)
	(11 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w2	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #74
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #74
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(181 + 8 -> 181 + 4)
	(8 -> 4 -> 2)
	(8 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(93 + 12 -> 93 + 5)
	(12 -> 5 -> 3)
	(12 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w2	(!(_s3_Sta_reg_Dir_HeadVld) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(183 + 9 -> 183 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(95 + 10 -> 95 + 2)
	(10 -> 2 -> 2)
	(10 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s3_Sta_reg_Dir_HeadVld) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(185 + 9 -> 185 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(97 + 13 -> 97 + 3)
	(13 -> 3 -> 2)
	(13 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(288 + 13 -> 288 + 6)
	(13 -> 6 -> 3)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(13 -> 6 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(188 + 11 -> 188 + 5)
	(11 -> 5 -> 3)
	(11 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(189 + 12 -> 189 + 7)
	(12 -> 7 -> 4)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 7 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(100 + 11 -> 100 + 7)
	(11 -> 7 -> 4)
	(11 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(34 + 5 -> 34 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(13 + 3 -> 13 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s29_Sta_reg_Proc_0_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       2	: 10	: 0 8 14 18 21 25 29 27 9 2 1 s: 154
[RES_0]    L  10 : 0 16 37 52 65 84 109 105 35 6 3 s: 512, mem: 60, time: 80.5314
---------------------------------------------------------------------------------------------
Loop_10_1_2
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[10] & T & !P+ ]: UNSAT
[RES_1]       2	: 10	: 0 8 14 18 21 25 29 27 9 2 1 s: 154
[RES_0]    L  10 : 0 16 37 52 65 84 109 105 35 6 3 s: 512, mem: 60, time: 80.5315
	[Forward propagation]:
	(F9 about to converge: #2)
		((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	(F10 about to converge: #1)
		((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       2	: 11	: 0 8 14 18 21 22 28 24 10 2 1 0 s: 148
[RES_0]    L  11 : 0 16 37 52 65 75 104 92 36 6 3 0 s: 486, mem: 60, time: 82.5443
---------------------------------------------------------------------------------------------
Loop_11_0_2
---------------------------------------------------------------------------------------------
	F[11] = P
	SAT_a ? [ F[11] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[10] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #77
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #77
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(62 + 12 -> 62 + 6)
	(12 -> 6 -> 3)
	(12 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(34 + 11 -> 34 + 5)
	(11 -> 5 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s18_Sta_reg_HomeProc_ProcCmd$next)
	(11 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #75
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #75
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(96 + 9 -> 96 + 4)
	(9 -> 4 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(66 + 8 -> 66 + 4)
	(8 -> 4 -> 3)
	(8 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(67 + 13 -> 67 + 6)
	(13 -> 6 -> 4)
	(13 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(37 + 12 -> 37 + 5)
	(12 -> 5 -> 4)
	(12 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(!(_s3_Sta_reg_Dir_HeadVld) && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(100 + 10 -> 100 + 4)
	(10 -> 4 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(10 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(70 + 9 -> 70 + 3)
	(9 -> 3 -> 3)
	(9 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 14 -> 8)
	(71 + 14 -> 71 + 8)
	(14 -> 8 -> 5)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(14 -> 8 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(41 + 13 -> 41 + 6)
	(13 -> 6 -> 5)
	(13 -> 6 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && _s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(155 + 14 -> 155 + 4)
	(14 -> 4 -> 2)
	(14 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s3_Sta_reg_Dir_HeadVld))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s3_Sta_reg_Dir_HeadVld) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(156 + 12 -> 156 + 3)
	(12 -> 3 -> 2)
	(12 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(132 + 13 -> 132 + 4)
	(13 -> 4 -> 2)
	(13 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s3_Sta_reg_Dir_HeadVld))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s3_Sta_reg_Dir_HeadVld) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 15 -> 7)
	(158 + 15 -> 158 + 7)
	(15 -> 7 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(15 -> 7 -> 8 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(134 + 14 -> 134 + 6)
	(14 -> 6 -> 4)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(14 -> 6 -> 9 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(106 + 10 -> 106 + 4)
	(10 -> 4 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(10 -> 4 -> 9 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 14 -> 8)
	(74 + 14 -> 74 + 8)
	(14 -> 8 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(14 -> 8 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(75 + 9 -> 75 + 3)
	(9 -> 3 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 3 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(45 + 13 -> 45 + 6)
	(13 -> 6 -> 4)
	(13 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #76
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #76
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 3)
	(139 + 14 -> 139 + 3)
	(14 -> 3 -> 3)
	(14 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 2)
	(165 + 14 -> 165 + 2)
	(14 -> 2 -> 2)
	(14 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && !(_s3_Sta_reg_Dir_HeadVld))
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && !(_s3_Sta_reg_Dir_HeadVld) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(141 + 13 -> 141 + 3)
	(13 -> 3 -> 3)
	(13 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && !(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && !(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(167 + 11 -> 167 + 3)
	(11 -> 3 -> 2)
	(11 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(143 + 13 -> 143 + 3)
	(13 -> 3 -> 2)
	(13 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && _s9_Sta_reg_Dir_Local)
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(113 + 10 -> 113 + 4)
	(10 -> 4 -> 3)
	(10 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && !(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && !(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(78 + 11 -> 78 + 6)
	(11 -> 6 -> 4)
	(11 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && !(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && !(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(80 + 9 -> 80 + 3)
	(9 -> 3 -> 3)
	(9 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && !(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && !(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(48 + 10 -> 48 + 5)
	(10 -> 5 -> 4)
	(10 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && !(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && !(_s3_Sta_reg_Dir_HeadVld) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #17
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #17
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 19	(19 + 0 + 0 + 0 + 0)
	(concrete cube) 19	(19 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #25
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #25
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 27	(27 + 0 + 0 + 0 + 0)
	(concrete cube) 27	(27 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 27 -> 3)
	(202 + 27 -> 202 + 3)
	(27 -> 3 -> 2)
	(27 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && _s4_Sta_reg_Dir_HomeHeadPtr)
		[1] w1	(_s3_Sta_reg_Dir_HeadVld && _s4_Sta_reg_Dir_HomeHeadPtr && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 19 -> 5)
	(191 + 19 -> 191 + 5)
	(19 -> 5 -> 3)
	(19 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && _s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s3_Sta_reg_Dir_HeadVld && _s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #17
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #17
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 19	(19 + 0 + 0 + 0 + 0)
	(concrete cube) 19	(19 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #21
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #21
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 23	(23 + 0 + 0 + 0 + 0)
	(concrete cube) 23	(23 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #21
	(adding required pred. from inp_c to ab. cube) #97
	(adding from pre_c to cc. cube) #21
	(adding pred. from inp_c to cc. cube) #97
	(abstract cube) 23	(23 + 0 + 0 + 0 + 0)
	(concrete cube) 23	(23 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 23 -> 3)
	(210 + 23 -> 210 + 3)
	(23 -> 3 -> 2)
	(23 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState != _s29_Sta_reg_Proc_0_CacheState) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState != _s29_Sta_reg_Proc_0_CacheState) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 23 -> 5)
	(205 + 23 -> 205 + 5)
	(23 -> 5 -> 4)
	(23 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState != _s29_Sta_reg_Proc_0_CacheState) && _s3_Sta_reg_Dir_HeadVld && (_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState != _s29_Sta_reg_Proc_0_CacheState) && _s3_Sta_reg_Dir_HeadVld && (_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #18
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #18
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 20	(20 + 0 + 0 + 0 + 0)
	(concrete cube) 20	(20 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #18
	(adding required pred. from inp_c to ab. cube) #97
	(adding from pre_c to cc. cube) #18
	(adding pred. from inp_c to cc. cube) #97
	(abstract cube) 20	(20 + 0 + 0 + 0 + 0)
	(concrete cube) 20	(20 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 20 -> 3)
	(212 + 20 -> 212 + 3)
	(20 -> 3 -> 2)
	(20 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1))
		[1] w3	((_s35_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 20 -> 7)
	(207 + 20 -> 207 + 7)
	(20 -> 7 -> 5)
	(20 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState != _s31_Sta_reg_Proc_0_ProcCmd) && (_s35_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && _s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState != _s31_Sta_reg_Proc_0_ProcCmd) && (_s35_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && _s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #21
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #21
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 23	(23 + 0 + 0 + 0 + 0)
	(concrete cube) 23	(23 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #21
	(adding required pred. from inp_c to ab. cube) #97
	(adding from pre_c to cc. cube) #21
	(adding pred. from inp_c to cc. cube) #97
	(abstract cube) 23	(23 + 0 + 0 + 0 + 0)
	(concrete cube) 23	(23 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 23 -> 3)
	(214 + 23 -> 214 + 3)
	(23 -> 3 -> 2)
	(23 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_1_ProcCmd != _s33_Sta_reg_Proc_1_CacheState) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1))
		[1] w3	((_s35_Sta_reg_Proc_1_ProcCmd != _s33_Sta_reg_Proc_1_CacheState) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 23 -> 7)
	(209 + 23 -> 209 + 7)
	(23 -> 7 -> 5)
	(23 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState != _s31_Sta_reg_Proc_0_ProcCmd) && (_s35_Sta_reg_Proc_1_ProcCmd != _s33_Sta_reg_Proc_1_CacheState) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && _s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState != _s31_Sta_reg_Proc_0_ProcCmd) && (_s35_Sta_reg_Proc_1_ProcCmd != _s33_Sta_reg_Proc_1_CacheState) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && _s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #18
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #18
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 20	(20 + 0 + 0 + 0 + 0)
	(concrete cube) 20	(20 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #18
	(adding required pred. from inp_c to ab. cube) #97
	(adding from pre_c to cc. cube) #18
	(adding pred. from inp_c to cc. cube) #97
	(abstract cube) 20	(20 + 0 + 0 + 0 + 0)
	(concrete cube) 20	(20 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #18
	(adding required pred. from inp_c to ab. cube) #122
	(adding from pre_c to cc. cube) #18
	(adding pred. from inp_c to cc. cube) #122
	(abstract cube) 20	(20 + 0 + 0 + 0 + 0)
	(concrete cube) 20	(20 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 20 -> 1)
	(35 + 20 -> 35 + 1)
	(20 -> 1 -> 1)
	(20 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s16_Sta_reg_HomeProc_CacheState == 2'd2)
		[1] w2	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 20 -> 2)
	(217 + 20 -> 217 + 2)
	(20 -> 2 -> 2)
	(20 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 20 -> 5)
	(211 + 20 -> 211 + 5)
	(20 -> 5 -> 4)
	(20 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == _s35_Sta_reg_Proc_1_ProcCmd) && (_s35_Sta_reg_Proc_1_ProcCmd != _s31_Sta_reg_Proc_0_ProcCmd) && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == _s35_Sta_reg_Proc_1_ProcCmd) && (_s35_Sta_reg_Proc_1_ProcCmd != _s31_Sta_reg_Proc_0_ProcCmd) && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #19
	(adding required pred. from inp_c to ab. cube) #97
	(adding from pre_c to cc. cube) #19
	(adding pred. from inp_c to cc. cube) #97
	(abstract cube) 21	(21 + 0 + 0 + 0 + 0)
	(concrete cube) 21	(21 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #19
	(adding required pred. from inp_c to ab. cube) #122
	(adding from pre_c to cc. cube) #19
	(adding pred. from inp_c to cc. cube) #122
	(abstract cube) 21	(21 + 0 + 0 + 0 + 0)
	(concrete cube) 21	(21 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 21 -> 6)
	(219 + 21 -> 219 + 6)
	(21 -> 6 -> 2)
	(21 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 21 -> 9)
	(213 + 21 -> 213 + 9)
	(21 -> 9 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(21 -> 9 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 19 -> 9)
	(197 + 19 -> 197 + 9)
	(19 -> 9 -> 5)
	(19 -> 9 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && (_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(_s3_Sta_reg_Dir_HeadVld && (_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 15 -> 6)
	(175 + 15 -> 175 + 6)
	(15 -> 6 -> 3)
	(15 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 16 -> 6)
	(149 + 16 -> 149 + 6)
	(16 -> 6 -> 4)
	(16 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #15
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #15
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 17	(17 + 0 + 0 + 0 + 0)
	(concrete cube) 17	(17 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #18
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #18
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 20	(20 + 0 + 0 + 0 + 0)
	(concrete cube) 20	(20 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 20 -> 7)
	(217 + 20 -> 217 + 7)
	(20 -> 7 -> 3)
	(20 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s2_Sta_reg_Dir_HeadPtr) && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 17 -> 7)
	(201 + 17 -> 201 + 7)
	(17 -> 7 -> 4)
	(17 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && _s3_Sta_reg_Dir_HeadVld && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	(!(_s2_Sta_reg_Dir_HeadPtr) && _s3_Sta_reg_Dir_HeadVld && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #17
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #17
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 19	(19 + 0 + 0 + 0 + 0)
	(concrete cube) 19	(19 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #18
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #18
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 20	(20 + 0 + 0 + 0 + 0)
	(concrete cube) 20	(20 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #17
	(adding required pred. from inp_c to ab. cube) #96
	(adding from pre_c to cc. cube) #17
	(adding pred. from inp_c to cc. cube) #96
	(abstract cube) 19	(19 + 0 + 0 + 0 + 0)
	(concrete cube) 19	(19 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 19 -> 3)
	(227 + 19 -> 227 + 3)
	(19 -> 3 -> 2)
	(19 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 20 -> 7)
	(220 + 20 -> 220 + 7)
	(20 -> 7 -> 2)
	(20 -> 7 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 19 -> 8)
	(203 + 19 -> 203 + 8)
	(19 -> 8 -> 3)
	(19 -> 8 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	(_s3_Sta_reg_Dir_HeadVld && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(179 + 13 -> 179 + 5)
	(13 -> 5 -> 2)
	(13 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 5)
	(151 + 14 -> 151 + 5)
	(14 -> 5 -> 3)
	(14 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #15
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #15
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 17	(17 + 0 + 0 + 0 + 0)
	(concrete cube) 17	(17 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 17 -> 7)
	(181 + 17 -> 181 + 7)
	(17 -> 7 -> 4)
	(17 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(_s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #15
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #15
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 17	(17 + 0 + 0 + 0 + 0)
	(concrete cube) 17	(17 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #17
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #17
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 19	(19 + 0 + 0 + 0 + 0)
	(concrete cube) 19	(19 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 19 -> 9)
	(207 + 19 -> 207 + 9)
	(19 -> 9 -> 4)
	(19 -> 9 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s2_Sta_reg_Dir_HeadPtr) && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 17 -> 11)
	(183 + 17 -> 183 + 11)
	(17 -> 11 -> 5)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(17 -> 11 -> 6 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s2_Sta_reg_Dir_HeadPtr) && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	(!(_s2_Sta_reg_Dir_HeadPtr) && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #17
	(adding required pred. from inp_c to ab. cube) #46
	(adding from pre_c to cc. cube) #17
	(adding pred. from inp_c to cc. cube) #46
	(abstract cube) 19	(19 + 0 + 0 + 0 + 0)
	(concrete cube) 19	(19 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #19
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #19
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 21	(21 + 0 + 0 + 0 + 0)
	(concrete cube) 21	(21 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #18
	(adding required pred. from inp_c to ab. cube) #96
	(adding from pre_c to cc. cube) #18
	(adding pred. from inp_c to cc. cube) #96
	(abstract cube) 20	(20 + 0 + 0 + 0 + 0)
	(concrete cube) 20	(20 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 20 -> 10)
	(227 + 20 -> 227 + 10)
	(20 -> 10 -> 4)
		(added cond. from num.)	(_s16_Sta_reg_HomeProc_CacheState$next == _s35_Sta_reg_Proc_1_ProcCmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(20 -> 10 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == _s35_Sta_reg_Proc_1_ProcCmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == _s35_Sta_reg_Proc_1_ProcCmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 21 -> 9)
	(210 + 21 -> 210 + 9)
	(21 -> 9 -> 4)
		(added cond. from num.)	(_s16_Sta_reg_HomeProc_CacheState$next == _s35_Sta_reg_Proc_1_ProcCmd$next)
	(21 -> 9 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == _s35_Sta_reg_Proc_1_ProcCmd))
		[1] w3	(_s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == _s35_Sta_reg_Proc_1_ProcCmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #21
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #21
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 23	(23 + 0 + 0 + 0 + 0)
	(concrete cube) 23	(23 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #20
	(adding required pred. from inp_c to ab. cube) #96
	(adding from pre_c to cc. cube) #20
	(adding pred. from inp_c to cc. cube) #96
	(abstract cube) 22	(22 + 0 + 0 + 0 + 0)
	(concrete cube) 22	(22 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #23
	(adding required pred. from inp_c to ab. cube) #121
	(adding from pre_c to cc. cube) #23
	(adding pred. from inp_c to cc. cube) #121
	(abstract cube) 25	(25 + 0 + 0 + 0 + 0)
	(concrete cube) 25	(25 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 25 -> 3)
	(237 + 25 -> 237 + 3)
	(25 -> 3 -> 2)
	(25 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 22 -> 11)
	(230 + 22 -> 230 + 11)
	(22 -> 11 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(22 -> 11 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 23 -> 8)
	(212 + 23 -> 212 + 8)
	(23 -> 8 -> 3)
	(23 -> 8 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 19 -> 15)
	(186 + 19 -> 186 + 15)
	(19 -> 15 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(19 -> 15 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	(_s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(155 + 13 -> 155 + 6)
	(13 -> 6 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(13 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(120 + 12 -> 120 + 7)
	(12 -> 7 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(157 + 12 -> 157 + 5)
	(12 -> 5 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(122 + 13 -> 122 + 4)
	(13 -> 4 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(13 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(124 + 12 -> 124 + 6)
	(12 -> 6 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 6 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(85 + 12 -> 85 + 7)
	(12 -> 7 -> 4)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 7 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 15 -> 7)
	(161 + 15 -> 161 + 7)
	(15 -> 7 -> 3)
	(15 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(127 + 11 -> 127 + 7)
	(11 -> 7 -> 3)
	(11 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(128 + 14 -> 128 + 4)
	(14 -> 4 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(14 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 10 -> 6)
	(89 + 10 -> 89 + 6)
	(10 -> 6 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(10 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(130 + 12 -> 130 + 6)
	(12 -> 6 -> 3)
	(12 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(91 + 13 -> 91 + 6)
	(13 -> 6 -> 3)
	(13 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(_s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(92 + 12 -> 92 + 7)
	(12 -> 7 -> 5)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 7 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && _s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && _s4_Sta_reg_Dir_HomeHeadPtr && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(53 + 11 -> 53 + 7)
	(11 -> 7 -> 5)
	(11 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 5)
	(169 + 14 -> 169 + 5)
	(14 -> 5 -> 3)
	(14 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(135 + 12 -> 135 + 7)
	(12 -> 7 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 15 -> 3)
	(136 + 15 -> 136 + 3)
	(15 -> 3 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(15 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(96 + 12 -> 96 + 6)
	(12 -> 6 -> 4)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 6 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(205 + 14 -> 205 + 4)
	(14 -> 4 -> 2)
	(14 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(206 + 13 -> 206 + 3)
	(13 -> 3 -> 2)
	(13 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s9_Sta_reg_Dir_Local)
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(175 + 11 -> 175 + 4)
	(11 -> 4 -> 2)
	(11 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(139 + 12 -> 139 + 3)
	(12 -> 3 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(12 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #76
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #76
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 7)
	(177 + 14 -> 177 + 7)
	(14 -> 7 -> 3)
	(14 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(178 + 13 -> 178 + 5)
	(13 -> 5 -> 3)
	(13 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(142 + 11 -> 142 + 7)
	(11 -> 7 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 7 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(99 + 10 -> 99 + 5)
	(10 -> 5 -> 3)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(10 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(181 + 11 -> 181 + 4)
	(11 -> 4 -> 2)
	(11 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(145 + 12 -> 145 + 5)
	(12 -> 5 -> 2)
	(12 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(146 + 12 -> 146 + 6)
	(12 -> 6 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(103 + 11 -> 103 + 5)
	(11 -> 5 -> 3)
	(11 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(148 + 14 -> 148 + 6)
	(14 -> 6 -> 3)
	(14 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(105 + 12 -> 105 + 5)
	(12 -> 5 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 5 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(106 + 12 -> 106 + 3)
	(12 -> 3 -> 3)
	(12 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(59 + 11 -> 59 + 7)
	(11 -> 7 -> 4)
	(11 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(189 + 14 -> 189 + 6)
	(14 -> 6 -> 5)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(14 -> 6 -> 10 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 4)
	(222 + 14 -> 222 + 4)
	(14 -> 4 -> 2)
	(14 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s3_Sta_reg_Dir_HeadVld))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s3_Sta_reg_Dir_HeadVld) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(191 + 13 -> 191 + 6)
	(13 -> 6 -> 2)
	(13 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s3_Sta_reg_Dir_HeadVld))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s3_Sta_reg_Dir_HeadVld) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(154 + 9 -> 154 + 4)
	(9 -> 4 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 4 -> 8 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(109 + 11 -> 109 + 6)
	(11 -> 6 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(110 + 8 -> 110 + 3)
	(8 -> 3 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(8 -> 3 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 10 -> 6)
	(63 + 10 -> 63 + 6)
	(10 -> 6 -> 3)
	(10 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	(_s9_Sta_reg_Dir_Local && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #74
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #74
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(158 + 9 -> 158 + 5)
	(9 -> 5 -> 3)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 5 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(113 + 13 -> 113 + 6)
	(13 -> 6 -> 4)
	(13 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(160 + 10 -> 160 + 4)
	(10 -> 4 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(10 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 14 -> 7)
	(115 + 14 -> 115 + 7)
	(14 -> 7 -> 5)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(14 -> 7 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(162 + 10 -> 162 + 5)
	(10 -> 5 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(10 -> 5 -> 9 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 14 -> 9)
	(117 + 14 -> 117 + 9)
	(14 -> 9 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(14 -> 9 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(164 + 10 -> 164 + 3)
	(10 -> 3 -> 3)
	(10 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(119 + 11 -> 119 + 5)
	(11 -> 5 -> 4)
	(11 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && !(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && !(_s3_Sta_reg_Dir_HeadVld) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 14 -> 8)
	(236 + 14 -> 236 + 8)
	(14 -> 8 -> 2)
	(14 -> 8 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(205 + 13 -> 205 + 5)
	(13 -> 5 -> 2)
	(13 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 7)
	(206 + 14 -> 206 + 7)
	(14 -> 7 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(14 -> 7 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 8)
	(168 + 12 -> 168 + 8)
	(12 -> 8 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 8 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(169 + 11 -> 169 + 7)
	(11 -> 7 -> 2)
	(11 -> 7 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(209 + 13 -> 209 + 6)
	(13 -> 6 -> 3)
	(13 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(171 + 13 -> 171 + 5)
	(13 -> 5 -> 3)
	(13 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(172 + 13 -> 172 + 7)
	(13 -> 7 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(13 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(124 + 12 -> 124 + 6)
	(12 -> 6 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 6 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(174 + 9 -> 174 + 4)
	(9 -> 4 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 4 -> 8 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(126 + 11 -> 126 + 6)
	(11 -> 6 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 6 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(70 + 6 -> 70 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(24 + 5 -> 24 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[10] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #76
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #76
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(73 + 11 -> 73 + 6)
	(11 -> 6 -> 5)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_ProcCmd$next != _s29_Sta_reg_Proc_0_CacheState$next)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_ProcCmd$next != _s29_Sta_reg_Proc_0_CacheState$next)
	(11 -> 6 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && !(_s3_Sta_reg_Dir_HeadVld) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && !(_s3_Sta_reg_Dir_HeadVld) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #74
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #74
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(130 + 8 -> 130 + 4)
	(8 -> 4 -> 3)
	(8 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(75 + 12 -> 75 + 6)
	(12 -> 6 -> 4)
	(12 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(!(_s3_Sta_reg_Dir_HeadVld) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(132 + 9 -> 132 + 3)
	(9 -> 3 -> 3)
	(9 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && !(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && !(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 10 -> 6)
	(77 + 10 -> 77 + 6)
	(10 -> 6 -> 4)
	(10 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && !(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(!(_s3_Sta_reg_Dir_HeadVld) && !(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(134 + 9 -> 134 + 3)
	(9 -> 3 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 3 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(79 + 13 -> 79 + 6)
	(13 -> 6 -> 4)
	(13 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 15 -> 6)
	(224 + 15 -> 224 + 6)
	(15 -> 6 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(15 -> 6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 2)
	(186 + 13 -> 186 + 2)
	(13 -> 2 -> 2)
	(13 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 8)
	(187 + 13 -> 187 + 8)
	(13 -> 8 -> 3)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(13 -> 8 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(138 + 11 -> 138 + 3)
	(11 -> 3 -> 3)
	(11 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(139 + 10 -> 139 + 4)
	(10 -> 4 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(10 -> 4 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(190 + 12 -> 190 + 4)
	(12 -> 4 -> 3)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(141 + 12 -> 141 + 4)
	(12 -> 4 -> 3)
	(12 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(142 + 12 -> 142 + 7)
	(12 -> 7 -> 4)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 7 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(84 + 11 -> 84 + 7)
	(11 -> 7 -> 4)
	(11 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(144 + 8 -> 144 + 3)
	(8 -> 3 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(8 -> 3 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(86 + 10 -> 86 + 5)
	(10 -> 5 -> 3)
	(10 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(33 + 5 -> 33 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[10] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(13 + 3 -> 13 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s33_Sta_reg_Proc_1_CacheState$next == _s29_Sta_reg_Proc_0_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       2	: 11	: 0 9 21 25 22 21 28 40 35 10 2 1 s: 214
[RES_0]    L  11 : 0 18 58 83 71 71 99 150 142 45 6 3 s: 746, mem: 65, time: 120.224
---------------------------------------------------------------------------------------------
Loop_11_1_2
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[11] & T & !P+ ]: UNSAT
[RES_1]       2	: 11	: 0 9 21 25 22 21 28 40 35 10 2 1 s: 214
[RES_0]    L  11 : 0 18 58 83 71 71 99 150 142 45 6 3 s: 746, mem: 65, time: 120.224
	[Forward propagation]:
	(F11 about to converge: #2)
		((_s33_Sta_reg_Proc_1_CacheState == 2'd2) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
		((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s33_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
[RES_1]       2	: 12	: 0 9 21 25 22 17 27 38 35 12 3 2 0 s: 211
[RES_0]    L  12 : 0 18 58 83 71 59 93 141 143 51 10 7 0 s: 734, mem: 65, time: 123.296
---------------------------------------------------------------------------------------------
Loop_12_0_2
---------------------------------------------------------------------------------------------
	F[12] = P
	SAT_a ? [ F[12] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[11] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #22
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #22
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[10] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #76
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #76
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(100 + 12 -> 100 + 7)
	(12 -> 7 -> 6)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 7 -> 8 -> 6)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && !(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && !(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 11 -> 8)
	(49 + 11 -> 49 + 8)
	(11 -> 8 -> 6)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_ProcCmd$next != _s29_Sta_reg_Proc_0_CacheState$next)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_ProcCmd$next != _s29_Sta_reg_Proc_0_CacheState$next)
	(11 -> 8 -> 8 -> 6)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && !(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s18_Sta_reg_HomeProc_ProcCmd == 2'd1) && !(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[10] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #72
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #72
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 15 -> 5)
	(256 + 15 -> 256 + 5)
	(15 -> 5 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(15 -> 5 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(218 + 10 -> 218 + 3)
	(10 -> 3 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(10 -> 3 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(164 + 9 -> 164 + 3)
	(9 -> 3 -> 3)
	(9 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(165 + 11 -> 165 + 5)
	(11 -> 5 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(105 + 10 -> 105 + 4)
	(10 -> 4 -> 3)
	(10 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #77
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #77
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 14 -> 7)
	(222 + 14 -> 222 + 7)
	(14 -> 7 -> 4)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
	(14 -> 7 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(223 + 13 -> 223 + 6)
	(13 -> 6 -> 3)
	(13 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && !(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s50_Sta_reg_WbMsg_Cmd && !(_s3_Sta_reg_Dir_HeadVld) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(169 + 10 -> 169 + 5)
	(10 -> 5 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(10 -> 5 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && !(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && !(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(108 + 9 -> 108 + 4)
	(9 -> 4 -> 4)
	(9 -> 4 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && !(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	(_s50_Sta_reg_WbMsg_Cmd && !(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(109 + 11 -> 109 + 6)
	(11 -> 6 -> 6)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 6 -> 8 -> 6)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s9_Sta_reg_Dir_Local) && !(_s3_Sta_reg_Dir_HeadVld) && !(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s9_Sta_reg_Dir_Local) && !(_s3_Sta_reg_Dir_HeadVld) && !(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 10 -> 6)
	(53 + 10 -> 53 + 6)
	(10 -> 6 -> 6)
	(10 -> 6 -> 6)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s9_Sta_reg_Dir_Local) && !(_s3_Sta_reg_Dir_HeadVld) && !(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s9_Sta_reg_Dir_Local) && !(_s3_Sta_reg_Dir_HeadVld) && !(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[10] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #74
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #74
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(173 + 9 -> 173 + 5)
	(9 -> 5 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 5 -> 9 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(112 + 13 -> 112 + 6)
	(13 -> 6 -> 5)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(13 -> 6 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 8 -> 5)
	(114 + 8 -> 114 + 5)
	(8 -> 5 -> 4)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(8 -> 5 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(56 + 12 -> 56 + 7)
	(12 -> 7 -> 5)
	(12 -> 7 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s3_Sta_reg_Dir_HeadVld) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s3_Sta_reg_Dir_HeadVld) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[10] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #64
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #64
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #15
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #15
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 17	(17 + 0 + 0 + 0 + 0)
	(concrete cube) 17	(17 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 16 -> 5)
	(303 + 16 -> 303 + 5)
	(16 -> 5 -> 2)
	(16 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 15 -> 7)
	(272 + 15 -> 272 + 7)
	(15 -> 7 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(15 -> 7 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(233 + 11 -> 233 + 4)
	(11 -> 4 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(11 -> 4 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 17 -> 7)
	(178 + 17 -> 178 + 7)
	(17 -> 7 -> 3)
	(17 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 15 -> 8)
	(275 + 15 -> 275 + 8)
	(15 -> 8 -> 2)
	(15 -> 8 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 15 -> 4)
	(308 + 15 -> 308 + 4)
	(15 -> 4 -> 3)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(15 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 8)
	(277 + 13 -> 277 + 8)
	(13 -> 8 -> 5)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(13 -> 8 -> 10 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 15 -> 7)
	(278 + 15 -> 278 + 7)
	(15 -> 7 -> 4)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(15 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 14 -> 9)
	(238 + 14 -> 238 + 9)
	(14 -> 9 -> 5)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s46_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s46_Sta_reg_UniMsg_1_Cmd$next)
	(14 -> 9 -> 10 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s4_Sta_reg_Dir_HomeHeadPtr && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s42_Sta_reg_UniMsg_0_Cmd == _s46_Sta_reg_UniMsg_1_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(312 + 13 -> 312 + 3)
	(13 -> 3 -> 2)
	(13 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 15 -> 5)
	(281 + 15 -> 281 + 5)
	(15 -> 5 -> 2)
	(15 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 8)
	(282 + 13 -> 282 + 8)
	(13 -> 8 -> 2)
	(13 -> 8 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 14 -> 5)
	(241 + 14 -> 241 + 5)
	(14 -> 5 -> 2)
	(14 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 5)
	(242 + 13 -> 242 + 5)
	(13 -> 5 -> 2)
	(13 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s9_Sta_reg_Dir_Local)
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(182 + 10 -> 182 + 4)
	(10 -> 4 -> 2)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s20_Sta_reg_HomeUniMsg_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(10 -> 4 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 14 -> 8)
	(118 + 14 -> 118 + 8)
	(14 -> 8 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(14 -> 8 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #17
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #17
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 19	(19 + 0 + 0 + 0 + 0)
	(concrete cube) 19	(19 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 13 -> 2)
	(184 + 13 -> 184 + 2)
	(13 -> 2 -> 2)
	(13 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 19 -> 4)
	(120 + 19 -> 120 + 4)
	(19 -> 4 -> 3)
	(19 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #27
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #27
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(121 + 9 -> 121 + 4)
	(9 -> 4 -> 2)
	(9 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(61 + 13 -> 61 + 7)
	(13 -> 7 -> 4)
	(13 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && _s9_Sta_reg_Dir_Local && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[10] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #48
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #48
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #16
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #16
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 18	(18 + 0 + 0 + 0 + 0)
	(concrete cube) 18	(18 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #20
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #20
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 22	(22 + 0 + 0 + 0 + 0)
	(concrete cube) 22	(22 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #20
	(adding required pred. from inp_c to ab. cube) #96
	(adding from pre_c to cc. cube) #20
	(adding pred. from inp_c to cc. cube) #96
	(abstract cube) 22	(22 + 0 + 0 + 0 + 0)
	(concrete cube) 22	(22 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #24
	(adding required pred. from inp_c to ab. cube) #121
	(adding from pre_c to cc. cube) #24
	(adding pred. from inp_c to cc. cube) #121
	(abstract cube) 26	(26 + 0 + 0 + 0 + 0)
	(concrete cube) 26	(26 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 26 -> 5)
	(378 + 26 -> 378 + 5)
	(26 -> 5 -> 2)
	(26 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState != _s29_Sta_reg_Proc_0_CacheState) && (_s31_Sta_reg_Proc_0_ProcCmd == 2'd2))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState != _s29_Sta_reg_Proc_0_CacheState) && (_s31_Sta_reg_Proc_0_ProcCmd == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 22 -> 10)
	(371 + 22 -> 371 + 10)
	(22 -> 10 -> 4)
		(added cond. from num.)	(_s16_Sta_reg_HomeProc_CacheState$next == _s31_Sta_reg_Proc_0_ProcCmd$next)
	(22 -> 10 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState != _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s16_Sta_reg_HomeProc_CacheState == _s31_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState != _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s16_Sta_reg_HomeProc_CacheState == _s31_Sta_reg_Proc_0_ProcCmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 22 -> 7)
	(351 + 22 -> 351 + 7)
	(22 -> 7 -> 5)
		(added cond. from num.)	(_s16_Sta_reg_HomeProc_CacheState$next == _s31_Sta_reg_Proc_0_ProcCmd$next)
	(22 -> 7 -> 6 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s2_Sta_reg_Dir_HeadPtr && (_s33_Sta_reg_Proc_1_CacheState != _s29_Sta_reg_Proc_0_CacheState) && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s16_Sta_reg_HomeProc_CacheState == _s31_Sta_reg_Proc_0_ProcCmd))
		[1] w2	(_s2_Sta_reg_Dir_HeadPtr && (_s33_Sta_reg_Proc_1_CacheState != _s29_Sta_reg_Proc_0_CacheState) && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s16_Sta_reg_HomeProc_CacheState == _s31_Sta_reg_Proc_0_ProcCmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #24
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #24
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 26	(26 + 0 + 0 + 0 + 0)
	(concrete cube) 26	(26 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #24
	(adding required pred. from inp_c to ab. cube) #96
	(adding from pre_c to cc. cube) #24
	(adding pred. from inp_c to cc. cube) #96
	(abstract cube) 26	(26 + 0 + 0 + 0 + 0)
	(concrete cube) 26	(26 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #29
	(adding required pred. from inp_c to ab. cube) #121
	(adding from pre_c to cc. cube) #29
	(adding pred. from inp_c to cc. cube) #121
	(abstract cube) 31	(31 + 0 + 0 + 0 + 0)
	(concrete cube) 31	(31 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 31 -> 8)
	(381 + 31 -> 381 + 8)
	(31 -> 8 -> 2)
	(31 -> 8 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_1_ProcCmd != _s31_Sta_reg_Proc_0_ProcCmd) && (_s33_Sta_reg_Proc_1_CacheState != _s29_Sta_reg_Proc_0_CacheState))
		[1] w2	((_s35_Sta_reg_Proc_1_ProcCmd != _s31_Sta_reg_Proc_0_ProcCmd) && (_s33_Sta_reg_Proc_1_CacheState != _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #24
	(adding required pred. from inp_c to ab. cube) #121
	(adding from pre_c to cc. cube) #24
	(adding pred. from inp_c to cc. cube) #121
	(abstract cube) 26	(26 + 0 + 0 + 0 + 0)
	(concrete cube) 26	(26 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 26 -> 6)
	(382 + 26 -> 382 + 6)
	(26 -> 6 -> 3)
	(26 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_1_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s35_Sta_reg_Proc_1_ProcCmd != _s33_Sta_reg_Proc_1_CacheState) && (_s33_Sta_reg_Proc_1_CacheState != _s29_Sta_reg_Proc_0_CacheState))
		[1] w2	((_s35_Sta_reg_Proc_1_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s35_Sta_reg_Proc_1_ProcCmd != _s33_Sta_reg_Proc_1_CacheState) && (_s33_Sta_reg_Proc_1_CacheState != _s29_Sta_reg_Proc_0_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 26 -> 13)
	(375 + 26 -> 375 + 13)
	(26 -> 13 -> 5)
	(26 -> 13 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState != _s31_Sta_reg_Proc_0_ProcCmd) && (_s33_Sta_reg_Proc_1_CacheState != _s29_Sta_reg_Proc_0_CacheState) && (_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState != _s31_Sta_reg_Proc_0_ProcCmd) && (_s33_Sta_reg_Proc_1_CacheState != _s29_Sta_reg_Proc_0_CacheState) && (_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 26 -> 8)
	(353 + 26 -> 353 + 8)
	(26 -> 8 -> 6)
	(26 -> 8 -> 6)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState != _s31_Sta_reg_Proc_0_ProcCmd) && _s2_Sta_reg_Dir_HeadPtr && (_s33_Sta_reg_Proc_1_CacheState != _s29_Sta_reg_Proc_0_CacheState) && (_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s33_Sta_reg_Proc_1_CacheState != _s31_Sta_reg_Proc_0_ProcCmd) && _s2_Sta_reg_Dir_HeadPtr && (_s33_Sta_reg_Proc_1_CacheState != _s29_Sta_reg_Proc_0_CacheState) && (_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #20
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #20
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 22	(22 + 0 + 0 + 0 + 0)
	(concrete cube) 22	(22 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #20
	(adding required pred. from inp_c to ab. cube) #96
	(adding from pre_c to cc. cube) #20
	(adding pred. from inp_c to cc. cube) #96
	(abstract cube) 22	(22 + 0 + 0 + 0 + 0)
	(concrete cube) 22	(22 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #20
	(adding required pred. from inp_c to ab. cube) #121
	(adding from pre_c to cc. cube) #20
	(adding pred. from inp_c to cc. cube) #121
	(abstract cube) 22	(22 + 0 + 0 + 0 + 0)
	(concrete cube) 22	(22 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 22 -> 7)
	(385 + 22 -> 385 + 7)
	(22 -> 7 -> 2)
	(22 -> 7 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_1_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s35_Sta_reg_Proc_1_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 22 -> 13)
	(378 + 22 -> 378 + 13)
	(22 -> 13 -> 4)
	(22 -> 13 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd == _s33_Sta_reg_Proc_1_CacheState) && (_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s31_Sta_reg_Proc_0_ProcCmd == _s33_Sta_reg_Proc_1_CacheState) && (_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 22 -> 8)
	(355 + 22 -> 355 + 8)
	(22 -> 8 -> 5)
	(22 -> 8 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s31_Sta_reg_Proc_0_ProcCmd == _s33_Sta_reg_Proc_1_CacheState) && _s2_Sta_reg_Dir_HeadPtr && (_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s31_Sta_reg_Proc_0_ProcCmd == _s33_Sta_reg_Proc_1_CacheState) && _s2_Sta_reg_Dir_HeadPtr && (_s31_Sta_reg_Proc_0_ProcCmd != _s29_Sta_reg_Proc_0_CacheState) && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #20
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #20
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 22	(22 + 0 + 0 + 0 + 0)
	(concrete cube) 22	(22 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #20
	(adding required pred. from inp_c to ab. cube) #96
	(adding from pre_c to cc. cube) #20
	(adding pred. from inp_c to cc. cube) #96
	(abstract cube) 22	(22 + 0 + 0 + 0 + 0)
	(concrete cube) 22	(22 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #20
	(adding required pred. from inp_c to ab. cube) #121
	(adding from pre_c to cc. cube) #20
	(adding pred. from inp_c to cc. cube) #121
	(abstract cube) 22	(22 + 0 + 0 + 0 + 0)
	(concrete cube) 22	(22 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 22 -> 9)
	(388 + 22 -> 388 + 9)
	(22 -> 9 -> 2)
	(22 -> 9 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_1_ProcCmd != _s31_Sta_reg_Proc_0_ProcCmd) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s35_Sta_reg_Proc_1_ProcCmd != _s31_Sta_reg_Proc_0_ProcCmd) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 22 -> 11)
	(381 + 22 -> 381 + 11)
	(22 -> 11 -> 4)
	(22 -> 11 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s33_Sta_reg_Proc_1_CacheState != _s31_Sta_reg_Proc_0_ProcCmd) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s33_Sta_reg_Proc_1_CacheState != _s31_Sta_reg_Proc_0_ProcCmd) && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 22 -> 10)
	(357 + 22 -> 357 + 10)
	(22 -> 10 -> 6)
	(22 -> 10 -> 6)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_1_ProcCmd != _s33_Sta_reg_Proc_1_CacheState) && (_s33_Sta_reg_Proc_1_CacheState != _s31_Sta_reg_Proc_0_ProcCmd) && _s2_Sta_reg_Dir_HeadPtr && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s35_Sta_reg_Proc_1_ProcCmd != _s33_Sta_reg_Proc_1_CacheState) && (_s33_Sta_reg_Proc_1_CacheState != _s31_Sta_reg_Proc_0_ProcCmd) && _s2_Sta_reg_Dir_HeadPtr && (_s33_Sta_reg_Proc_1_CacheState == _s29_Sta_reg_Proc_0_CacheState) && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #20
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #20
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 22	(22 + 0 + 0 + 0 + 0)
	(concrete cube) 22	(22 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #20
	(adding required pred. from inp_c to ab. cube) #96
	(adding from pre_c to cc. cube) #20
	(adding pred. from inp_c to cc. cube) #96
	(abstract cube) 22	(22 + 0 + 0 + 0 + 0)
	(concrete cube) 22	(22 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #20
	(adding required pred. from inp_c to ab. cube) #121
	(adding from pre_c to cc. cube) #20
	(adding pred. from inp_c to cc. cube) #121
	(abstract cube) 22	(22 + 0 + 0 + 0 + 0)
	(concrete cube) 22	(22 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 22 -> 7)
	(391 + 22 -> 391 + 7)
	(22 -> 7 -> 2)
	(22 -> 7 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_1_ProcCmd != _s33_Sta_reg_Proc_1_CacheState) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s35_Sta_reg_Proc_1_ProcCmd != _s33_Sta_reg_Proc_1_CacheState) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 22 -> 6)
	(384 + 22 -> 384 + 6)
	(22 -> 6 -> 4)
	(22 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s35_Sta_reg_Proc_1_ProcCmd != _s31_Sta_reg_Proc_0_ProcCmd) && (_s33_Sta_reg_Proc_1_CacheState != _s31_Sta_reg_Proc_0_ProcCmd) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s35_Sta_reg_Proc_1_ProcCmd != _s31_Sta_reg_Proc_0_ProcCmd) && (_s33_Sta_reg_Proc_1_CacheState != _s31_Sta_reg_Proc_0_ProcCmd) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 22 -> 11)
	(359 + 22 -> 359 + 11)
	(22 -> 11 -> 6)
	(22 -> 11 -> 6)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s9_Sta_reg_Dir_Local) && (_s35_Sta_reg_Proc_1_ProcCmd != _s31_Sta_reg_Proc_0_ProcCmd) && (_s33_Sta_reg_Proc_1_CacheState != _s31_Sta_reg_Proc_0_ProcCmd) && _s2_Sta_reg_Dir_HeadPtr && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s9_Sta_reg_Dir_Local) && (_s35_Sta_reg_Proc_1_ProcCmd != _s31_Sta_reg_Proc_0_ProcCmd) && (_s33_Sta_reg_Proc_1_CacheState != _s31_Sta_reg_Proc_0_ProcCmd) && _s2_Sta_reg_Dir_HeadPtr && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #17
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #17
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 19	(19 + 0 + 0 + 0 + 0)
	(concrete cube) 19	(19 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #17
	(adding required pred. from inp_c to ab. cube) #96
	(adding from pre_c to cc. cube) #17
	(adding pred. from inp_c to cc. cube) #96
	(abstract cube) 19	(19 + 0 + 0 + 0 + 0)
	(concrete cube) 19	(19 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 19 -> 8)
	(386 + 19 -> 386 + 8)
	(19 -> 8 -> 5)
	(19 -> 8 -> 5)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == _s35_Sta_reg_Proc_1_ProcCmd) && !(_s9_Sta_reg_Dir_Local) && (_s35_Sta_reg_Proc_1_ProcCmd != _s33_Sta_reg_Proc_1_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == _s35_Sta_reg_Proc_1_ProcCmd) && !(_s9_Sta_reg_Dir_Local) && (_s35_Sta_reg_Proc_1_ProcCmd != _s33_Sta_reg_Proc_1_CacheState) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 19 -> 9)
	(361 + 19 -> 361 + 9)
	(19 -> 9 -> 6)
	(19 -> 9 -> 6)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == _s35_Sta_reg_Proc_1_ProcCmd) && !(_s9_Sta_reg_Dir_Local) && (_s35_Sta_reg_Proc_1_ProcCmd != _s33_Sta_reg_Proc_1_CacheState) && _s2_Sta_reg_Dir_HeadPtr && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == _s35_Sta_reg_Proc_1_ProcCmd) && !(_s9_Sta_reg_Dir_Local) && (_s35_Sta_reg_Proc_1_ProcCmd != _s33_Sta_reg_Proc_1_CacheState) && _s2_Sta_reg_Dir_HeadPtr && _s3_Sta_reg_Dir_HeadVld && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #17
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #17
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 19	(19 + 0 + 0 + 0 + 0)
	(concrete cube) 19	(19 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #17
	(adding required pred. from inp_c to ab. cube) #96
	(adding from pre_c to cc. cube) #17
	(adding pred. from inp_c to cc. cube) #96
	(abstract cube) 19	(19 + 0 + 0 + 0 + 0)
	(concrete cube) 19	(19 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #17
	(adding required pred. from inp_c to ab. cube) #121
	(adding from pre_c to cc. cube) #17
	(adding pred. from inp_c to cc. cube) #121
	(abstract cube) 19	(19 + 0 + 0 + 0 + 0)
	(concrete cube) 19	(19 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 19 -> 6)
	(396 + 19 -> 396 + 6)
	(19 -> 6 -> 2)
	(19 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s9_Sta_reg_Dir_Local) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s9_Sta_reg_Dir_Local) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 19 -> 11)
	(389 + 19 -> 389 + 11)
	(19 -> 11 -> 2)
	(19 -> 11 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s9_Sta_reg_Dir_Local) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s9_Sta_reg_Dir_Local) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 19 -> 6)
	(363 + 19 -> 363 + 6)
	(19 -> 6 -> 2)
	(19 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s9_Sta_reg_Dir_Local) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s9_Sta_reg_Dir_Local) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 18 -> 9)
	(330 + 18 -> 330 + 9)
	(18 -> 9 -> 2)
	(18 -> 9 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s9_Sta_reg_Dir_Local) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s9_Sta_reg_Dir_Local) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(292 + 14 -> 292 + 6)
	(14 -> 6 -> 2)
	(14 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 16 -> 3)
	(250 + 16 -> 250 + 3)
	(16 -> 3 -> 3)
	(16 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 16 -> 10)
	(294 + 16 -> 294 + 10)
	(16 -> 10 -> 2)
	(16 -> 10 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s9_Sta_reg_Dir_Local) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s9_Sta_reg_Dir_Local) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(252 + 12 -> 252 + 6)
	(12 -> 6 -> 2)
	(12 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(190 + 13 -> 190 + 4)
	(13 -> 4 -> 4)
	(13 -> 4 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && !(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s3_Sta_reg_Dir_HeadVld && !(_s10_Sta_reg_Dir_Pending) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(254 + 12 -> 254 + 5)
	(12 -> 5 -> 2)
	(12 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 14 -> 5)
	(192 + 14 -> 192 + 5)
	(14 -> 5 -> 3)
	(14 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(193 + 12 -> 193 + 5)
	(12 -> 5 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 5 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #41
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #41
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(339 + 11 -> 339 + 3)
	(11 -> 3 -> 2)
	(11 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 15 -> 5)
	(301 + 15 -> 301 + 5)
	(15 -> 5 -> 2)
	(15 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s9_Sta_reg_Dir_Local)
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s9_Sta_reg_Dir_Local && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(302 + 11 -> 302 + 7)
	(11 -> 7 -> 2)
	(11 -> 7 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 8)
	(259 + 13 -> 259 + 8)
	(13 -> 8 -> 3)
	(13 -> 8 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s9_Sta_reg_Dir_Local && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #73
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #73
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #118
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #118
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(343 + 12 -> 343 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 15 -> 5)
	(305 + 15 -> 305 + 5)
	(15 -> 5 -> 2)
	(15 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #7
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #7
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(306 + 12 -> 306 + 4)
	(12 -> 4 -> 2)
	(12 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_WbMsg_Cmd && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s50_Sta_reg_WbMsg_Cmd && (_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(262 + 13 -> 262 + 7)
	(13 -> 7 -> 2)
	(13 -> 7 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(196 + 11 -> 196 + 5)
	(11 -> 5 -> 2)
	(11 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 12 -> 7)
	(127 + 12 -> 127 + 7)
	(12 -> 7 -> 4)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s46_Sta_reg_UniMsg_1_Cmd$next != _s42_Sta_reg_UniMsg_0_Cmd$next)
	(12 -> 7 -> 6 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(265 + 13 -> 265 + 4)
	(13 -> 4 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(13 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 14 -> 3)
	(199 + 14 -> 199 + 3)
	(14 -> 3 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(14 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #104
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #104
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 11 -> 5)
	(200 + 11 -> 200 + 5)
	(11 -> 5 -> 2)
	(11 -> 5 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(130 + 13 -> 130 + 3)
	(13 -> 3 -> 3)
	(13 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	(!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #111
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #111
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(131 + 12 -> 131 + 5)
	(12 -> 5 -> 4)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next == _s16_Sta_reg_HomeProc_CacheState$next)
	(12 -> 5 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && (_s16_Sta_reg_HomeProc_CacheState == 2'd2) && (_s29_Sta_reg_Proc_0_CacheState == _s16_Sta_reg_HomeProc_CacheState) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(132 + 11 -> 132 + 4)
	(11 -> 4 -> 3)
	(11 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #5
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #5
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(133 + 10 -> 133 + 4)
	(10 -> 4 -> 2)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s29_Sta_reg_Proc_0_CacheState$next != _s38_Sta_reg_ShWbMsg_Cmd$next)
	(10 -> 4 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s38_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(67 + 11 -> 67 + 7)
	(11 -> 7 -> 4)
	(11 -> 7 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	(!(_s10_Sta_reg_Dir_Pending) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && (_s46_Sta_reg_UniMsg_1_Cmd == 3'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[10] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #117
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #117
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #24
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #24
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 13 -> 6)
	(318 + 13 -> 318 + 6)
	(13 -> 6 -> 2)
	(13 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(274 + 8 -> 274 + 3)
	(8 -> 3 -> 2)
		(added cond. from num.)	(_s42_Sta_reg_UniMsg_0_Cmd$next == _s20_Sta_reg_HomeUniMsg_Cmd$next)
	(8 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s42_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s42_Sta_reg_UniMsg_0_Cmd == _s20_Sta_reg_HomeUniMsg_Cmd) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(207 + 7 -> 207 + 2)
	(7 -> 2 -> 2)
	(7 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s20_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s29_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s55_$formal$flash.sv:66260$11056_EN) && _s56_id123)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #23
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #23
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(208 + 10 -> 208 + 5)
