
-------------------- Starting compilation --------------------
Start at : Friday, February 03, 2023, 15:16:15

The current RT-LAB version is:  v2022.1.0.405
The current model is:           C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\DC_Microgrid_6.slx
The current host platform is:   Windows
The current target platform is: OPAL-RT Linux (x86-based)
The current compiler is:        Automatic
The target OS version is:       Red Hat 5.2 (2.6.29.6-opalrt-6.2.1)
Separating model because C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\DC_Microgrid_6.slx has changed.
Preparing original model for code separation and generation...
The current Matlab version is:  v9.11 (64 Bit) (R2021B)


RtlabInfo not loaded
Separating RT-LAB model (number of RT subsystems = 1, console detected).
Separating RT-LAB subsystem 'sm_circuit'.
Separating RT-LAB subsystem 'sc_display'.

Model preparation and separation duration : 00h:00m:50s
-------------------- Completed successfully --------------------

Generating model because C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\Opcommon\dc_microgrid_6_1_sm_circuit.slx has changed.

-------------------- Generating C code --------------------

Using System Target File (TLC file) : rtlab_rtmodel.tlc...

Using Template Makefile (TMF file) : rtlab_rtmodel.tmf...

-------------------- Generating dc_microgrid_6_1_sm_circuit C code --------------------
Calling RTW Make Command make_rtw...
### Starting build procedure for: dc_microgrid_6_1_sm_circuit
### Generating code and artifacts to 'Model specific' folder structure
### Generating code into build folder: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_1_sm_circuit_rtlab
[Warning: '<a href="matlab:slprivate('open_and_hilite_port_hyperlink', 'hilite', ['dc_microgrid_6_1_sm_circuit/sm_circuit/From1'], 'Outport', 1);">Output Port 1</a>' of '<a href="matlab:open_and_hilite_hyperlink ('dc_microgrid_6_1_sm_circuit/sm_circuit/From1','error')">dc_microgrid_6_1_sm_circuit/sm_circuit/From1</a>' is not connected.] 
[Warning: '<a href="matlab:slprivate('open_and_hilite_port_hyperlink', 'hilite', ['dc_microgrid_6_1_sm_circuit/sm_circuit/Power1'], 'Outport', 2);">Output Port 2</a>' of '<a href="matlab:open_and_hilite_hyperlink ('dc_microgrid_6_1_sm_circuit/sm_circuit/Power1','error')">dc_microgrid_6_1_sm_circuit/sm_circuit/Power1</a>' is not connected.] 
[Warning: '<a href="matlab:slprivate('open_and_hilite_port_hyperlink', 'hilite', ['dc_microgrid_6_1_sm_circuit/sm_circuit/Product'], 'Inport', 2);">Input Port 2</a>' of '<a href="matlab:open_and_hilite_hyperlink ('dc_microgrid_6_1_sm_circuit/sm_circuit/Product','error')">dc_microgrid_6_1_sm_circuit/sm_circuit/Product</a>' is not connected.] 
[Warning: '<a href="matlab:slprivate('open_and_hilite_port_hyperlink', 'hilite', ['dc_microgrid_6_1_sm_circuit/sm_circuit/Product'], 'Outport', 1);">Output Port 1</a>' of '<a href="matlab:open_and_hilite_hyperlink ('dc_microgrid_6_1_sm_circuit/sm_circuit/Product','error')">dc_microgrid_6_1_sm_circuit/sm_circuit/Product</a>' is not connected.] 
[Warning: '<a href="matlab:slprivate('open_and_hilite_port_hyperlink', 'hilite', ['dc_microgrid_6_1_sm_circuit/sm_circuit/Scope'], 'Inport', 1);">Input Port 1</a>' of '<a href="matlab:open_and_hilite_hyperlink ('dc_microgrid_6_1_sm_circuit/sm_circuit/Scope','error')">dc_microgrid_6_1_sm_circuit/sm_circuit/Scope</a>' is not connected.] 
[Warning: Unconnected output line found on '<a href="matlab:open_and_hilite_hyperlink ('dc_microgrid_6_1_sm_circuit/sm_circuit/Demux','error')">dc_microgrid_6_1_sm_circuit/sm_circuit/Demux</a>'
(output port: 3)] 
[Warning: Unconnected output line found on '<a href="matlab:open_and_hilite_hyperlink ('dc_microgrid_6_1_sm_circuit/sm_circuit/Demux','error')">dc_microgrid_6_1_sm_circuit/sm_circuit/Demux</a>'
(output port: 1)] 
[Warning: Use fixed buffer size in
'<a href="matlab:open_and_hilite_hyperlink ('dc_microgrid_6_1_sm_circuit/sm_circuit/Power1/Fourier/Mean/Model/Transport Delay','error')">dc_microgrid_6_1_sm_circuit/sm_circuit/Power1/Fourier/Mean/Model/Transport Delay</a>' is not
selected. When generating GRT/ERT code, Simulink will automatically use fixed buffer of the
initial buffer size set by user. Code generation results and simulation results may differ] 
[Warning: Use fixed buffer size in '<a href="matlab:open_and_hilite_hyperlink ('dc_microgrid_6_1_sm_circuit/sm_circuit/Power1/Fourier/Mean value1/Model/Transport Delay','error')">dc_microgrid_6_1_sm_circuit/sm_circuit/Power1/Fourier/Mean
value1/Model/Transport Delay</a>' is not selected. When generating GRT/ERT code, Simulink will
automatically use fixed buffer of the initial buffer size set by user. Code generation results
and simulation results may differ] 
[Warning: Use fixed buffer size in
'<a href="matlab:open_and_hilite_hyperlink ('dc_microgrid_6_1_sm_circuit/sm_circuit/Power1/Fourier1/Mean/Model/Transport Delay','error')">dc_microgrid_6_1_sm_circuit/sm_circuit/Power1/Fourier1/Mean/Model/Transport Delay</a>' is not
selected. When generating GRT/ERT code, Simulink will automatically use fixed buffer of the
initial buffer size set by user. Code generation results and simulation results may differ] 
[Warning: Use fixed buffer size in '<a href="matlab:open_and_hilite_hyperlink ('dc_microgrid_6_1_sm_circuit/sm_circuit/Power1/Fourier1/Mean value1/Model/Transport Delay','error')">dc_microgrid_6_1_sm_circuit/sm_circuit/Power1/Fourier1/Mean
value1/Model/Transport Delay</a>' is not selected. When generating GRT/ERT code, Simulink will
automatically use fixed buffer of the initial buffer size set by user. Code generation results
and simulation results may differ] 
[Warning: Use fixed buffer size in '<a href="matlab:open_and_hilite_hyperlink ('dc_microgrid_6_1_sm_circuit/sm_circuit/RMS1/RMS /Fourier1/Mean/Model/Transport Delay','error')">dc_microgrid_6_1_sm_circuit/sm_circuit/RMS1/RMS
/Fourier1/Mean/Model/Transport Delay</a>' is not selected. When generating GRT/ERT code, Simulink
will automatically use fixed buffer of the initial buffer size set by user. Code generation
results and simulation results may differ] 
[Warning: Use fixed buffer size in '<a href="matlab:open_and_hilite_hyperlink ('dc_microgrid_6_1_sm_circuit/sm_circuit/RMS1/RMS /Fourier1/Mean value1/Model/Transport Delay','error')">dc_microgrid_6_1_sm_circuit/sm_circuit/RMS1/RMS
/Fourier1/Mean value1/Model/Transport Delay</a>' is not selected. When generating GRT/ERT code,
Simulink will automatically use fixed buffer of the initial buffer size set by user. Code
generation results and simulation results may differ] 
[Warning: Use fixed buffer size in '<a href="matlab:open_and_hilite_hyperlink ('dc_microgrid_6_1_sm_circuit/sm_circuit/RMS1/TrueRMS /Mean value/Model/Transport Delay','error')">dc_microgrid_6_1_sm_circuit/sm_circuit/RMS1/TrueRMS /Mean
value/Model/Transport Delay</a>' is not selected. When generating GRT/ERT code, Simulink will
automatically use fixed buffer of the initial buffer size set by user. Code generation results
and simulation results may differ] 

### Invoking Target Language Compiler on dc_microgrid_6_1_sm_circuit.rtw
### Using System Target File: C:\OPAL-RT\RT-LAB\2022.1\Simulink\rtw\c\common\rtlab_rtmodel.tlc
        ### Loading TLC function libraries
.......
### Initial pass through model to cache user defined code
.

### Generating code for S Function : <S4>/State-Space

.
### TLC Scope icon is not supported by RT-LAB.
.........
### Caching model source code
...............................................................................
...............................................................................
...............................................................................
...............................................................................
..............
### Writing header file dc_microgrid_6_1_sm_circuit_types.h
### Writing header file dc_microgrid_6_1_sm_circuit.h
.
### Writing header file dc_microgrid_6_1_sm_circuit_private.h
### Writing header file rtwtypes.h
### Writing header file builtin_typeid_types.h
### Writing header file multiword_types.h
### Writing header file zero_crossing_types.h
### Writing header file rtGetInf.h
.
### Writing source file rtGetInf.c
### Writing header file rtGetNaN.h
### Writing source file rtGetNaN.c
### Writing header file rt_defines.h
### Writing header file rt_nonfinite.h
### Writing source file rt_nonfinite.c
.
### Writing source file dc_microgrid_6_1_sm_circuit.c
### Writing header file rtmodel.h
### Writing source file dc_microgrid_6_1_sm_circuit_data.c
### TLC code generation complete.
...
Version 9.6 (R2021b) 14-May-2021
### Creating model mapping file dc_microgrid_6_1_sm_circuit.map using opal_map_file.tlc
.....Block path or variable "dc_microgrid_6_1_sm_circuit/sm_circuit/Grid Bi-directional Converter 1.1   300 (DC)  150 V (AC) P_nom 3kW1/Control of  Inverter/MI Controller/Subsystem1/Deg->Rad" contains unsupported character '[!?$
.......Block path or variable "dc_microgrid_6_1_sm_circuit/sm_circuit/RMS1/RMS /Fourier1/Rad->Deg." contains unsupported character '[!?$
................................................Block path or variable "dc_microgrid_6_1_sm_circuit/sm_circuit/Power1/Fourier/Rad->Deg." contains unsupported character '[!?$
Block path or variable "dc_microgrid_6_1_sm_circuit/sm_circuit/Power1/Fourier1/Rad->Deg." contains unsupported character '[!?$
.Block path or variable "dc_microgrid_6_1_sm_circuit/sm_circuit/Power1/Deg->Rad" contains unsupported character '[!?$
..................Block path or variable "dc_microgrid_6_1_sm_circuit/sm_circuit/Power1/Fourier/Rad->Deg." contains unsupported character '[!?$
Block path or variable "dc_microgrid_6_1_sm_circuit/sm_circuit/Power1/Fourier1/Rad->Deg." contains unsupported character '[!?$
Block path or variable "dc_microgrid_6_1_sm_circuit/sm_circuit/Power1/Deg->Rad" contains unsupported character '[!?$

..........Block path or variable "dc_microgrid_6_1_sm_circuit/sm_circuit/RMS1/RMS /Fourier1/Rad->Deg." contains unsupported character '[!?$
....Block path or variable "dc_microgrid_6_1_sm_circuit/sm_circuit/Grid Bi-directional Converter 1.1   300 (DC)  150 V (AC) P_nom 3kW1/Control of  Inverter/MI Controller/Subsystem1/Deg->Rad" contains unsupported character '[!?$
...................Block path or variable "dc_microgrid_6_1_sm_circuit/sm_circuit/Grid Bi-directional Converter 1.1   300 (DC)  150 V (AC) P_nom 3kW1/Control of  Inverter/MI Controller/Subsystem1/Deg->Rad" contains unsupported character '[!?$
.......Block path or variable "dc_microgrid_6_1_sm_circuit/sm_circuit/RMS1/RMS /Fourier1/Rad->Deg." contains unsupported character '[!?$
.......................................
..........Block path or variable "dc_microgrid_6_1_sm_circuit/sm_circuit/Power1/Fourier/Rad->Deg." contains unsupported character '[!?$
.Block path or variable "dc_microgrid_6_1_sm_circuit/sm_circuit/Power1/Fourier1/Rad->Deg." contains unsupported character '[!?$
Block path or variable "dc_microgrid_6_1_sm_circuit/sm_circuit/Power1/Deg->Rad" contains unsupported character '[!?$
............................### Saving binary information cache.
.
### Processing Template Makefile: C:\OPAL-RT\RT-LAB\2022.1\Simulink\rtw\c\common\rtlab_rtmodel.tmf
[Warning: Found legacy make variables |>SHARED_SRC<|, |>SHARED_SRC_DIR<| in the template
makefile C:\OPAL-RT\RT-LAB\2022.1\Simulink\rtw\c\common\rtlab_rtmodel.tmf. The variables are no
longer required. You can remove the variables.] 
### Created makefile C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_1_sm_circuit_rtlab\dc_microgrid_6_1_sm_circuit.mk
### Successful completion of code generation for: dc_microgrid_6_1_sm_circuit
### Simulink cache artifacts for 'dc_microgrid_6_1_sm_circuit' were created in 'C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_1_sm_circuit.slxc'.

Build Summary

Top model targets built:

Model                        Action          Rebuild Reason                   
==============================================================================
dc_microgrid_6_1_sm_circuit  Code generated  Generated code was out of date.  

1 of 1 models built (0 models already up to date)
Build duration: 0h 0m 16.096s


dc_microgrid_6_1_sm_circuit : Generating C code duration : 00h:00m:23s
Generating C code total duration : 00h:00m:23s

-------------------- Completed successfully --------------------

-------------------- Creating the parameter database --------------------
Parameter(s) with more than 1000 values will be disabled. 
Use PARAM_VECTOR_SIZE_LIMIT environment variable to modify this limit.
Parameter database creation duration: 00h:00m:00s
-------------------- Parameter database created successfully --------------------

-------------------- Creating the signals database --------------------
Signal(s) with more than 1000 values will be disabled.
Use SIGNALS_VECTOR_SIZE_LIMIT environment variable to modify this limit.

Signal database creation duration: 00h:00m:00s
-------------------- Signal database created successfully --------------------
Generating simulation data...
Data generated in 00h:00m:00s

Closing Matlab... OK.
Creating DataLoggers...
 - sm_circuit... OK
Updating dependencies... OK.
Compiling model because C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\OpREDHAWKtarget\dc_microgrid_6_1_sm_circuit.c has changed.

-------------------- Validating sources files --------------------------

-------------------- Done validating source files ----------------------



-------------------- Transferring the generated C code --------------------

Connecting to 192.168.10.12 ... OK.
Transferring in ascii mode C:\OPAL-RT\RT-LAB\2022.1\Simulink/rtw/c/common/linux32.opt ... OK.
Transferring in ascii mode C:\OPAL-RT\RT-LAB\2022.1\Simulink/rtw/c/common/posix.rules ... OK.
Transferring in ascii: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\OpREDHAWKtarget\settings.json (sm_circuit) ... OK.
Transferring in ascii: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\OpREDHAWKtarget\dc_microgrid_6_1_sm_circuit*.c (sm_circuit) ... OK.
Transferring in ascii: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\OpREDHAWKtarget\dc_microgrid_6_1_sm_circuit*.h (sm_circuit) ... OK.
Transferring in ascii: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\OpREDHAWKtarget\rtGet*.h (sm_circuit) ... OK.
Transferring in ascii: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\OpREDHAWKtarget\rtGet*.c (sm_circuit) ... OK.
Transferring in ascii: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\OpREDHAWKtarget\dc_microgrid_6_1_sm_circuit.mk (sm_circuit) ... OK.
Transferring in ascii: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\OpREDHAWKtarget\rt_*.c (sm_circuit) ... OK.
Transferring in ascii: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\OpREDHAWKtarget\rt_*.h (sm_circuit) ... OK.
Transferring in ascii: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\OpREDHAWKtarget\zero_crossing_types*.h (sm_circuit) ... OK.
Transferring in ascii: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\OpREDHAWKtarget\builtin_typeid_types*.h (sm_circuit) ... OK.
Transferring in ascii: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\OpREDHAWKtarget\multiword_types*.h (sm_circuit) ... OK.
Transferring in ascii: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\OpREDHAWKtarget\rtwtypes.h (sm_circuit) ... OK.
Transferring in ascii: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\OpREDHAWKtarget\rtmodel.h (sm_circuit) ... OK.
Transferring in ascii: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\OpREDHAWKtarget\drive_dc_microgrid_6_1_sm_circuit*.c (sm_circuit) ... OK.
Transferring in ascii: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\OpREDHAWKtarget\drive_dc_microgrid_6_1_sm_circuit*.h (sm_circuit) ... OK.
Transferring in ascii: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\OpREDHAWKtarget\Opal*.c (sm_circuit) ... OK.
Transferring in ascii: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\OpREDHAWKtarget\ssc_ml_fun*.h (sm_circuit) ... OK.
Transferring in ascii: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\slprj\rtlab_rtmodel\_sharedutils\*.c (sm_circuit) ... OK.
Transferring in ascii: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\slprj\rtlab_rtmodel\_sharedutils\*.h (sm_circuit) ... OK.
Transferring in ascii: C:\Users\fghow\OPAL-RT\RT-LABv2022.1_Workspace\DC_Microgrid_6\models\DC_Microgrid_6\dc_microgrid_6_sm_circuit\slprj\rtlab_rtmodel\_sharedutils\*.mk (sm_circuit) ... OK.

Transferring common RT-LAB files:
Transferring in ascii: C:\OPAL-RT\RT-LAB\2022.1\Simulink\rtw\c\common\model_main.c (sm_circuit) ... OK.

Transferring user extra files:

File transfer duration : 00h:00m:00s
-------------------- Completed successfully --------------------

-------------------- Building the generated C code --------------------

Executing script /usr/opalrt/v2022.1.0.405/common/python/rtlab/global/target_precompile.py ... done
Removing relative includes from ./../dc_microgrid_6_sm_circuit/model_main.c ...
Done
Executing script /usr/opalrt/v2022.1.0.405/common/python/rtlab/global/target_subsys_precompile.py ... done

-------------------- Building dc_microgrid_6_1_sm_circuit --------------------

rm -f dc_microgrid_6_1_sm_circuit
opicc -c  -O2 -xHost -falign-functions=2 -diag-disable remark,warn,cpu-dispatch    -DUSE_RTMODEL -DMODEL=dc_microgrid_6_1_sm_circuit -DRT=RT -DNUMST=2 -DTID01EQ=1 -DNCSTATES=15 -DMT=0 -DTERMFCN=1 -DMULTITASKING=0 -D_SIMULINK -DRTLAB -DOP_MATLABR2021B	 -DMAT_FILE=1 -DCLASSIC_INTERFACE=1 -DONESTEPFCN=0 -DMULTI_INSTANCE_CODE=0 -DUNIX -I/usr/opalrt/externals/include   -I. -I/usr/matlab/v9.11/simulink/include -I/usr/matlab/v9.11/extern/include -I/usr/matlab/v9.11/rtw/c/src -I/usr/matlab/v9.11/rtw/c/src/matrixmath  -I/usr/matlab/v9.11/toolbox/simscape/include/drive -I/usr/matlab/v9.11/toolbox/simscape/include/mech -I/usr/matlab/v9.11/toolbox/simscape/include/foundation -I/usr/matlab/v9.11/toolbox/simscape/include/math -I/usr/matlab/v9.11/toolbox/simscape/include/lang -I/usr/matlab/v9.11/toolbox/simscape/include/external -I/usr/matlab/v9.11/toolbox/simscape/include/network_engine -I/usr/matlab/v9.11/toolbox/simscape/include/ne_sli -I/usr/matlab/v9.11/toolbox/dspblks/include -I/usr/matlab/v9.11/toolbox/simscape/include/compiler/core/c -I/usr/matlab/v9.11/toolbox/simscape/include/engine/sli/c -I/usr/matlab/v9.11/toolbox/simscape/include/engine/core/c -I/usr/matlab/v9.11/toolbox/simscape/include/utils -I/usr/matlab/v9.11/toolbox/simscape/include/pm_math -I/usr/opalrt/v2022.1.0.405/common/include -I/usr/opalrt/v2022.1.0.405/common/include_target -I/usr/opalrt/v2022.1.0.405/RT-LAB/include   -Ireferenced_model_includes -I_sharedutils  dc_microgrid_6_1_sm_circuit.c
opicc -c  -O2 -xHost -falign-functions=2 -diag-disable remark,warn,cpu-dispatch    -DUSE_RTMODEL -DMODEL=dc_microgrid_6_1_sm_circuit -DRT=RT -DNUMST=2 -DTID01EQ=1 -DNCSTATES=15 -DMT=0 -DTERMFCN=1 -DMULTITASKING=0 -D_SIMULINK -DRTLAB -DOP_MATLABR2021B	 -DMAT_FILE=1 -DCLASSIC_INTERFACE=1 -DONESTEPFCN=0 -DMULTI_INSTANCE_CODE=0 -DUNIX -I/usr/opalrt/externals/include   -I. -I/usr/matlab/v9.11/simulink/include -I/usr/matlab/v9.11/extern/include -I/usr/matlab/v9.11/rtw/c/src -I/usr/matlab/v9.11/rtw/c/src/matrixmath  -I/usr/matlab/v9.11/toolbox/simscape/include/drive -I/usr/matlab/v9.11/toolbox/simscape/include/mech -I/usr/matlab/v9.11/toolbox/simscape/include/foundation -I/usr/matlab/v9.11/toolbox/simscape/include/math -I/usr/matlab/v9.11/toolbox/simscape/include/lang -I/usr/matlab/v9.11/toolbox/simscape/include/external -I/usr/matlab/v9.11/toolbox/simscape/include/network_engine -I/usr/matlab/v9.11/toolbox/simscape/include/ne_sli -I/usr/matlab/v9.11/toolbox/dspblks/include -I/usr/matlab/v9.11/toolbox/simscape/include/compiler/core/c -I/usr/matlab/v9.11/toolbox/simscape/include/engine/sli/c -I/usr/matlab/v9.11/toolbox/simscape/include/engine/core/c -I/usr/matlab/v9.11/toolbox/simscape/include/utils -I/usr/matlab/v9.11/toolbox/simscape/include/pm_math -I/usr/opalrt/v2022.1.0.405/common/include -I/usr/opalrt/v2022.1.0.405/common/include_target -I/usr/opalrt/v2022.1.0.405/RT-LAB/include   -Ireferenced_model_includes -I_sharedutils  dc_microgrid_6_1_sm_circuit_data.c
opicc -c  -O2 -xHost -falign-functions=2 -diag-disable remark,warn,cpu-dispatch    -DUSE_RTMODEL -DMODEL=dc_microgrid_6_1_sm_circuit -DRT=RT -DNUMST=2 -DTID01EQ=1 -DNCSTATES=15 -DMT=0 -DTERMFCN=1 -DMULTITASKING=0 -D_SIMULINK -DRTLAB -DOP_MATLABR2021B	 -DMAT_FILE=1 -DCLASSIC_INTERFACE=1 -DONESTEPFCN=0 -DMULTI_INSTANCE_CODE=0 -DUNIX -I/usr/opalrt/externals/include   -I. -I/usr/matlab/v9.11/simulink/include -I/usr/matlab/v9.11/extern/include -I/usr/matlab/v9.11/rtw/c/src -I/usr/matlab/v9.11/rtw/c/src/matrixmath  -I/usr/matlab/v9.11/toolbox/simscape/include/drive -I/usr/matlab/v9.11/toolbox/simscape/include/mech -I/usr/matlab/v9.11/toolbox/simscape/include/foundation -I/usr/matlab/v9.11/toolbox/simscape/include/math -I/usr/matlab/v9.11/toolbox/simscape/include/lang -I/usr/matlab/v9.11/toolbox/simscape/include/external -I/usr/matlab/v9.11/toolbox/simscape/include/network_engine -I/usr/matlab/v9.11/toolbox/simscape/include/ne_sli -I/usr/matlab/v9.11/toolbox/dspblks/include -I/usr/matlab/v9.11/toolbox/simscape/include/compiler/core/c -I/usr/matlab/v9.11/toolbox/simscape/include/engine/sli/c -I/usr/matlab/v9.11/toolbox/simscape/include/engine/core/c -I/usr/matlab/v9.11/toolbox/simscape/include/utils -I/usr/matlab/v9.11/toolbox/simscape/include/pm_math -I/usr/opalrt/v2022.1.0.405/common/include -I/usr/opalrt/v2022.1.0.405/common/include_target -I/usr/opalrt/v2022.1.0.405/RT-LAB/include   -Ireferenced_model_includes -I_sharedutils  dc_microgrid_6_1_sm_circuit_offsets.c
opicc -c  -O2 -xHost -falign-functions=2 -diag-disable remark,warn,cpu-dispatch    -DUSE_RTMODEL -DMODEL=dc_microgrid_6_1_sm_circuit -DRT=RT -DNUMST=2 -DTID01EQ=1 -DNCSTATES=15 -DMT=0 -DTERMFCN=1 -DMULTITASKING=0 -D_SIMULINK -DRTLAB -DOP_MATLABR2021B	 -DMAT_FILE=1 -DCLASSIC_INTERFACE=1 -DONESTEPFCN=0 -DMULTI_INSTANCE_CODE=0 -DUNIX -I/usr/opalrt/externals/include   -I. -I/usr/matlab/v9.11/simulink/include -I/usr/matlab/v9.11/extern/include -I/usr/matlab/v9.11/rtw/c/src -I/usr/matlab/v9.11/rtw/c/src/matrixmath  -I/usr/matlab/v9.11/toolbox/simscape/include/drive -I/usr/matlab/v9.11/toolbox/simscape/include/mech -I/usr/matlab/v9.11/toolbox/simscape/include/foundation -I/usr/matlab/v9.11/toolbox/simscape/include/math -I/usr/matlab/v9.11/toolbox/simscape/include/lang -I/usr/matlab/v9.11/toolbox/simscape/include/external -I/usr/matlab/v9.11/toolbox/simscape/include/network_engine -I/usr/matlab/v9.11/toolbox/simscape/include/ne_sli -I/usr/matlab/v9.11/toolbox/dspblks/include -I/usr/matlab/v9.11/toolbox/simscape/include/compiler/core/c -I/usr/matlab/v9.11/toolbox/simscape/include/engine/sli/c -I/usr/matlab/v9.11/toolbox/simscape/include/engine/core/c -I/usr/matlab/v9.11/toolbox/simscape/include/utils -I/usr/matlab/v9.11/toolbox/simscape/include/pm_math -I/usr/opalrt/v2022.1.0.405/common/include -I/usr/opalrt/v2022.1.0.405/common/include_target -I/usr/opalrt/v2022.1.0.405/RT-LAB/include   -Ireferenced_model_includes -I_sharedutils  model_main.c
opicc -c  -O2 -xHost -falign-functions=2 -diag-disable remark,warn,cpu-dispatch    -DUSE_RTMODEL -DMODEL=dc_microgrid_6_1_sm_circuit -DRT=RT -DNUMST=2 -DTID01EQ=1 -DNCSTATES=15 -DMT=0 -DTERMFCN=1 -DMULTITASKING=0 -D_SIMULINK -DRTLAB -DOP_MATLABR2021B	 -DMAT_FILE=1 -DCLASSIC_INTERFACE=1 -DONESTEPFCN=0 -DMULTI_INSTANCE_CODE=0 -DUNIX -I/usr/opalrt/externals/include   -I. -I/usr/matlab/v9.11/simulink/include -I/usr/matlab/v9.11/extern/include -I/usr/matlab/v9.11/rtw/c/src -I/usr/matlab/v9.11/rtw/c/src/matrixmath  -I/usr/matlab/v9.11/toolbox/simscape/include/drive -I/usr/matlab/v9.11/toolbox/simscape/include/mech -I/usr/matlab/v9.11/toolbox/simscape/include/foundation -I/usr/matlab/v9.11/toolbox/simscape/include/math -I/usr/matlab/v9.11/toolbox/simscape/include/lang -I/usr/matlab/v9.11/toolbox/simscape/include/external -I/usr/matlab/v9.11/toolbox/simscape/include/network_engine -I/usr/matlab/v9.11/toolbox/simscape/include/ne_sli -I/usr/matlab/v9.11/toolbox/dspblks/include -I/usr/matlab/v9.11/toolbox/simscape/include/compiler/core/c -I/usr/matlab/v9.11/toolbox/simscape/include/engine/sli/c -I/usr/matlab/v9.11/toolbox/simscape/include/engine/core/c -I/usr/matlab/v9.11/toolbox/simscape/include/utils -I/usr/matlab/v9.11/toolbox/simscape/include/pm_math -I/usr/opalrt/v2022.1.0.405/common/include -I/usr/opalrt/v2022.1.0.405/common/include_target -I/usr/opalrt/v2022.1.0.405/RT-LAB/include   -Ireferenced_model_includes -I_sharedutils  rtGetInf.c
opicc -c  -O2 -xHost -falign-functions=2 -diag-disable remark,warn,cpu-dispatch    -DUSE_RTMODEL -DMODEL=dc_microgrid_6_1_sm_circuit -DRT=RT -DNUMST=2 -DTID01EQ=1 -DNCSTATES=15 -DMT=0 -DTERMFCN=1 -DMULTITASKING=0 -D_SIMULINK -DRTLAB -DOP_MATLABR2021B	 -DMAT_FILE=1 -DCLASSIC_INTERFACE=1 -DONESTEPFCN=0 -DMULTI_INSTANCE_CODE=0 -DUNIX -I/usr/opalrt/externals/include   -I. -I/usr/matlab/v9.11/simulink/include -I/usr/matlab/v9.11/extern/include -I/usr/matlab/v9.11/rtw/c/src -I/usr/matlab/v9.11/rtw/c/src/matrixmath  -I/usr/matlab/v9.11/toolbox/simscape/include/drive -I/usr/matlab/v9.11/toolbox/simscape/include/mech -I/usr/matlab/v9.11/toolbox/simscape/include/foundation -I/usr/matlab/v9.11/toolbox/simscape/include/math -I/usr/matlab/v9.11/toolbox/simscape/include/lang -I/usr/matlab/v9.11/toolbox/simscape/include/external -I/usr/matlab/v9.11/toolbox/simscape/include/network_engine -I/usr/matlab/v9.11/toolbox/simscape/include/ne_sli -I/usr/matlab/v9.11/toolbox/dspblks/include -I/usr/matlab/v9.11/toolbox/simscape/include/compiler/core/c -I/usr/matlab/v9.11/toolbox/simscape/include/engine/sli/c -I/usr/matlab/v9.11/toolbox/simscape/include/engine/core/c -I/usr/matlab/v9.11/toolbox/simscape/include/utils -I/usr/matlab/v9.11/toolbox/simscape/include/pm_math -I/usr/opalrt/v2022.1.0.405/common/include -I/usr/opalrt/v2022.1.0.405/common/include_target -I/usr/opalrt/v2022.1.0.405/RT-LAB/include   -Ireferenced_model_includes -I_sharedutils  rtGetNaN.c
opicc -c  -O2 -xHost -falign-functions=2 -diag-disable remark,warn,cpu-dispatch    -DUSE_RTMODEL -DMODEL=dc_microgrid_6_1_sm_circuit -DRT=RT -DNUMST=2 -DTID01EQ=1 -DNCSTATES=15 -DMT=0 -DTERMFCN=1 -DMULTITASKING=0 -D_SIMULINK -DRTLAB -DOP_MATLABR2021B	 -DMAT_FILE=1 -DCLASSIC_INTERFACE=1 -DONESTEPFCN=0 -DMULTI_INSTANCE_CODE=0 -DUNIX -I/usr/opalrt/externals/include   -I. -I/usr/matlab/v9.11/simulink/include -I/usr/matlab/v9.11/extern/include -I/usr/matlab/v9.11/rtw/c/src -I/usr/matlab/v9.11/rtw/c/src/matrixmath  -I/usr/matlab/v9.11/toolbox/simscape/include/drive -I/usr/matlab/v9.11/toolbox/simscape/include/mech -I/usr/matlab/v9.11/toolbox/simscape/include/foundation -I/usr/matlab/v9.11/toolbox/simscape/include/math -I/usr/matlab/v9.11/toolbox/simscape/include/lang -I/usr/matlab/v9.11/toolbox/simscape/include/external -I/usr/matlab/v9.11/toolbox/simscape/include/network_engine -I/usr/matlab/v9.11/toolbox/simscape/include/ne_sli -I/usr/matlab/v9.11/toolbox/dspblks/include -I/usr/matlab/v9.11/toolbox/simscape/include/compiler/core/c -I/usr/matlab/v9.11/toolbox/simscape/include/engine/sli/c -I/usr/matlab/v9.11/toolbox/simscape/include/engine/core/c -I/usr/matlab/v9.11/toolbox/simscape/include/utils -I/usr/matlab/v9.11/toolbox/simscape/include/pm_math -I/usr/opalrt/v2022.1.0.405/common/include -I/usr/opalrt/v2022.1.0.405/common/include_target -I/usr/opalrt/v2022.1.0.405/RT-LAB/include   -Ireferenced_model_includes -I_sharedutils  /usr/matlab/v9.11/rtw/c/src/rt_logging.c
opicc -c  -O2 -xHost -falign-functions=2 -diag-disable remark,warn,cpu-dispatch    -DUSE_RTMODEL -DMODEL=dc_microgrid_6_1_sm_circuit -DRT=RT -DNUMST=2 -DTID01EQ=1 -DNCSTATES=15 -DMT=0 -DTERMFCN=1 -DMULTITASKING=0 -D_SIMULINK -DRTLAB -DOP_MATLABR2021B	 -DMAT_FILE=1 -DCLASSIC_INTERFACE=1 -DONESTEPFCN=0 -DMULTI_INSTANCE_CODE=0 -DUNIX -I/usr/opalrt/externals/include   -I. -I/usr/matlab/v9.11/simulink/include -I/usr/matlab/v9.11/extern/include -I/usr/matlab/v9.11/rtw/c/src -I/usr/matlab/v9.11/rtw/c/src/matrixmath  -I/usr/matlab/v9.11/toolbox/simscape/include/drive -I/usr/matlab/v9.11/toolbox/simscape/include/mech -I/usr/matlab/v9.11/toolbox/simscape/include/foundation -I/usr/matlab/v9.11/toolbox/simscape/include/math -I/usr/matlab/v9.11/toolbox/simscape/include/lang -I/usr/matlab/v9.11/toolbox/simscape/include/external -I/usr/matlab/v9.11/toolbox/simscape/include/network_engine -I/usr/matlab/v9.11/toolbox/simscape/include/ne_sli -I/usr/matlab/v9.11/toolbox/dspblks/include -I/usr/matlab/v9.11/toolbox/simscape/include/compiler/core/c -I/usr/matlab/v9.11/toolbox/simscape/include/engine/sli/c -I/usr/matlab/v9.11/toolbox/simscape/include/engine/core/c -I/usr/matlab/v9.11/toolbox/simscape/include/utils -I/usr/matlab/v9.11/toolbox/simscape/include/pm_math -I/usr/opalrt/v2022.1.0.405/common/include -I/usr/opalrt/v2022.1.0.405/common/include_target -I/usr/opalrt/v2022.1.0.405/RT-LAB/include   -Ireferenced_model_includes -I_sharedutils  rt_nonfinite.c
opicc -c  -O2 -xHost -falign-functions=2 -diag-disable remark,warn,cpu-dispatch    -DUSE_RTMODEL -DMODEL=dc_microgrid_6_1_sm_circuit -DRT=RT -DNUMST=2 -DTID01EQ=1 -DNCSTATES=15 -DMT=0 -DTERMFCN=1 -DMULTITASKING=0 -D_SIMULINK -DRTLAB -DOP_MATLABR2021B	 -DMAT_FILE=1 -DCLASSIC_INTERFACE=1 -DONESTEPFCN=0 -DMULTI_INSTANCE_CODE=0 -DUNIX -I/usr/opalrt/externals/include   -I. -I/usr/matlab/v9.11/simulink/include -I/usr/matlab/v9.11/extern/include -I/usr/matlab/v9.11/rtw/c/src -I/usr/matlab/v9.11/rtw/c/src/matrixmath  -I/usr/matlab/v9.11/toolbox/simscape/include/drive -I/usr/matlab/v9.11/toolbox/simscape/include/mech -I/usr/matlab/v9.11/toolbox/simscape/include/foundation -I/usr/matlab/v9.11/toolbox/simscape/include/math -I/usr/matlab/v9.11/toolbox/simscape/include/lang -I/usr/matlab/v9.11/toolbox/simscape/include/external -I/usr/matlab/v9.11/toolbox/simscape/include/network_engine -I/usr/matlab/v9.11/toolbox/simscape/include/ne_sli -I/usr/matlab/v9.11/toolbox/dspblks/include -I/usr/matlab/v9.11/toolbox/simscape/include/compiler/core/c -I/usr/matlab/v9.11/toolbox/simscape/include/engine/sli/c -I/usr/matlab/v9.11/toolbox/simscape/include/engine/core/c -I/usr/matlab/v9.11/toolbox/simscape/include/utils -I/usr/matlab/v9.11/toolbox/simscape/include/pm_math -I/usr/opalrt/v2022.1.0.405/common/include -I/usr/opalrt/v2022.1.0.405/common/include_target -I/usr/opalrt/v2022.1.0.405/RT-LAB/include   -Ireferenced_model_includes -I_sharedutils  /usr/matlab/v9.11/rtw/c/src/rt_printf.c
opicc -c  -O2 -xHost -falign-functions=2 -diag-disable remark,warn,cpu-dispatch    -DUSE_RTMODEL -DMODEL=dc_microgrid_6_1_sm_circuit -DRT=RT -DNUMST=2 -DTID01EQ=1 -DNCSTATES=15 -DMT=0 -DTERMFCN=1 -DMULTITASKING=0 -D_SIMULINK -DRTLAB -DOP_MATLABR2021B	 -DMAT_FILE=1 -DCLASSIC_INTERFACE=1 -DONESTEPFCN=0 -DMULTI_INSTANCE_CODE=0 -DUNIX -I/usr/opalrt/externals/include   -I. -I/usr/matlab/v9.11/simulink/include -I/usr/matlab/v9.11/extern/include -I/usr/matlab/v9.11/rtw/c/src -I/usr/matlab/v9.11/rtw/c/src/matrixmath  -I/usr/matlab/v9.11/toolbox/simscape/include/drive -I/usr/matlab/v9.11/toolbox/simscape/include/mech -I/usr/matlab/v9.11/toolbox/simscape/include/foundation -I/usr/matlab/v9.11/toolbox/simscape/include/math -I/usr/matlab/v9.11/toolbox/simscape/include/lang -I/usr/matlab/v9.11/toolbox/simscape/include/external -I/usr/matlab/v9.11/toolbox/simscape/include/network_engine -I/usr/matlab/v9.11/toolbox/simscape/include/ne_sli -I/usr/matlab/v9.11/toolbox/dspblks/include -I/usr/matlab/v9.11/toolbox/simscape/include/compiler/core/c -I/usr/matlab/v9.11/toolbox/simscape/include/engine/sli/c -I/usr/matlab/v9.11/toolbox/simscape/include/engine/core/c -I/usr/matlab/v9.11/toolbox/simscape/include/utils -I/usr/matlab/v9.11/toolbox/simscape/include/pm_math -I/usr/opalrt/v2022.1.0.405/common/include -I/usr/opalrt/v2022.1.0.405/common/include_target -I/usr/opalrt/v2022.1.0.405/RT-LAB/include   -Ireferenced_model_includes -I_sharedutils  /usr/matlab/v9.11/rtw/c/src/rt_sim.c
### Linking ...
opicpc  -Wl,-rpath='/usr/opalrt/v2022.1.0.405/common/bin' -Wl,'-rpath=/usr/opalrt/v2022.1.0.405/common/bin/x32' -Wl,-rpath='/opt/intel/composerxe/lib/ia32' -Wl,-rpath='/opt/intel/Compiler/11.1/072/lib/ia32' -Wl,-rpath='/opt/intel/Compiler/11.1/056/lib/ia32' -diag-disable remark -L. -L/usr/opalrt/v2022.1.0.405/RT-LAB/lib -L/usr/opalrt/v2022.1.0.405/common/lib -L/usr/opalrt/v2022.1.0.405/common/lib/redhawk -L/usr/opalrt/v2022.1.0.405/common/bin -L/usr/opalrt/v2022.1.0.405/common/bin/x32 -L/usr/opalrt/externals/lib    -o dc_microgrid_6_1_sm_circuit dc_microgrid_6_1_sm_circuit.o dc_microgrid_6_1_sm_circuit_data.o dc_microgrid_6_1_sm_circuit_offsets.o model_main.o rtGetInf.o rtGetNaN.o rt_logging.o rt_nonfinite.o rt_printf.o rt_sim.o      -lOpalSimCore -lSimCoreLib -lSyncExchangerLib -lConnectionLib -lConnectionFactoryLib -lOpIRTS_RT-2021b -lOpalSfunR2021B -lOpalR2021B -lBlocksRT-2021b -ldspR2021B -lsimscapeR2021B -lSimulinkRT-2021b -lOpalRTER2021B -lOpalCore -lOpalCore -lLicenseLib -lSimulink -lSimulationUtilities -lInfrastructure  -lNetwork -lKLU -lNumeric -lFramework -lSystem -lMatio -luuid -lpthread -lOpalSimCore -lSimCoreLib -lSyncExchangerLib -lConnectionLib -lConnectionFactoryLib -lOpalHttpLicenseRequest -lRapidJSON_Wrapper -lOpalUtils -lpthread -lm -ldl -lutil -lrt      /usr/matlab/v9.11/rtw/c/libsrc/rtwlibr_redhawk.a 
chmod a+x dc_microgrid_6_1_sm_circuit
### Created executable: dc_microgrid_6_1_sm_circuit

dc_microgrid_6_1_sm_circuit : Building subsystem duration : 00h:00m:04s

Building model total duration : 00h:00m:04s
-------------------- Completed successfully --------------------

-------------------- Transferring the built model --------------------
Connecting to 192.168.10.12 ... OK.
Transferring in binary mode /home/fritz-xps/c/users/fghow/opal-rt/rt-labv2022.1_workspace/dc_microgrid_6/models/dc_microgrid_6/dc_microgrid_6_sm_circuit/dc_microgrid_6_1_sm_circuit ... OK.
Transferring in ascii mode /home/fritz-xps/c/users/fghow/opal-rt/rt-labv2022.1_workspace/dc_microgrid_6/models/dc_microgrid_6/compilation_target_report.xml ... OK.

File transfer duration : 00h:00m:01s
-------------------- Completed successfully --------------------

End at : Friday, February 03, 2023, 15:18:19

Compilation duration : 00h:02m:04s

Updating status for next build...OK
