\hypertarget{union_p_o_r_t___i_n___type}{}\section{P\+O\+R\+T\+\_\+\+I\+N\+\_\+\+Type Union Reference}
\label{union_p_o_r_t___i_n___type}\index{PORT\_IN\_Type@{PORT\_IN\_Type}}


{\ttfamily \#include $<$port.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___i_n___type_ae2b56ada7f2a2b46fe10076aab7e8f5e}{IN}}:32\\
\} \mbox{\hyperlink{union_p_o_r_t___i_n___type_a23e15c4b4a47d5d1bf63c37aae96cfcb}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_p_o_r_t___i_n___type_a6b91636401516a477989a336376d7b40}{reg}}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{union_p_o_r_t___i_n___type_a23e15c4b4a47d5d1bf63c37aae96cfcb}\label{union_p_o_r_t___i_n___type_a23e15c4b4a47d5d1bf63c37aae96cfcb}} 
\index{PORT\_IN\_Type@{PORT\_IN\_Type}!bit@{bit}}
\index{bit@{bit}!PORT\_IN\_Type@{PORT\_IN\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_p_o_r_t___i_n___type_ae2b56ada7f2a2b46fe10076aab7e8f5e}\label{union_p_o_r_t___i_n___type_ae2b56ada7f2a2b46fe10076aab7e8f5e}} 
\index{PORT\_IN\_Type@{PORT\_IN\_Type}!IN@{IN}}
\index{IN@{IN}!PORT\_IN\_Type@{PORT\_IN\_Type}}
\subsubsection{\texorpdfstring{IN}{IN}}
{\footnotesize\ttfamily uint32\+\_\+t IN}

bit\+: 0..31 \mbox{\hyperlink{struct_port}{Port}} Data Input Value \mbox{\Hypertarget{union_p_o_r_t___i_n___type_a6b91636401516a477989a336376d7b40}\label{union_p_o_r_t___i_n___type_a6b91636401516a477989a336376d7b40}} 
\index{PORT\_IN\_Type@{PORT\_IN\_Type}!reg@{reg}}
\index{reg@{reg}!PORT\_IN\_Type@{PORT\_IN\_Type}}
\subsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t reg}

Type used for register access 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{utils_2cmsis_2samd21_2include_2component_2port_8h}{port.\+h}}\end{DoxyCompactItemize}
