{"Source Block": ["oh/elink/hdl/erx_core.v@54:64@HdlIdDef", "   /*AUTOOUTPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tecfg_access;\t\t// From erx_cfgif of ecfg_if.v\n   wire [PW-1:0]\tecfg_packet;\t\t// From erx_cfgif of ecfg_if.v\n   wire\t\t\tedma_access;\t\t// From erx_dma of edma.v\n   wire\t\t\tedma_wait;\t\t// From erx_arbiter of erx_arbiter.v\n   wire\t\t\temesh_remap_access;\t// From erx_remap of erx_remap.v\n   wire [PW-1:0]\temesh_remap_packet;\t// From erx_remap of erx_remap.v\n   wire\t\t\temmu_access;\t\t// From erx_mmu of emmu.v\n   wire [PW-1:0]\temmu_packet;\t\t// From erx_mmu of emmu.v\n"], "Clone Blocks": [["oh/elink/hdl/axi_elink.v@189:199", "\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\trxrd_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrd_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\trxrr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrr_wait;\t\t// From esaxi of esaxi.v\n   wire\t\t\trxwr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxwr_packet;\t\t// From elink of elink.v\n"], ["oh/elink/hdl/erx_core.v@52:62", "   \n   /*AUTOINPUT*/\n   /*AUTOOUTPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tecfg_access;\t\t// From erx_cfgif of ecfg_if.v\n   wire [PW-1:0]\tecfg_packet;\t\t// From erx_cfgif of ecfg_if.v\n   wire\t\t\tedma_access;\t\t// From erx_dma of edma.v\n   wire\t\t\tedma_wait;\t\t// From erx_arbiter of erx_arbiter.v\n   wire\t\t\temesh_remap_access;\t// From erx_remap of erx_remap.v\n   wire [PW-1:0]\temesh_remap_packet;\t// From erx_remap of erx_remap.v\n"], ["oh/elink/hdl/erx_core.v@56:66", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tecfg_access;\t\t// From erx_cfgif of ecfg_if.v\n   wire [PW-1:0]\tecfg_packet;\t\t// From erx_cfgif of ecfg_if.v\n   wire\t\t\tedma_access;\t\t// From erx_dma of edma.v\n   wire\t\t\tedma_wait;\t\t// From erx_arbiter of erx_arbiter.v\n   wire\t\t\temesh_remap_access;\t// From erx_remap of erx_remap.v\n   wire [PW-1:0]\temesh_remap_packet;\t// From erx_remap of erx_remap.v\n   wire\t\t\temmu_access;\t\t// From erx_mmu of emmu.v\n   wire [PW-1:0]\temmu_packet;\t\t// From erx_mmu of emmu.v\n   wire\t\t\terx_access;\t\t// From erx_protocol of erx_protocol.v\n   wire [PW-1:0]\terx_packet;\t\t// From erx_protocol of erx_protocol.v\n"], ["oh/elink/hdl/axi_elink.v@190:200", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\trxrd_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrd_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emaxi of emaxi.v\n   wire\t\t\trxrr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxrr_wait;\t\t// From esaxi of esaxi.v\n   wire\t\t\trxwr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxwr_packet;\t\t// From elink of elink.v\n   wire\t\t\trxwr_wait;\t\t// From emaxi of emaxi.v\n"], ["oh/elink/hdl/erx_core.v@55:65", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tecfg_access;\t\t// From erx_cfgif of ecfg_if.v\n   wire [PW-1:0]\tecfg_packet;\t\t// From erx_cfgif of ecfg_if.v\n   wire\t\t\tedma_access;\t\t// From erx_dma of edma.v\n   wire\t\t\tedma_wait;\t\t// From erx_arbiter of erx_arbiter.v\n   wire\t\t\temesh_remap_access;\t// From erx_remap of erx_remap.v\n   wire [PW-1:0]\temesh_remap_packet;\t// From erx_remap of erx_remap.v\n   wire\t\t\temmu_access;\t\t// From erx_mmu of emmu.v\n   wire [PW-1:0]\temmu_packet;\t\t// From erx_mmu of emmu.v\n   wire\t\t\terx_access;\t\t// From erx_protocol of erx_protocol.v\n"], ["oh/elink/hdl/erx_core.v@57:67", "   wire\t\t\tecfg_access;\t\t// From erx_cfgif of ecfg_if.v\n   wire [PW-1:0]\tecfg_packet;\t\t// From erx_cfgif of ecfg_if.v\n   wire\t\t\tedma_access;\t\t// From erx_dma of edma.v\n   wire\t\t\tedma_wait;\t\t// From erx_arbiter of erx_arbiter.v\n   wire\t\t\temesh_remap_access;\t// From erx_remap of erx_remap.v\n   wire [PW-1:0]\temesh_remap_packet;\t// From erx_remap of erx_remap.v\n   wire\t\t\temmu_access;\t\t// From erx_mmu of emmu.v\n   wire [PW-1:0]\temmu_packet;\t\t// From erx_mmu of emmu.v\n   wire\t\t\terx_access;\t\t// From erx_protocol of erx_protocol.v\n   wire [PW-1:0]\terx_packet;\t\t// From erx_protocol of erx_protocol.v\n   wire\t\t\tmailbox_irq_en;\t\t// From erx_cfg of erx_cfg.v\n"], ["oh/elink/hdl/axi_elink.v@201:211", "   wire\t\t\ttxrd_access;\t\t// From esaxi of esaxi.v\n   wire [PW-1:0]\ttxrd_packet;\t\t// From esaxi of esaxi.v\n   wire\t\t\ttxrd_wait;\t\t// From elink of elink.v\n   wire\t\t\ttxrr_access;\t\t// From emaxi of emaxi.v\n   wire [PW-1:0]\ttxrr_packet;\t\t// From emaxi of emaxi.v\n   wire\t\t\ttxrr_wait;\t\t// From elink of elink.v\n   wire\t\t\ttxwr_access;\t\t// From esaxi of esaxi.v\n   wire [PW-1:0]\ttxwr_packet;\t\t// From esaxi of esaxi.v\n   wire\t\t\ttxwr_wait;\t\t// From elink of elink.v\n   // End of automatics\n\n"], ["oh/elink/hdl/erx_core.v@53:63", "   /*AUTOINPUT*/\n   /*AUTOOUTPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tecfg_access;\t\t// From erx_cfgif of ecfg_if.v\n   wire [PW-1:0]\tecfg_packet;\t\t// From erx_cfgif of ecfg_if.v\n   wire\t\t\tedma_access;\t\t// From erx_dma of edma.v\n   wire\t\t\tedma_wait;\t\t// From erx_arbiter of erx_arbiter.v\n   wire\t\t\temesh_remap_access;\t// From erx_remap of erx_remap.v\n   wire [PW-1:0]\temesh_remap_packet;\t// From erx_remap of erx_remap.v\n   wire\t\t\temmu_access;\t\t// From erx_mmu of emmu.v\n"]], "Diff Content": {"Delete": [], "Add": [[59, "   wire [31:0]\t\tedma_rdata;\t\t// From erx_dma of edma.v\n"]]}}