
---------- Begin Simulation Statistics ----------
final_tick                                28238992500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    217                       # Simulator instruction rate (inst/s)
host_mem_usage                                9163992                       # Number of bytes of host memory used
host_op_rate                                      222                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39420.23                       # Real time elapsed on the host
host_tick_rate                                 620853                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8548042                       # Number of instructions simulated
sim_ops                                       8758512                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024474                       # Number of seconds simulated
sim_ticks                                 24474162500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.617039                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  455895                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               467024                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                573                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4186                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            463895                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3609                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5045                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1436                       # Number of indirect misses.
system.cpu.branchPred.lookups                  490561                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8838                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          849                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2901001                       # Number of instructions committed
system.cpu.committedOps                       2945567                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.386419                       # CPI: cycles per instruction
system.cpu.discardedOps                         11332                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1475766                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             97926                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           901151                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3011471                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295297                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      573                       # number of quiesce instructions executed
system.cpu.numCycles                          9824005                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       573                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1922299     65.26%     65.26% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1315      0.04%     65.31% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::MemRead                 103042      3.50%     68.80% # Class of committed instruction
system.cpu.op_class_0::MemWrite                918911     31.20%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2945567                       # Class of committed instruction
system.cpu.quiesceCycles                     29334655                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6812534                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          803                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        850116                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              267175                       # Transaction distribution
system.membus.trans_dist::ReadResp             267877                       # Transaction distribution
system.membus.trans_dist::WriteReq             163282                       # Transaction distribution
system.membus.trans_dist::WriteResp            163282                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          401                       # Transaction distribution
system.membus.trans_dist::WriteClean               65                       # Transaction distribution
system.membus.trans_dist::CleanEvict              320                       # Transaction distribution
system.membus.trans_dist::ReadExReq               207                       # Transaction distribution
system.membus.trans_dist::ReadExResp              208                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            266                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           436                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       424239                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        424239                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           55                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       850416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       862907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       848478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       848478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1711997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        69504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13951                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        90047                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     27150696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     27150696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27257767                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1280094                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000018                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004239                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1280071    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1280094                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2171758136                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12600624                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              575140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2555375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10507850                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1634306545                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1336000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2677763                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       669441                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3347203                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       669441                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2677763                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3347203                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3347203                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3347203                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6694407                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       345600                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       345600                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       568245                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       568245                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          532                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5614                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9908                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        94320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       114800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1638402                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1671170                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1827690                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8822                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13951                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1508700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1836380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     26214404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     26738692                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     29097959                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         3031994875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2444713610                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1606581000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2677763                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4016644                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5355525                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     12049932                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5355525                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4016644                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9372170                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2677763                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9372170                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9372170                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     21422102                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2008322                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9372170                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2008322                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13388814                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4016644                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1381048                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5397692                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2008322                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13388814                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3389370                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18786506                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       266543                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       266543                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       157696                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       157696                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        36920                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       802818                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       848478                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1181020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     25690116                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     27150696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       536955                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       536955    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       536955                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1243995000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1490387000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1803461426                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     21422102                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     21422102                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1846305629                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40166441                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40222500                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80388941                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1843627867                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     61644602                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     21422102                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1926694570                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      9371648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     28246020                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16842756                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     27590660                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       292864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4939777                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       526337                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3213313                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     10711051                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    757807014                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    382920069                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2677763                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1154115897                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    439153086                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    688185183                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1127338269                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     10711051                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1196960100                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1071105252                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2677763                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2281454166                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18560                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17024                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17024                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          266                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          290                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       695591                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        62760                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         758351                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       695591                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       695591                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       695591                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        62760                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        758351                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16318468                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          39680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17097832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        29824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      9371648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10122368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       254977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              267163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          466                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       146432                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             158162                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     26833686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    666763081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2008322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1381048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1621302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             698607440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1218591                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     21422102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    382920069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5355525                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       669441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2008322                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            413594050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1218591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     48255788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1049683151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7363847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       669441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3389370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1621302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1112201490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     18443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    401237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006447822750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          339                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          339                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              487264                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             168506                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      267162                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     158162                       # Number of write requests accepted
system.mem_ctrls.readBursts                    267162                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   158162                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    189                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9905                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8599148590                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1334865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15607189840                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32209.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58459.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       242                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   248945                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  147197                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                267159                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               158162                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  234811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    486                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.951879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   858.616112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.269945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          778      2.68%      2.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          638      2.20%      4.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          527      1.82%      6.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          420      1.45%      8.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          483      1.66%      9.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          434      1.50%     11.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          505      1.74%     13.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          462      1.59%     14.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24763     85.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29010                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          339                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     787.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    976.100043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            190     56.05%     56.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.29%     56.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           47     13.86%     70.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.59%     70.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.29%     71.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            3      0.88%     71.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           83     24.48%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      0.29%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135           11      3.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           339                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     466.598820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    181.241162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    468.037320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             93     27.43%     27.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      3.83%     31.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            44     12.98%     44.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           20      5.90%     50.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            7      2.06%     52.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.88%     53.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      1.18%     54.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            9      2.65%     56.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      1.47%     58.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.29%     58.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.29%     59.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.29%     59.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.29%     59.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.29%     59.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           14      4.13%     64.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          122     35.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           339                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17086272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10123328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17097768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10122368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       698.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       413.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    698.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    413.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24473884375                       # Total gap between requests
system.mem_ctrls.avgGap                      57541.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655644                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16307460                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        49152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        39616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        31744                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      9370688                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 26789231.296474393457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 666313300.812642693520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2008322.041663325625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1381048.278975838330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1618686.645559373079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1297041.318574231118                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 21422101.777742139995                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 382880844.237264513969                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5355525.444435534999                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 669440.680554441875                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2008322.041663325625                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       254977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          619                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          466                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       146432                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    583423865                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14916989660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     44283210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31983900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     30509205                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  25132134625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  32701869875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 350628041750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1427494750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21038530500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    370734250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56819.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58503.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     57660.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     60346.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49287.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  53931619.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   3991927.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2394476.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    697018.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82181759.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    482726.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18132144050                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1324050000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5020907325                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1146                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           573                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     31997175.610820                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    177676086.085422                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          573    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       980500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             573                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9904610875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18334381625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1546231                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1546231                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1546231                       # number of overall hits
system.cpu.icache.overall_hits::total         1546231                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          266                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            266                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          266                       # number of overall misses
system.cpu.icache.overall_misses::total           266                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11558125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11558125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11558125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11558125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1546497                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1546497                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1546497                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1546497                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000172                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000172                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43451.597744                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43451.597744                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43451.597744                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43451.597744                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          266                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          266                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          266                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          266                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11136625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11136625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11136625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11136625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000172                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000172                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000172                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000172                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41867.011278                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41867.011278                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41867.011278                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41867.011278                       # average overall mshr miss latency
system.cpu.icache.replacements                     80                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1546231                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1546231                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          266                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           266                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11558125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11558125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1546497                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1546497                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43451.597744                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43451.597744                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          266                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          266                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11136625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11136625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41867.011278                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41867.011278                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           430.085314                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              853909                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                80                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10673.862500                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   430.085314                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.840010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.840010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3093260                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3093260                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       168949                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           168949                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       168949                       # number of overall hits
system.cpu.dcache.overall_hits::total          168949                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          819                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            819                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          819                       # number of overall misses
system.cpu.dcache.overall_misses::total           819                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     65684375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     65684375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     65684375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     65684375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       169768                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       169768                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       169768                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       169768                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004824                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004824                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004824                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004824                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80200.702076                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80200.702076                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80200.702076                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80200.702076                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          401                       # number of writebacks
system.cpu.dcache.writebacks::total               401                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          176                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          176                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          643                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          643                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          643                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          643                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6218                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6218                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     51936375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     51936375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     51936375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     51936375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13740500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13740500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003788                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003788                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003788                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003788                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80771.967341                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80771.967341                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80771.967341                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80771.967341                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2209.794146                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2209.794146                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    641                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       104686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          104686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          464                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           464                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     37798875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37798875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       105150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       105150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004413                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004413                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81463.092672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81463.092672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          632                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          632                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     35992375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     35992375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13740500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13740500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82551.318807                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82551.318807                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21741.297468                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21741.297468                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        64263                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          64263                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          355                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          355                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27885500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27885500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        64618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        64618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005494                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005494                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78550.704225                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78550.704225                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          148                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          148                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          207                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          207                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5586                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5586                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15944000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15944000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77024.154589                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77024.154589                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       424239                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       424239                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4435039250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4435039250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10454.105469                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10454.105469                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        75442                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        75442                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       348797                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       348797                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   4278685136                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   4278685136                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12266.978030                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12266.978030                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           472.238796                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               12913                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               706                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.290368                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   472.238796                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.922341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.922341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4073628                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4073628                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28238992500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28239228125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    217                       # Simulator instruction rate (inst/s)
host_mem_usage                                9163992                       # Number of bytes of host memory used
host_op_rate                                      222                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39420.33                       # Real time elapsed on the host
host_tick_rate                                 620857                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8548051                       # Number of instructions simulated
sim_ops                                       8758527                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024474                       # Number of seconds simulated
sim_ticks                                 24474398125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.616631                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  455897                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               467028                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                574                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4188                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            463895                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3609                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5045                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1436                       # Number of indirect misses.
system.cpu.branchPred.lookups                  490567                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8840                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          849                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2901010                       # Number of instructions committed
system.cpu.committedOps                       2945582                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.386538                       # CPI: cycles per instruction
system.cpu.discardedOps                         11339                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1475783                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             97926                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           901154                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3011797                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295287                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      573                       # number of quiesce instructions executed
system.cpu.numCycles                          9824382                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       573                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1922307     65.26%     65.26% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1315      0.04%     65.31% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::MemRead                 103048      3.50%     68.80% # Class of committed instruction
system.cpu.op_class_0::MemWrite                918911     31.20%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2945582                       # Class of committed instruction
system.cpu.quiesceCycles                     29334655                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6812585                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          806                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        850124                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              267175                       # Transaction distribution
system.membus.trans_dist::ReadResp             267881                       # Transaction distribution
system.membus.trans_dist::WriteReq             163282                       # Transaction distribution
system.membus.trans_dist::WriteResp            163282                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          401                       # Transaction distribution
system.membus.trans_dist::WriteClean               65                       # Transaction distribution
system.membus.trans_dist::CleanEvict              324                       # Transaction distribution
system.membus.trans_dist::ReadExReq               207                       # Transaction distribution
system.membus.trans_dist::ReadExResp              208                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            268                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           438                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       424239                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        424239                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           55                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       850422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       862913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       848478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       848478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1712009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        69632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13951                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        90175                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     27150696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     27150696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27258023                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1280098                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000018                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004239                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1280075    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1280098                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2171764011                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12600624                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              581015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2555375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10519350                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1634306545                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1346000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2677737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       669434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3347171                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       669434                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2677737                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3347171                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3347171                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3347171                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6694342                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       345600                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       345600                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       568245                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       568245                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          532                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5614                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9908                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        94320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       114800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1638402                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1671170                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1827690                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8822                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13951                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1508700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1836380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     26214404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     26738692                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     29097959                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         3031994875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2444713610                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1606581000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2677737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4016605                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5355474                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     12049816                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5355474                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4016605                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9372079                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2677737                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9372079                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9372079                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     21421896                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2008303                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9372079                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2008303                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13388685                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4016605                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1381035                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5397640                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2008303                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13388685                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3389338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18786325                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       266543                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       266543                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       157696                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       157696                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        36920                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       802818                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       848478                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1181020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     25690116                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     27150696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       536955                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       536955    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       536955                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1243995000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1490387000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1803444063                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     21421896                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     21421896                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1846287854                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40166054                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40222113                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80388167                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1843610117                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     61644008                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     21421896                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1926676021                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      9371648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     28246020                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16842756                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     27590660                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       292864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4939777                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       526337                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3213313                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     10710948                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    757799718                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    382916383                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2677737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1154104786                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    439148859                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    688178558                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1127327416                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     10710948                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1196948577                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1071094940                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2677737                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2281432202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17152                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17152                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          268                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          292                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       700814                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        62759                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         763573                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       700814                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       700814                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       700814                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        62759                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        763573                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16318468                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          39808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17097960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        29824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      9371648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10122368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       254977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              267165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          466                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       146432                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             158162                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     26833428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    666756662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2008303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1381035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1626516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             698605944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1218580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     21421896                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    382916383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5355474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       669434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2008303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            413590069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1218580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     48255324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1049673045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7363777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       669434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3389338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1626516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1112196012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     18443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    401237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006447822750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          339                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          339                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              487268                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             168506                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      267164                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     158162                       # Number of write requests accepted
system.mem_ctrls.readBursts                    267164                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   158162                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    189                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9905                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8599148590                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1334875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15607242340                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32209.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58459.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       242                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   248947                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  147197                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                267161                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               158162                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  234811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    486                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.951879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   858.616112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.269945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          778      2.68%      2.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          638      2.20%      4.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          527      1.82%      6.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          420      1.45%      8.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          483      1.66%      9.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          434      1.50%     11.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          505      1.74%     13.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          462      1.59%     14.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24763     85.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29010                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          339                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     787.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    976.100043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            190     56.05%     56.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.29%     56.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           47     13.86%     70.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.59%     70.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.29%     71.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            3      0.88%     71.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           83     24.48%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      0.29%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135           11      3.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           339                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     466.598820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    181.241162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    468.037320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             93     27.43%     27.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      3.83%     31.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            44     12.98%     44.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           20      5.90%     50.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            7      2.06%     52.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.88%     53.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      1.18%     54.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            9      2.65%     56.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      1.47%     58.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.29%     58.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.29%     59.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.29%     59.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.29%     59.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.29%     59.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           14      4.13%     64.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          122     35.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           339                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17086400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10123328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17097896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10122368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       698.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       413.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    698.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    413.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24474285000                       # Total gap between requests
system.mem_ctrls.avgGap                      57542.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655644                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16307460                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        49152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        39744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        31744                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      9370688                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 26788973.385632541031                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 666306885.943083763123                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2008302.706728972727                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1381034.983061508741                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1623901.016769130481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1297028.831429128302                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 21421895.538442377001                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 382877158.087416708469                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5355473.884610594250                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 669434.235576324281                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2008302.706728972727                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       254977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          621                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          466                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       146432                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    583423865                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14916989660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     44283210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31983900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     30561705                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  25132134625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  32701869875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 350628041750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1427494750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21038530500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    370734250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56819.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58503.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     57660.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     60346.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49213.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  53931619.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   3991927.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2394476.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    697018.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82181759.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    482726.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18132144050                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1324050000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5021142950                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1146                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           573                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     31997175.610820                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    177676086.085422                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          573    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       980500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             573                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9904846500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18334381625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1546240                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1546240                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1546240                       # number of overall hits
system.cpu.icache.overall_hits::total         1546240                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          268                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            268                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          268                       # number of overall misses
system.cpu.icache.overall_misses::total           268                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11645000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11645000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11645000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11645000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1546508                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1546508                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1546508                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1546508                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000173                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000173                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000173                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000173                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43451.492537                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43451.492537                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43451.492537                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43451.492537                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          268                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          268                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          268                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          268                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11220250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11220250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11220250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11220250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000173                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000173                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000173                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000173                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41866.604478                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41866.604478                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41866.604478                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41866.604478                       # average overall mshr miss latency
system.cpu.icache.replacements                     82                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1546240                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1546240                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          268                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           268                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11645000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11645000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1546508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1546508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000173                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000173                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43451.492537                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43451.492537                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          268                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          268                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11220250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11220250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000173                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000173                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41866.604478                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41866.604478                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           430.085342                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3161385                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               515                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6138.611650                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   430.085342                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.840010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.840010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3093284                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3093284                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       168953                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           168953                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       168953                       # number of overall hits
system.cpu.dcache.overall_hits::total          168953                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          821                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            821                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          821                       # number of overall misses
system.cpu.dcache.overall_misses::total           821                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     65805000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     65805000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     65805000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     65805000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       169774                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       169774                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       169774                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       169774                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004836                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004836                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004836                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004836                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80152.253350                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80152.253350                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80152.253350                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80152.253350                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          401                       # number of writebacks
system.cpu.dcache.writebacks::total               401                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          176                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          176                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          645                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          645                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          645                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          645                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6218                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6218                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     52053875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     52053875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     52053875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     52053875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13740500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13740500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003799                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003799                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80703.682171                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80703.682171                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80703.682171                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80703.682171                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2209.794146                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2209.794146                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    643                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       104690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          104690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          466                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           466                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     37919500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37919500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       105156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       105156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81372.317597                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81372.317597                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          632                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          632                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     36109875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     36109875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13740500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13740500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82442.636986                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82442.636986                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21741.297468                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21741.297468                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        64263                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          64263                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          355                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          355                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27885500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27885500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        64618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        64618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005494                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005494                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78550.704225                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78550.704225                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          148                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          148                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          207                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          207                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5586                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5586                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15944000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15944000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77024.154589                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77024.154589                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       424239                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       424239                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4435039250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4435039250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10454.105469                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10454.105469                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        75442                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        75442                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       348797                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       348797                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   4278685136                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   4278685136                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12266.978030                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12266.978030                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           472.238582                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              173845                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1158                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            150.125216                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   472.238582                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.922341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.922341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4073654                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4073654                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28239228125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
