# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 47
attribute \src "dut.sv:9.1-37.10"
attribute \cells_not_processed 1
module \top
  wire $auto$process.cpp:32:create_temp_wire$1
  wire $auto$process.cpp:32:create_temp_wire$11
  wire $auto$process.cpp:32:create_temp_wire$13
  wire $auto$process.cpp:32:create_temp_wire$21
  wire $auto$process.cpp:32:create_temp_wire$25
  wire $auto$process.cpp:32:create_temp_wire$27
  wire $auto$process.cpp:32:create_temp_wire$31
  wire $auto$process.cpp:32:create_temp_wire$33
  wire $auto$process.cpp:32:create_temp_wire$5
  wire $auto$process.cpp:32:create_temp_wire$7
  wire $auto$process.cpp:4638:import_case_stmt_sync$17
  wire $auto$process.cpp:4638:import_case_stmt_sync$37
  wire $auto$rtlil.cc:3008:Xor$46
  wire $auto$rtlil.cc:3013:Eq$42
  wire $auto$rtlil.cc:3013:Eq$44
  wire width 32 $auto$rtlil.cc:3094:Mux$10
  wire width 32 $auto$rtlil.cc:3094:Mux$16
  wire width 32 $auto$rtlil.cc:3094:Mux$20
  wire width 2 $auto$rtlil.cc:3094:Mux$24
  wire width 2 $auto$rtlil.cc:3094:Mux$30
  wire width 2 $auto$rtlil.cc:3094:Mux$36
  wire width 32 $auto$rtlil.cc:3094:Mux$4
  wire width 2 $auto$rtlil.cc:3094:Mux$40
  attribute \src "dut.sv:9.18-9.21"
  wire input 1 \clk
  attribute \another_attribute 1
  attribute \init 2'11
  attribute \src "dut.sv:24.13-24.18"
  wire width 2 \state
  attribute \init 0
  attribute \src "dut.sv:11.18-11.28"
  wire width 32 \wide_state
  attribute \src "dut.sv:9.30-9.31"
  wire output 2 \z
  cell $xor $auto$expression.cpp:477:import_operation$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3013:Eq$42
    connect \B $auto$rtlil.cc:3013:Eq$44
    connect \Y $auto$rtlil.cc:3008:Xor$46
  end
  cell $eq $auto$expression.cpp:666:import_operation$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wide_state
    connect \B 1
    connect \Y $auto$rtlil.cc:3013:Eq$42
  end
  cell $eq $auto$expression.cpp:666:import_operation$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 0
    connect \Y $auto$rtlil.cc:3013:Eq$44
  end
  attribute \src "dut.sv:17.13-17.34"
  cell $eq $auto$process.cpp:38:create_eq_cell$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wide_state
    connect \B 2
    connect \Y $auto$process.cpp:32:create_temp_wire$11
  end
  attribute \src "dut.sv:15.13-15.34"
  cell $eq $auto$process.cpp:38:create_eq_cell$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wide_state
    connect \B 0
    connect \Y $auto$process.cpp:32:create_temp_wire$1
  end
  attribute \src "dut.sv:28.13-28.27"
  cell $eq $auto$process.cpp:38:create_eq_cell$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3
    connect \Y $auto$process.cpp:32:create_temp_wire$21
  end
  attribute \src "dut.sv:29.13-29.27"
  cell $eq $auto$process.cpp:38:create_eq_cell$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 0
    connect \Y $auto$process.cpp:32:create_temp_wire$25
  end
  attribute \src "dut.sv:30.13-30.27"
  cell $eq $auto$process.cpp:38:create_eq_cell$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 1
    connect \Y $auto$process.cpp:32:create_temp_wire$31
  end
  attribute \src "dut.sv:16.13-16.34"
  cell $eq $auto$process.cpp:38:create_eq_cell$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wide_state
    connect \B 1
    connect \Y $auto$process.cpp:32:create_temp_wire$5
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$15
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3094:Mux$10
    connect \B 3
    connect \S $auto$process.cpp:32:create_temp_wire$11
    connect \Y $auto$rtlil.cc:3094:Mux$16
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$19
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3094:Mux$16
    connect \B 0
    connect \S $auto$process.cpp:4638:import_case_stmt_sync$17
    connect \Y $auto$rtlil.cc:3094:Mux$20
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$23
    parameter \WIDTH 2
    connect \A \state
    connect \B 2'00
    connect \S $auto$process.cpp:32:create_temp_wire$21
    connect \Y $auto$rtlil.cc:3094:Mux$24
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$29
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:3094:Mux$24
    connect \B 2'01
    connect \S $auto$process.cpp:32:create_temp_wire$25
    connect \Y $auto$rtlil.cc:3094:Mux$30
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$3
    parameter \WIDTH 32
    connect \A \wide_state
    connect \B 1
    connect \S $auto$process.cpp:32:create_temp_wire$1
    connect \Y $auto$rtlil.cc:3094:Mux$4
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$35
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:3094:Mux$30
    connect \B 2'10
    connect \S $auto$process.cpp:32:create_temp_wire$31
    connect \Y $auto$rtlil.cc:3094:Mux$36
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$39
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:3094:Mux$36
    connect \B 2'11
    connect \S $auto$process.cpp:4638:import_case_stmt_sync$37
    connect \Y $auto$rtlil.cc:3094:Mux$40
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$9
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3094:Mux$4
    connect \B 2
    connect \S $auto$process.cpp:32:create_temp_wire$5
    connect \Y $auto$rtlil.cc:3094:Mux$10
  end
  cell $_NOT_ $auto$process.cpp:4639:import_case_stmt_sync$18
    connect \A $auto$process.cpp:32:create_temp_wire$13
    connect \Y $auto$process.cpp:4638:import_case_stmt_sync$17
  end
  cell $_NOT_ $auto$process.cpp:4639:import_case_stmt_sync$38
    connect \A $auto$process.cpp:32:create_temp_wire$33
    connect \Y $auto$process.cpp:4638:import_case_stmt_sync$37
  end
  cell $or $auto$process.cpp:54:create_or_cell$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:32:create_temp_wire$7
    connect \B $auto$process.cpp:32:create_temp_wire$11
    connect \Y $auto$process.cpp:32:create_temp_wire$13
  end
  cell $or $auto$process.cpp:54:create_or_cell$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:32:create_temp_wire$21
    connect \B $auto$process.cpp:32:create_temp_wire$25
    connect \Y $auto$process.cpp:32:create_temp_wire$27
  end
  cell $or $auto$process.cpp:54:create_or_cell$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:32:create_temp_wire$27
    connect \B $auto$process.cpp:32:create_temp_wire$31
    connect \Y $auto$process.cpp:32:create_temp_wire$33
  end
  cell $or $auto$process.cpp:54:create_or_cell$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:32:create_temp_wire$1
    connect \B $auto$process.cpp:32:create_temp_wire$5
    connect \Y $auto$process.cpp:32:create_temp_wire$7
  end
  attribute \always_ff 1
  attribute \src "dut.sv:13.5-20.8"
  process $proc$dut.sv:13$1
    sync posedge \clk
      update \wide_state $auto$rtlil.cc:3094:Mux$20
  end
  attribute \always_ff 1
  attribute \src "dut.sv:26.5-33.8"
  process $proc$dut.sv:26$1
    sync posedge \clk
      update \state $auto$rtlil.cc:3094:Mux$40
  end
  connect \z $auto$rtlil.cc:3008:Xor$46
end
