$comment
	File created using the following command:
		vcd file mem_test.msim.vcd -direction
$end
$date
	Fri Oct 26 15:00:28 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mem_test_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 8 " endereco [7:0] $end
$var wire 1 # saida [7] $end
$var wire 1 $ saida [6] $end
$var wire 1 % saida [5] $end
$var wire 1 & saida [4] $end
$var wire 1 ' saida [3] $end
$var wire 1 ( saida [2] $end
$var wire 1 ) saida [1] $end
$var wire 1 * saida [0] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 clock~input_o $end
$var wire 1 2 ~GND~combout $end
$var wire 1 3 endereco[0]~input_o $end
$var wire 1 4 endereco[1]~input_o $end
$var wire 1 5 endereco[2]~input_o $end
$var wire 1 6 endereco[3]~input_o $end
$var wire 1 7 endereco[4]~input_o $end
$var wire 1 8 endereco[5]~input_o $end
$var wire 1 9 endereco[6]~input_o $end
$var wire 1 : endereco[7]~input_o $end
$var wire 1 ; memoria_inst|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 < memoria_inst|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 = memoria_inst|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 > memoria_inst|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 ? memoria_inst|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 @ memoria_inst|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 A memoria_inst|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 B memoria_inst|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 C memoria_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 D memoria_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 E memoria_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 F memoria_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 G memoria_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 H memoria_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 I memoria_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 J memoria_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0*
0)
0(
0'
0&
0%
0$
0#
0+
1,
x-
1.
1/
10
01
02
03
04
05
06
07
08
09
0:
0B
0A
0@
0?
0>
0=
0<
0;
0C
0D
0E
0F
0G
0H
0I
0J
$end
#5000
1!
11
#10000
0!
01
#15000
1!
11
1F
1D
1?
1A
1)
1'
#20000
0!
01
#25000
1!
11
#30000
0!
01
#35000
1!
11
#40000
0!
01
#45000
1!
11
#50000
0!
01
#55000
1!
11
#60000
b1 "
0!
13
01
#65000
1!
11
#70000
0!
01
#75000
1!
11
1E
0D
1@
0A
0)
1(
#80000
0!
01
#85000
1!
11
#90000
0!
01
#95000
1!
11
#100000
0!
01
#105000
1!
11
#110000
0!
01
#115000
1!
11
#120000
0!
01
#125000
1!
11
#130000
0!
01
#135000
1!
11
#140000
b0 "
0!
03
01
#145000
1!
11
#150000
b10 "
0!
14
01
#155000
1!
11
0E
1D
0@
1A
1)
0(
#160000
0!
01
#165000
1!
11
1E
1C
1@
1B
1*
1(
#170000
0!
01
#175000
1!
11
#180000
0!
01
#185000
1!
11
#190000
0!
01
#195000
1!
11
#200000
0!
01
#205000
1!
11
#210000
0!
01
#215000
1!
11
#220000
0!
01
#225000
1!
11
#230000
0!
01
#235000
1!
11
#240000
0!
01
#245000
1!
11
#250000
0!
01
#255000
1!
11
#260000
0!
01
#265000
1!
11
#270000
b0 "
0!
04
01
#275000
1!
11
#280000
0!
01
#285000
1!
11
0E
0C
0@
0B
0*
0(
#290000
0!
01
#295000
1!
11
#300000
b1 "
b11 "
0!
13
14
01
#305000
1!
11
#310000
0!
01
#315000
1!
11
1H
0F
0D
1=
0?
0A
0)
0'
1%
#320000
0!
01
#325000
1!
11
#330000
0!
01
#335000
1!
11
#340000
0!
01
#345000
1!
11
#350000
0!
01
#355000
1!
11
#360000
0!
01
#365000
1!
11
#370000
0!
01
#375000
1!
11
#380000
0!
01
#385000
1!
11
#390000
0!
01
#395000
1!
11
#400000
0!
01
#405000
1!
11
#410000
0!
01
#415000
1!
11
#420000
0!
01
#425000
1!
11
#430000
0!
01
#435000
1!
11
#440000
b10 "
b0 "
0!
03
04
01
#445000
1!
11
#450000
0!
01
#455000
1!
11
0H
1F
1D
0=
1?
1A
1)
1'
0%
#460000
0!
01
#465000
1!
11
#470000
0!
01
#475000
1!
11
#480000
0!
01
#485000
1!
11
#490000
0!
01
#495000
1!
11
#500000
0!
01
#505000
1!
11
#510000
0!
01
#515000
1!
11
#520000
0!
01
#525000
1!
11
#530000
0!
01
#535000
1!
11
#540000
0!
01
#545000
1!
11
#550000
0!
01
#555000
1!
11
#560000
b10000 "
b10100 "
0!
15
17
01
#565000
1!
11
#570000
0!
01
#575000
1!
11
0F
0D
0?
0A
0)
0'
#580000
0!
01
#585000
1!
11
#590000
0!
01
#595000
1!
11
#600000
0!
01
#605000
1!
11
#610000
0!
01
#615000
1!
11
#620000
0!
01
#625000
1!
11
#630000
b100 "
b0 "
0!
05
07
01
#635000
1!
11
#640000
0!
01
#645000
1!
11
1F
1D
1?
1A
1)
1'
#650000
0!
01
#655000
1!
11
#660000
0!
01
#665000
1!
11
#670000
0!
01
#675000
1!
11
#680000
0!
01
#685000
1!
11
#690000
0!
01
#695000
1!
11
#700000
0!
01
#705000
1!
11
#710000
0!
01
#715000
1!
11
#720000
0!
01
#725000
1!
11
#730000
b1000 "
0!
16
01
#735000
1!
11
#740000
0!
01
#745000
1!
11
0F
0D
1C
0?
0A
1B
1*
0)
0'
#750000
0!
01
#755000
1!
11
#760000
0!
01
#765000
1!
11
#770000
0!
01
#775000
1!
11
#780000
0!
01
#785000
1!
11
#790000
0!
01
#795000
1!
11
#800000
0!
01
#805000
1!
11
#810000
0!
01
#815000
1!
11
#820000
b0 "
0!
06
01
#825000
1!
11
#830000
0!
01
#835000
1!
11
1F
1D
0C
1?
1A
0B
0*
1)
1'
#840000
0!
01
#845000
1!
11
#850000
0!
01
#855000
1!
11
#860000
0!
01
#865000
1!
11
#870000
0!
01
#875000
1!
11
#880000
0!
01
#885000
1!
11
#890000
0!
01
#895000
1!
11
#900000
0!
01
#905000
1!
11
#910000
0!
01
#915000
1!
11
#920000
0!
01
#925000
1!
11
#930000
0!
01
#935000
1!
11
#940000
0!
01
#945000
1!
11
#950000
0!
01
#955000
1!
11
#960000
0!
01
#965000
1!
11
#970000
0!
01
#975000
1!
11
#980000
0!
01
#985000
1!
11
#990000
0!
01
#995000
1!
11
#1000000
