Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr  5 16:59:09 2020
| Host         : DESKTOP-DQL28P8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SerialDataProcessor_control_sets_placed.rpt
| Design       : SerialDataProcessor
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               9 |            4 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               2 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------------+-----------------------------------+------------------+----------------+
|            Clock Signal            |        Enable Signal        |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------------------------+-----------------------------+-----------------------------------+------------------+----------------+
|  bsc/sync                          |                             |                                   |                1 |              1 |
|  current_bus_level_reg_LDC_i_1_n_0 |                             | current_bus_level_reg_LDC_i_2_n_0 |                1 |              1 |
|  clock_IBUF_BUFG                   |                             |                                   |                1 |              1 |
|  clock_IBUF_BUFG                   | current_bus_level_C_i_1_n_0 | current_bus_level_reg_LDC_i_1_n_0 |                1 |              1 |
|  clock_IBUF_BUFG                   | current_bus_level_C_i_1_n_0 | current_bus_level_reg_LDC_i_2_n_0 |                1 |              1 |
|  bsc/bit_clock_internal            |                             |                                   |                1 |              4 |
|  clock_IBUF_BUFG                   |                             | bsc/counter[7]_i_2_n_0            |                4 |              9 |
+------------------------------------+-----------------------------+-----------------------------------+------------------+----------------+


