// Seed: 279629989
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  initial begin
    if (1) id_2 <= 1;
  end
  logic id_4;
endmodule
