
---------- Begin Simulation Statistics ----------
final_tick                               1622256068500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 306040                       # Simulator instruction rate (inst/s)
host_mem_usage                                8522608                       # Number of bytes of host memory used
host_op_rate                                   306039                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   326.76                       # Real time elapsed on the host
host_tick_rate                               70443023                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000021                       # Number of instructions simulated
sim_ops                                     100000021                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023018                       # Number of seconds simulated
sim_ticks                                 23017633500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data       803395                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       803395                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 39333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 39333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 38333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data       803392                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       803392                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       118000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       118000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       115000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       115000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18379882                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18379887                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34983.146067                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34214.285714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 41822.580645                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41822.580645                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     18379793                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        18379796                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data      3113500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3113500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data           89                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            91                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data      2593000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2593000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data           62                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data       803395                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       803395                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data       803395                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       803395                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     13387080                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13387084                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39586.835825                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39586.231934                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 47458.437443                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47458.437443                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     13255976                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13255978                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   5189992524                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5189992524                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.009793                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009793                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       131104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       131106                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       114695                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       114695                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    778745500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    778745500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.001226                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001226                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        16409                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16409                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.086542                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs             11220                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       326351                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            9                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     31766962                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31766971                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 39583.712729                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39582.505880                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 47437.222998                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47437.222998                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     31635769                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31635774                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   5193106024                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5193106024                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.444444                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.004130                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004130                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       131193                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         131197                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       114722                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       114722                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    781338500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    781338500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000518                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000518                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        16471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        16471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            9                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     31766962                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31766971                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 39583.712729                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39582.505880                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 47437.222998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47437.222998                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     31635769                       # number of overall hits
system.cpu.dcache.overall_hits::total        31635774                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   5193106024                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5193106024                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.444444                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.004130                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004130                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       131193                       # number of overall misses
system.cpu.dcache.overall_misses::total        131197                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       114722                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       114722                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    781338500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    781338500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000518                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000518                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        16471                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16471                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1622256068500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  15966                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs           2018.390521                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        267006566                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.001945                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   391.368709                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.001957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.764392                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.766349                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1622256068500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             16478                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         267006566                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           392.370654                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            33259039                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1599238435500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        15937                       # number of writebacks
system.cpu.dcache.writebacks::total             15937                       # number of writebacks
system.cpu.dtb.data_accesses                        9                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            9                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 1622256068500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_accesses                        5                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            5                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       4                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           4                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     12790914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12790934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 81650.793651                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        80375                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 85803.030303                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85803.030303                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     12790788                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12790806                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     10288000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10288000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          126                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           128                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           27                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      8494500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8494500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           99                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs           55                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs           55                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     12790914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12790934                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 81650.793651                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        80375                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 85803.030303                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85803.030303                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     12790788                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12790806                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     10288000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10288000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          126                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            128                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      8494500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8494500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           99                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           99                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     12790914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12790934                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 81650.793651                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        80375                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 85803.030303                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85803.030303                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     12790788                       # number of overall hits
system.cpu.icache.overall_hits::total        12790806                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     10288000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10288000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          126                       # number of overall misses
system.cpu.icache.overall_misses::total           128                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           27                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      8494500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8494500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           99                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           99                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1622256068500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          101                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          126642.643564                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        102327573                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    96.978407                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.189411                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.193317                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          101                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.197266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1622256068500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               101                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         102327573                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse            98.978407                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12790907                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1599238435500                       # Cycle when the warmup percentage was hit.
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                      20                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                          20                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 1622256068500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  31                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             9                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        10     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        1      5.00%     55.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     55.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     25.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       4     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    23017623500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.InvalidateReq_accesses::.switch_cpus.data          255                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           255                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 19484.126984                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19484.126984                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data          192                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               192                       # number of InvalidateReq hits
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.247059                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.247059                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_misses::.switch_cpus.data           63                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              63                       # number of InvalidateReq misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data      1227500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1227500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.247059                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.247059                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           63                       # number of InvalidateReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           99                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            101                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84303.030303                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82633.663366                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74303.030303                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74303.030303                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      8346000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      8346000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           99                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              101                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      7356000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      7356000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980198                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           99                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           99                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        16154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81586.673224                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81566.617502                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71586.673224                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71586.673224                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         8020                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8020                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.switch_cpus.data    663626000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     663626000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.503529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.503590                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         8134                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8136                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    582286000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    582286000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.503529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.503466                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8134                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data           65                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            67                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90395.833333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83442.307692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80395.833333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80395.833333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data           41                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                41                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data      2169500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      2169500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.369231                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.388060                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data           24                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              26                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data      1929500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      1929500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.369231                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.358209                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data           24                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           24                       # number of ReadSharedReq MSHR misses
system.l2.WritebackDirty_accesses::.writebacks        15937                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        15937                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        15937                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            15937                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           99                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        16219                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16324                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84303.030303                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81612.588870                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81585.562144                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74303.030303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71612.588870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71644.846797                       # average overall mshr miss latency
system.l2.demand_hits::.switch_cpus.data         8061                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8061                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.switch_cpus.inst      8346000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    665795500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        674141500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.502990                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.506187                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           99                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         8158                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8263                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      7356000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    584215500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    591571500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.502990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.505820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.switch_cpus.inst           99                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         8158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8257                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           99                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        16219                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16324                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84303.030303                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81612.588870                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81585.562144                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74303.030303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71612.588870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71644.846797                       # average overall mshr miss latency
system.l2.overall_hits::.switch_cpus.data         8061                       # number of overall hits
system.l2.overall_hits::total                    8061                       # number of overall hits
system.l2.overall_miss_latency::.switch_cpus.inst      8346000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    665795500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       674141500                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.502990                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.506187                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           99                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         8158                       # number of overall misses
system.l2.overall_misses::total                  8263                       # number of overall misses
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      7356000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    584215500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    591571500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.502990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.505820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.switch_cpus.inst           99                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         8158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8257                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 1622256068500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                              0                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::3          179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8135                       # Occupied blocks per task id
system.l2.tags.avg_refs                      3.818716                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   529226                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      55.419430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         3.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    96.978452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  6081.581947                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.185595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.190429                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8314                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.253723                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1622256068500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                      8506                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    529226                       # Number of tag accesses
system.l2.tags.tagsinuse                  6239.979828                       # Cycle average of tags in use
system.l2.tags.total_refs                       32482                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle              1599238435500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     718496.85                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                30331.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        99.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      8158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     11581.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        22.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     22.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst         5561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       275267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           280828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst              5561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             11122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       275267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     22683131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              22975081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             5561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            11122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       275267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     22683131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             22975081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples          549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    962.564663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   900.186012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   202.073797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           13      2.37%      2.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           11      2.00%      4.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            3      0.55%      4.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            4      0.73%      5.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4      0.73%      6.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      1.46%      7.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           55     10.02%     17.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          451     82.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          549                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 528448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  528448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         6336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         6336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       522112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             528832                       # Number of bytes read from this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           99                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         8158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33184.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30297.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         6336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       522112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 275267.220672359748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 22683131.174193039536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3285250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    247164000                       # Per-master read total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               16544                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           99                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         8158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8263                       # Number of read requests responded to by this memory
system.mem_ctrls.pageHitRate                    93.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000001104250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1622256068500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdQLenPdf::0                    2124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                      8257                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8257                       # Read request sizes (log2)
system.mem_ctrls.readReqs                        8257                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 93.35                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                     7708                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   41285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    5932628500                       # Total gap between requests
system.mem_ctrls.totMemAccLat               250449250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                     95630500                       # Total ticks spent queuing
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy             25072590                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                  1992060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        22569150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            243.283296                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      1631000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       4680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  22868574750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     41569000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      51680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     49488750                       # Time in different power states
system.mem_ctrls_0.preBackEnergy              1133280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  1058805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        15959040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                29738100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         11063520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       5491219200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             5599805745                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           5888522750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24391440                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                  1927800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        23552400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            243.345090                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      2788500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       4940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  22860512500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     47718750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      50019500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     51644250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy              1275840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  1024650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        18324480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                29216880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         11678160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       5489836440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             5601228090                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           5887578000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        16589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       528832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  528832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 1622256068500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             9434500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           41966500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8326                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8326    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8326                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8326                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp                127                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8136                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8136                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           127                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            63                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 1622256068500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     54.699904                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits         7550114                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     13802792                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          166                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     13576630                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups           27                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses           27                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        16188064                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         1004317                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          268                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           16184749                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       7849756                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      1606790                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        17372                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    101957259                       # Number of instructions committed
system.switch_cpus.commit.committedOps      101957259                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     46023221                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.215344                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.035680                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     20834900     45.27%     45.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     10263056     22.30%     67.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1519165      3.30%     70.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1613414      3.51%     74.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1113984      2.42%     76.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1218197      2.65%     79.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       804581      1.75%     81.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       806168      1.75%     82.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7849756     17.06%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     46023221                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             100424                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      1004246                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          98393211                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22394623                       # Number of loads committed
system.switch_cpus.commit.membars              803395                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      1957258      1.92%      1.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     61305994     60.13%     62.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      1205090      1.18%     63.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt       100424      0.10%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     23198018     22.75%     86.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     14190475     13.92%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    101957259                       # Class of committed instruction
system.switch_cpus.commit.refs               36585098                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             100000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.460352                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.460352                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      21661670                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred            32                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved      7549752                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      101983520                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7647683                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15486036                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            776                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           111                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles       1229783                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.data_accesses         36591377                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits             36588161                       # DTB hits
system.switch_cpus.dtb.data_misses               3216                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 1622256068500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.read_accesses         22396448                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits             22396332                       # DTB read hits
system.switch_cpus.dtb.read_misses                116                       # DTB read misses
system.switch_cpus.dtb.write_accesses        14194929                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits            14191829                       # DTB write hits
system.switch_cpus.dtb.write_misses              3100                       # DTB write misses
system.switch_cpus.fetch.Branches            16188064                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          12790914                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              33229878                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           216                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              101991913                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          139                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1343                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles            1614                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.351645                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     12793758                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8554431                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.215518                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     46025949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.215965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.088984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         26588629     57.77%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1506597      3.27%     61.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          3113305      6.76%     67.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1607234      3.49%     71.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2027096      4.40%     75.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1205348      2.62%     78.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1707542      3.71%     82.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1104956      2.40%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7165242     15.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     46025949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads            100540                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               32                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          341                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         16185775                       # Number of branches executed
system.switch_cpus.iew.exec_nop               1959179                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.172539                       # Inst execution rate
system.switch_cpus.iew.exec_refs             36591433                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           14194929                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            2121                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      22397027                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts       803414                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           42                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     14195084                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    101977395                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      22396504                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          625                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     100013379                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              4                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        256390                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            776                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        256266                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        10983                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      3213055                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          462                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         2402                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         4608                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          462                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          308                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           33                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          74472309                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             100009166                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.755806                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          56286602                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.172448                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              100012876                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        134829519                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        70619372                       # number of integer regfile writes
system.switch_cpus.ipc                       2.172249                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.172249                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          144      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      61313056     61.30%     61.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1205184      1.21%     62.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       100540      0.10%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     23200098     23.20%     85.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     14194982     14.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      100014004                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          100540                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       201080                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       100540                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       100656                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4013867                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.040133                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          502122     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              2      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2406439     59.95%     72.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1105304     27.54%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      103927187                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    249866754                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     99908626                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     99936229                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           98411402                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         100014004                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      1606814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        18208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           10                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        13781                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     46025949                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.172992                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.453190                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     18724875     40.68%     40.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      6045876     13.14%     53.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4438908      9.64%     63.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3517521      7.64%     71.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3126259      6.79%     77.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3624871      7.88%     85.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3130781      6.80%     92.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      2211192      4.80%     97.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1205666      2.62%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     46025949                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.172553                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        12791073                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            12790914                       # ITB hits
system.switch_cpus.itb.fetch_misses               159                       # ITB misses
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 1622256068500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      2413555                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3916344                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     22397027                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     14195084                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         1807638                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        1606790                       # number of misc regfile writes
system.switch_cpus.numCycles                 46035247                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pwrStateResidencyTicks::OFF  23017633500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.BlockCycles          258329                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70612634                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents              5                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          8062385                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            128                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.RenameLookups     135142345                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      101980622                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     70625962                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16501840                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         105593                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles            776                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1117033                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            13316                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       100540                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    134840957                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles     20085585                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      1004268                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4297071                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts       803414                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            140146003                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           203952056                       # The number of ROB writes
system.switch_cpus.timesIdled                      74                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        48922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 49124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         6464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2058240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2064704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1622256068500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           32206500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            148500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          24456000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            16579                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  16579    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              16579                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        15966                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        32545                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp               168                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        15937                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              29                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16156                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16156                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           101                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           67                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          255                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          255                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
