/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_ad65f404c2a9407e938824ecabfcbf2e.v:1.1-9.14" *)
module top(TetR, LacI, AND_gate_out);
  wire _0_;
  wire _1_;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_ad65f404c2a9407e938824ecabfcbf2e.v:4.19-4.31" *)
  output AND_gate_out;
  wire AND_gate_out;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_ad65f404c2a9407e938824ecabfcbf2e.v:3.18-3.22" *)
  input LacI;
  wire LacI;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_ad65f404c2a9407e938824ecabfcbf2e.v:2.18-2.22" *)
  input TetR;
  wire TetR;
  \$_NOT_  _2_ (
    .A(TetR),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(LacI),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(AND_gate_out)
  );
endmodule
