Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Fri Jul 27 15:57:43 2018
| Host         : surya-HP-Pavilion-Power-Laptop-15-cb0xx running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file .//fpga/mkfpu_fm_add_sub_pipe_64_opt/syn_timing.txt
| Design       : mkfpu_fm_add_sub_pipe_64_opt
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 217 input ports with no input delay specified. (HIGH)

EN__start
EN_flush
RST_N
_start__negate
_start__operand1[0]
_start__operand1[10]
_start__operand1[11]
_start__operand1[12]
_start__operand1[13]
_start__operand1[14]
_start__operand1[15]
_start__operand1[16]
_start__operand1[17]
_start__operand1[18]
_start__operand1[19]
_start__operand1[1]
_start__operand1[20]
_start__operand1[21]
_start__operand1[22]
_start__operand1[23]
_start__operand1[24]
_start__operand1[25]
_start__operand1[26]
_start__operand1[27]
_start__operand1[28]
_start__operand1[29]
_start__operand1[2]
_start__operand1[30]
_start__operand1[31]
_start__operand1[32]
_start__operand1[33]
_start__operand1[34]
_start__operand1[35]
_start__operand1[36]
_start__operand1[37]
_start__operand1[38]
_start__operand1[39]
_start__operand1[3]
_start__operand1[40]
_start__operand1[41]
_start__operand1[42]
_start__operand1[43]
_start__operand1[44]
_start__operand1[45]
_start__operand1[46]
_start__operand1[47]
_start__operand1[48]
_start__operand1[49]
_start__operand1[4]
_start__operand1[50]
_start__operand1[51]
_start__operand1[52]
_start__operand1[53]
_start__operand1[54]
_start__operand1[55]
_start__operand1[56]
_start__operand1[57]
_start__operand1[58]
_start__operand1[59]
_start__operand1[5]
_start__operand1[60]
_start__operand1[61]
_start__operand1[62]
_start__operand1[63]
_start__operand1[6]
_start__operand1[7]
_start__operand1[8]
_start__operand1[9]
_start__operand2[0]
_start__operand2[10]
_start__operand2[11]
_start__operand2[12]
_start__operand2[13]
_start__operand2[14]
_start__operand2[15]
_start__operand2[16]
_start__operand2[17]
_start__operand2[18]
_start__operand2[19]
_start__operand2[1]
_start__operand2[20]
_start__operand2[21]
_start__operand2[22]
_start__operand2[23]
_start__operand2[24]
_start__operand2[25]
_start__operand2[26]
_start__operand2[27]
_start__operand2[28]
_start__operand2[29]
_start__operand2[2]
_start__operand2[30]
_start__operand2[31]
_start__operand2[32]
_start__operand2[33]
_start__operand2[34]
_start__operand2[35]
_start__operand2[36]
_start__operand2[37]
_start__operand2[38]
_start__operand2[39]
_start__operand2[3]
_start__operand2[40]
_start__operand2[41]
_start__operand2[42]
_start__operand2[43]
_start__operand2[44]
_start__operand2[45]
_start__operand2[46]
_start__operand2[47]
_start__operand2[48]
_start__operand2[49]
_start__operand2[4]
_start__operand2[50]
_start__operand2[51]
_start__operand2[52]
_start__operand2[53]
_start__operand2[54]
_start__operand2[55]
_start__operand2[56]
_start__operand2[57]
_start__operand2[58]
_start__operand2[59]
_start__operand2[5]
_start__operand2[60]
_start__operand2[61]
_start__operand2[62]
_start__operand2[63]
_start__operand2[6]
_start__operand2[7]
_start__operand2[8]
_start__operand2[9]
_start__operand3[0]
_start__operand3[10]
_start__operand3[11]
_start__operand3[12]
_start__operand3[13]
_start__operand3[14]
_start__operand3[15]
_start__operand3[16]
_start__operand3[17]
_start__operand3[18]
_start__operand3[19]
_start__operand3[1]
_start__operand3[20]
_start__operand3[21]
_start__operand3[22]
_start__operand3[23]
_start__operand3[24]
_start__operand3[25]
_start__operand3[26]
_start__operand3[27]
_start__operand3[28]
_start__operand3[29]
_start__operand3[2]
_start__operand3[30]
_start__operand3[31]
_start__operand3[32]
_start__operand3[33]
_start__operand3[34]
_start__operand3[35]
_start__operand3[36]
_start__operand3[37]
_start__operand3[38]
_start__operand3[39]
_start__operand3[3]
_start__operand3[40]
_start__operand3[41]
_start__operand3[42]
_start__operand3[43]
_start__operand3[44]
_start__operand3[45]
_start__operand3[46]
_start__operand3[47]
_start__operand3[48]
_start__operand3[49]
_start__operand3[4]
_start__operand3[50]
_start__operand3[51]
_start__operand3[52]
_start__operand3[53]
_start__operand3[54]
_start__operand3[55]
_start__operand3[56]
_start__operand3[57]
_start__operand3[58]
_start__operand3[59]
_start__operand3[5]
_start__operand3[60]
_start__operand3[61]
_start__operand3[62]
_start__operand3[63]
_start__operand3[6]
_start__operand3[7]
_start__operand3[8]
_start__operand3[9]
_start_flags[0]
_start_flags[10]
_start_flags[11]
_start_flags[12]
_start_flags[13]
_start_flags[14]
_start_flags[1]
_start_flags[2]
_start_flags[3]
_start_flags[4]
_start_flags[5]
_start_flags[6]
_start_flags[7]
_start_flags[8]
_start_flags[9]
_start_mul
_start_muladd
_start_operation
_start_rounding_mode[0]
_start_rounding_mode[1]
_start_rounding_mode[2]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 70 ports with no output delay specified. (HIGH)

RDY__start
RDY_get_result
get_result[0]
get_result[10]
get_result[11]
get_result[12]
get_result[13]
get_result[14]
get_result[15]
get_result[16]
get_result[17]
get_result[18]
get_result[19]
get_result[1]
get_result[20]
get_result[21]
get_result[22]
get_result[23]
get_result[24]
get_result[25]
get_result[26]
get_result[27]
get_result[28]
get_result[29]
get_result[2]
get_result[30]
get_result[31]
get_result[32]
get_result[33]
get_result[34]
get_result[35]
get_result[36]
get_result[37]
get_result[38]
get_result[39]
get_result[40]
get_result[41]
get_result[42]
get_result[43]
get_result[44]
get_result[45]
get_result[46]
get_result[47]
get_result[48]
get_result[49]
get_result[4]
get_result[50]
get_result[51]
get_result[52]
get_result[53]
get_result[54]
get_result[55]
get_result[56]
get_result[57]
get_result[58]
get_result[59]
get_result[5]
get_result[60]
get_result[61]
get_result[62]
get_result[63]
get_result[64]
get_result[65]
get_result[66]
get_result[67]
get_result[68]
get_result[6]
get_result[7]
get_result[8]
get_result[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.193    -2919.718                   1022                 2897        0.145        0.000                      0                 2897        4.500        0.000                       0                  2069  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                -8.193    -2919.718                   1022                 2897        0.145        0.000                      0                 2897        4.500        0.000                       0                  2069  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :         1022  Failing Endpoints,  Worst Slack       -8.193ns,  Total Violation    -2919.718ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.193ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data0_reg_reg[347]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        18.057ns  (logic 8.711ns (48.242%)  route 9.346ns (51.758%))
  Logic Levels:           44  (CARRY4=26 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.584     2.454    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[71]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage2/data0_reg_reg[71]/Q
                         net (fo=3, unplaced)         0.682     3.614    ff_stage2$D_OUT[71]
                                                                      r  ff_stage4_i_357/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.828     4.442 r  ff_stage4_i_357/CO[3]
                         net (fo=1, unplaced)         0.000     4.442    ff_stage4_i_357_n_0
                                                                      r  ff_stage4_i_356/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.773 r  ff_stage4_i_356/O[3]
                         net (fo=5, unplaced)         0.476     5.249    exponent3__h23441[7]
                                                                      r  ff_stage4_i_754/I4
                         LUT5 (Prop_lut5_I4_O)        0.302     5.551 r  ff_stage4_i_754/O
                         net (fo=1, unplaced)         0.000     5.551    ff_stage4_i_754_n_0
                                                                      r  ff_stage4_i_540/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.980 r  ff_stage4_i_540/CO[3]
                         net (fo=1, unplaced)         0.000     5.980    ff_stage4_i_540_n_0
                                                                      r  ff_stage4_i_354/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.232 r  ff_stage4_i_354/CO[2]
                         net (fo=673, unplaced)       0.592     6.824    IF_ff_stage2_first__20_BIT_5_29_THEN_0_ELSE_ff_ETC___d537
                                                                      r  ff_stage4_i_943/I5
                         LUT6 (Prop_lut6_I5_O)        0.310     7.134 r  ff_stage4_i_943/O
                         net (fo=11, unplaced)        0.495     7.629    mantissa_to_shift__h23461[154]
                                                                      r  ff_stage4_i_1578/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.753 f  ff_stage4_i_1578/O
                         net (fo=1, unplaced)         0.449     8.202    ff_stage4_i_1578_n_0
                                                                      f  ff_stage4_i_1568/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.326 r  ff_stage4_i_1568/O
                         net (fo=1, unplaced)         0.449     8.775    ff_stage4_i_1568_n_0
                                                                      r  ff_stage4_i_1556/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.899 f  ff_stage4_i_1556/O
                         net (fo=1, unplaced)         0.449     9.348    ff_stage4_i_1556_n_0
                                                                      f  ff_stage4_i_1541/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.472 f  ff_stage4_i_1541/O
                         net (fo=1, unplaced)         0.449     9.921    ff_stage4_i_1541_n_0
                                                                      f  ff_stage4_i_1521/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.045 f  ff_stage4_i_1521/O
                         net (fo=1, unplaced)         0.449    10.494    ff_stage4_i_1521_n_0
                                                                      f  ff_stage4_i_1499/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.618 f  ff_stage4_i_1499/O
                         net (fo=1, unplaced)         0.449    11.067    ff_stage4_i_1499_n_0
                                                                      f  ff_stage4_i_1466/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.191 f  ff_stage4_i_1466/O
                         net (fo=1, unplaced)         0.449    11.640    ff_stage4_i_1466_n_0
                                                                      f  ff_stage4_i_1422/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.764 f  ff_stage4_i_1422/O
                         net (fo=1, unplaced)         0.449    12.213    ff_stage4_i_1422_n_0
                                                                      f  ff_stage4_i_1361/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    12.337 f  ff_stage4_i_1361/O
                         net (fo=1, unplaced)         0.449    12.786    ff_stage4_i_1361_n_0
                                                                      f  ff_stage4_i_1282/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    12.910 f  ff_stage4_i_1282/O
                         net (fo=1, unplaced)         0.449    13.359    ff_stage4_i_1282_n_0
                                                                      f  ff_stage4_i_1232/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    13.483 f  ff_stage4_i_1232/O
                         net (fo=2, unplaced)         0.460    13.943    ff_stage4_i_1232_n_0
                                                                      f  ff_stage4_i_1071/I1
                         LUT4 (Prop_lut4_I1_O)        0.116    14.059 r  ff_stage4_i_1071/O
                         net (fo=1, unplaced)         0.000    14.059    ff_stage4_i_1071_n_0
                                                                      r  ff_stage4_i_923/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.635 r  ff_stage4_i_923/CO[3]
                         net (fo=1, unplaced)         0.000    14.635    ff_stage4_i_923_n_0
                                                                      r  ff_stage4_i_740/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.887 r  ff_stage4_i_740/CO[2]
                         net (fo=1, unplaced)         0.452    15.339    _0_CONCAT_IF_IF_IF_ff_stage2_first__20_BIT_5_29_ETC___d8891
                                                                      r  ff_stage4_i_521/I5
                         LUT6 (Prop_lut6_I5_O)        0.310    15.649 r  ff_stage4_i_521/O
                         net (fo=4, unplaced)         0.473    16.122    mantissa_to_shift___1__h23466[0]
                                                                      r  ff_stage4_i_1618/I0
                         LUT3 (Prop_lut3_I0_O)        0.116    16.238 r  ff_stage4_i_1618/O
                         net (fo=1, unplaced)         0.000    16.238    ff_stage4_i_1618_n_0
                                                                      r  ff_stage4_i_1606/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    16.814 r  ff_stage4_i_1606/CO[3]
                         net (fo=1, unplaced)         0.000    16.814    ff_stage4_i_1606_n_0
                                                                      r  ff_stage4_i_1597/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.931 r  ff_stage4_i_1597/CO[3]
                         net (fo=1, unplaced)         0.000    16.931    ff_stage4_i_1597_n_0
                                                                      r  ff_stage4_i_1588/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.048 r  ff_stage4_i_1588/CO[3]
                         net (fo=1, unplaced)         0.000    17.048    ff_stage4_i_1588_n_0
                                                                      r  ff_stage4_i_1579/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  ff_stage4_i_1579/CO[3]
                         net (fo=1, unplaced)         0.000    17.165    ff_stage4_i_1579_n_0
                                                                      r  ff_stage4_i_1569/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  ff_stage4_i_1569/CO[3]
                         net (fo=1, unplaced)         0.000    17.282    ff_stage4_i_1569_n_0
                                                                      r  ff_stage4_i_1559/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  ff_stage4_i_1559/CO[3]
                         net (fo=1, unplaced)         0.000    17.399    ff_stage4_i_1559_n_0
                                                                      r  ff_stage4_i_1545/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.516 r  ff_stage4_i_1545/CO[3]
                         net (fo=1, unplaced)         0.000    17.516    ff_stage4_i_1545_n_0
                                                                      r  ff_stage4_i_1527/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.633 r  ff_stage4_i_1527/CO[3]
                         net (fo=1, unplaced)         0.000    17.633    ff_stage4_i_1527_n_0
                                                                      r  ff_stage4_i_1504/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.750 r  ff_stage4_i_1504/CO[3]
                         net (fo=1, unplaced)         0.000    17.750    ff_stage4_i_1504_n_0
                                                                      r  ff_stage4_i_1479/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.867 r  ff_stage4_i_1479/CO[3]
                         net (fo=1, unplaced)         0.000    17.867    ff_stage4_i_1479_n_0
                                                                      r  ff_stage4_i_1444/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.984 r  ff_stage4_i_1444/CO[3]
                         net (fo=1, unplaced)         0.000    17.984    ff_stage4_i_1444_n_0
                                                                      r  ff_stage4_i_1372/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.101 r  ff_stage4_i_1372/CO[3]
                         net (fo=1, unplaced)         0.000    18.101    ff_stage4_i_1372_n_0
                                                                      r  ff_stage4_i_1288/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  ff_stage4_i_1288/CO[3]
                         net (fo=1, unplaced)         0.000    18.218    ff_stage4_i_1288_n_0
                                                                      r  ff_stage4_i_1234/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.335 r  ff_stage4_i_1234/CO[3]
                         net (fo=1, unplaced)         0.000    18.335    ff_stage4_i_1234_n_0
                                                                      r  ff_stage4_i_1085/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.452 r  ff_stage4_i_1085/CO[3]
                         net (fo=1, unplaced)         0.000    18.452    ff_stage4_i_1085_n_0
                                                                      r  ff_stage4_i_932/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.569 r  ff_stage4_i_932/CO[3]
                         net (fo=1, unplaced)         0.000    18.569    ff_stage4_i_932_n_0
                                                                      r  ff_stage4_i_745/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.686 r  ff_stage4_i_745/CO[3]
                         net (fo=1, unplaced)         0.000    18.686    ff_stage4_i_745_n_0
                                                                      r  ff_stage4_i_530/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.803 r  ff_stage4_i_530/CO[3]
                         net (fo=1, unplaced)         0.000    18.803    ff_stage4_i_530_n_0
                                                                      r  ff_stage4_i_345/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.920 r  ff_stage4_i_345/CO[3]
                         net (fo=1, unplaced)         0.000    18.920    ff_stage4_i_345_n_0
                                                                      r  ff_stage4_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.037 r  ff_stage4_i_3/CO[3]
                         net (fo=3, unplaced)         0.766    19.803    _theResult_____1__h23472
                                                                      r  ff_stage4_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    19.927 r  ff_stage4_i_2/O
                         net (fo=2, unplaced)         0.460    20.387    ff_stage4/D_IN[347]
                                                                      r  ff_stage4/data0_reg[347]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    20.511 r  ff_stage4/data0_reg[347]_i_1/O
                         net (fo=1, unplaced)         0.000    20.511    ff_stage4/data0_reg[347]_i_1_n_0
                         FDRE                                         r  ff_stage4/data0_reg_reg[347]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.439    12.131    ff_stage4/CLK
                         FDRE                                         r  ff_stage4/data0_reg_reg[347]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_stage4/data0_reg_reg[347]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -20.511    
  -------------------------------------------------------------------
                         slack                                 -8.193    

Slack (VIOLATED) :        -7.609ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data0_reg_reg[346]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.473ns  (logic 8.587ns (49.144%)  route 8.886ns (50.856%))
  Logic Levels:           43  (CARRY4=26 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.584     2.454    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[71]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage2/data0_reg_reg[71]/Q
                         net (fo=3, unplaced)         0.682     3.614    ff_stage2$D_OUT[71]
                                                                      r  ff_stage4_i_357/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.828     4.442 r  ff_stage4_i_357/CO[3]
                         net (fo=1, unplaced)         0.000     4.442    ff_stage4_i_357_n_0
                                                                      r  ff_stage4_i_356/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.773 r  ff_stage4_i_356/O[3]
                         net (fo=5, unplaced)         0.476     5.249    exponent3__h23441[7]
                                                                      r  ff_stage4_i_754/I4
                         LUT5 (Prop_lut5_I4_O)        0.302     5.551 r  ff_stage4_i_754/O
                         net (fo=1, unplaced)         0.000     5.551    ff_stage4_i_754_n_0
                                                                      r  ff_stage4_i_540/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.980 r  ff_stage4_i_540/CO[3]
                         net (fo=1, unplaced)         0.000     5.980    ff_stage4_i_540_n_0
                                                                      r  ff_stage4_i_354/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.232 r  ff_stage4_i_354/CO[2]
                         net (fo=673, unplaced)       0.592     6.824    IF_ff_stage2_first__20_BIT_5_29_THEN_0_ELSE_ff_ETC___d537
                                                                      r  ff_stage4_i_943/I5
                         LUT6 (Prop_lut6_I5_O)        0.310     7.134 r  ff_stage4_i_943/O
                         net (fo=11, unplaced)        0.495     7.629    mantissa_to_shift__h23461[154]
                                                                      r  ff_stage4_i_1578/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.753 f  ff_stage4_i_1578/O
                         net (fo=1, unplaced)         0.449     8.202    ff_stage4_i_1578_n_0
                                                                      f  ff_stage4_i_1568/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.326 r  ff_stage4_i_1568/O
                         net (fo=1, unplaced)         0.449     8.775    ff_stage4_i_1568_n_0
                                                                      r  ff_stage4_i_1556/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.899 f  ff_stage4_i_1556/O
                         net (fo=1, unplaced)         0.449     9.348    ff_stage4_i_1556_n_0
                                                                      f  ff_stage4_i_1541/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.472 f  ff_stage4_i_1541/O
                         net (fo=1, unplaced)         0.449     9.921    ff_stage4_i_1541_n_0
                                                                      f  ff_stage4_i_1521/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.045 f  ff_stage4_i_1521/O
                         net (fo=1, unplaced)         0.449    10.494    ff_stage4_i_1521_n_0
                                                                      f  ff_stage4_i_1499/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.618 f  ff_stage4_i_1499/O
                         net (fo=1, unplaced)         0.449    11.067    ff_stage4_i_1499_n_0
                                                                      f  ff_stage4_i_1466/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.191 f  ff_stage4_i_1466/O
                         net (fo=1, unplaced)         0.449    11.640    ff_stage4_i_1466_n_0
                                                                      f  ff_stage4_i_1422/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.764 f  ff_stage4_i_1422/O
                         net (fo=1, unplaced)         0.449    12.213    ff_stage4_i_1422_n_0
                                                                      f  ff_stage4_i_1361/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    12.337 f  ff_stage4_i_1361/O
                         net (fo=1, unplaced)         0.449    12.786    ff_stage4_i_1361_n_0
                                                                      f  ff_stage4_i_1282/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    12.910 f  ff_stage4_i_1282/O
                         net (fo=1, unplaced)         0.449    13.359    ff_stage4_i_1282_n_0
                                                                      f  ff_stage4_i_1232/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    13.483 f  ff_stage4_i_1232/O
                         net (fo=2, unplaced)         0.460    13.943    ff_stage4_i_1232_n_0
                                                                      f  ff_stage4_i_1071/I1
                         LUT4 (Prop_lut4_I1_O)        0.116    14.059 r  ff_stage4_i_1071/O
                         net (fo=1, unplaced)         0.000    14.059    ff_stage4_i_1071_n_0
                                                                      r  ff_stage4_i_923/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.635 r  ff_stage4_i_923/CO[3]
                         net (fo=1, unplaced)         0.000    14.635    ff_stage4_i_923_n_0
                                                                      r  ff_stage4_i_740/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.887 r  ff_stage4_i_740/CO[2]
                         net (fo=1, unplaced)         0.452    15.339    _0_CONCAT_IF_IF_IF_ff_stage2_first__20_BIT_5_29_ETC___d8891
                                                                      r  ff_stage4_i_521/I5
                         LUT6 (Prop_lut6_I5_O)        0.310    15.649 r  ff_stage4_i_521/O
                         net (fo=4, unplaced)         0.473    16.122    mantissa_to_shift___1__h23466[0]
                                                                      r  ff_stage4_i_1618/I0
                         LUT3 (Prop_lut3_I0_O)        0.116    16.238 r  ff_stage4_i_1618/O
                         net (fo=1, unplaced)         0.000    16.238    ff_stage4_i_1618_n_0
                                                                      r  ff_stage4_i_1606/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    16.814 r  ff_stage4_i_1606/CO[3]
                         net (fo=1, unplaced)         0.000    16.814    ff_stage4_i_1606_n_0
                                                                      r  ff_stage4_i_1597/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.931 r  ff_stage4_i_1597/CO[3]
                         net (fo=1, unplaced)         0.000    16.931    ff_stage4_i_1597_n_0
                                                                      r  ff_stage4_i_1588/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.048 r  ff_stage4_i_1588/CO[3]
                         net (fo=1, unplaced)         0.000    17.048    ff_stage4_i_1588_n_0
                                                                      r  ff_stage4_i_1579/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  ff_stage4_i_1579/CO[3]
                         net (fo=1, unplaced)         0.000    17.165    ff_stage4_i_1579_n_0
                                                                      r  ff_stage4_i_1569/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  ff_stage4_i_1569/CO[3]
                         net (fo=1, unplaced)         0.000    17.282    ff_stage4_i_1569_n_0
                                                                      r  ff_stage4_i_1559/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  ff_stage4_i_1559/CO[3]
                         net (fo=1, unplaced)         0.000    17.399    ff_stage4_i_1559_n_0
                                                                      r  ff_stage4_i_1545/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.516 r  ff_stage4_i_1545/CO[3]
                         net (fo=1, unplaced)         0.000    17.516    ff_stage4_i_1545_n_0
                                                                      r  ff_stage4_i_1527/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.633 r  ff_stage4_i_1527/CO[3]
                         net (fo=1, unplaced)         0.000    17.633    ff_stage4_i_1527_n_0
                                                                      r  ff_stage4_i_1504/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.750 r  ff_stage4_i_1504/CO[3]
                         net (fo=1, unplaced)         0.000    17.750    ff_stage4_i_1504_n_0
                                                                      r  ff_stage4_i_1479/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.867 r  ff_stage4_i_1479/CO[3]
                         net (fo=1, unplaced)         0.000    17.867    ff_stage4_i_1479_n_0
                                                                      r  ff_stage4_i_1444/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.984 r  ff_stage4_i_1444/CO[3]
                         net (fo=1, unplaced)         0.000    17.984    ff_stage4_i_1444_n_0
                                                                      r  ff_stage4_i_1372/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.101 r  ff_stage4_i_1372/CO[3]
                         net (fo=1, unplaced)         0.000    18.101    ff_stage4_i_1372_n_0
                                                                      r  ff_stage4_i_1288/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  ff_stage4_i_1288/CO[3]
                         net (fo=1, unplaced)         0.000    18.218    ff_stage4_i_1288_n_0
                                                                      r  ff_stage4_i_1234/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.335 r  ff_stage4_i_1234/CO[3]
                         net (fo=1, unplaced)         0.000    18.335    ff_stage4_i_1234_n_0
                                                                      r  ff_stage4_i_1085/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.452 r  ff_stage4_i_1085/CO[3]
                         net (fo=1, unplaced)         0.000    18.452    ff_stage4_i_1085_n_0
                                                                      r  ff_stage4_i_932/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.569 r  ff_stage4_i_932/CO[3]
                         net (fo=1, unplaced)         0.000    18.569    ff_stage4_i_932_n_0
                                                                      r  ff_stage4_i_745/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.686 r  ff_stage4_i_745/CO[3]
                         net (fo=1, unplaced)         0.000    18.686    ff_stage4_i_745_n_0
                                                                      r  ff_stage4_i_530/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.803 r  ff_stage4_i_530/CO[3]
                         net (fo=1, unplaced)         0.000    18.803    ff_stage4_i_530_n_0
                                                                      r  ff_stage4_i_345/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.920 r  ff_stage4_i_345/CO[3]
                         net (fo=1, unplaced)         0.000    18.920    ff_stage4_i_345_n_0
                                                                      r  ff_stage4_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.037 r  ff_stage4_i_3/CO[3]
                         net (fo=3, unplaced)         0.766    19.803    ff_stage4/D_IN[346]
                                                                      r  ff_stage4/data0_reg[346]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    19.927 r  ff_stage4/data0_reg[346]_i_1/O
                         net (fo=1, unplaced)         0.000    19.927    ff_stage4/data0_reg[346]_i_1_n_0
                         FDRE                                         r  ff_stage4/data0_reg_reg[346]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.439    12.131    ff_stage4/CLK
                         FDRE                                         r  ff_stage4/data0_reg_reg[346]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_stage4/data0_reg_reg[346]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -19.927    
  -------------------------------------------------------------------
                         slack                                 -7.609    

Slack (VIOLATED) :        -7.609ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data1_reg_reg[347]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.473ns  (logic 8.587ns (49.144%)  route 8.886ns (50.856%))
  Logic Levels:           43  (CARRY4=26 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.584     2.454    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[71]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage2/data0_reg_reg[71]/Q
                         net (fo=3, unplaced)         0.682     3.614    ff_stage2$D_OUT[71]
                                                                      r  ff_stage4_i_357/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.828     4.442 r  ff_stage4_i_357/CO[3]
                         net (fo=1, unplaced)         0.000     4.442    ff_stage4_i_357_n_0
                                                                      r  ff_stage4_i_356/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.773 r  ff_stage4_i_356/O[3]
                         net (fo=5, unplaced)         0.476     5.249    exponent3__h23441[7]
                                                                      r  ff_stage4_i_754/I4
                         LUT5 (Prop_lut5_I4_O)        0.302     5.551 r  ff_stage4_i_754/O
                         net (fo=1, unplaced)         0.000     5.551    ff_stage4_i_754_n_0
                                                                      r  ff_stage4_i_540/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.980 r  ff_stage4_i_540/CO[3]
                         net (fo=1, unplaced)         0.000     5.980    ff_stage4_i_540_n_0
                                                                      r  ff_stage4_i_354/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.232 r  ff_stage4_i_354/CO[2]
                         net (fo=673, unplaced)       0.592     6.824    IF_ff_stage2_first__20_BIT_5_29_THEN_0_ELSE_ff_ETC___d537
                                                                      r  ff_stage4_i_943/I5
                         LUT6 (Prop_lut6_I5_O)        0.310     7.134 r  ff_stage4_i_943/O
                         net (fo=11, unplaced)        0.495     7.629    mantissa_to_shift__h23461[154]
                                                                      r  ff_stage4_i_1578/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.753 f  ff_stage4_i_1578/O
                         net (fo=1, unplaced)         0.449     8.202    ff_stage4_i_1578_n_0
                                                                      f  ff_stage4_i_1568/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.326 r  ff_stage4_i_1568/O
                         net (fo=1, unplaced)         0.449     8.775    ff_stage4_i_1568_n_0
                                                                      r  ff_stage4_i_1556/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.899 f  ff_stage4_i_1556/O
                         net (fo=1, unplaced)         0.449     9.348    ff_stage4_i_1556_n_0
                                                                      f  ff_stage4_i_1541/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.472 f  ff_stage4_i_1541/O
                         net (fo=1, unplaced)         0.449     9.921    ff_stage4_i_1541_n_0
                                                                      f  ff_stage4_i_1521/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.045 f  ff_stage4_i_1521/O
                         net (fo=1, unplaced)         0.449    10.494    ff_stage4_i_1521_n_0
                                                                      f  ff_stage4_i_1499/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.618 f  ff_stage4_i_1499/O
                         net (fo=1, unplaced)         0.449    11.067    ff_stage4_i_1499_n_0
                                                                      f  ff_stage4_i_1466/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.191 f  ff_stage4_i_1466/O
                         net (fo=1, unplaced)         0.449    11.640    ff_stage4_i_1466_n_0
                                                                      f  ff_stage4_i_1422/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.764 f  ff_stage4_i_1422/O
                         net (fo=1, unplaced)         0.449    12.213    ff_stage4_i_1422_n_0
                                                                      f  ff_stage4_i_1361/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    12.337 f  ff_stage4_i_1361/O
                         net (fo=1, unplaced)         0.449    12.786    ff_stage4_i_1361_n_0
                                                                      f  ff_stage4_i_1282/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    12.910 f  ff_stage4_i_1282/O
                         net (fo=1, unplaced)         0.449    13.359    ff_stage4_i_1282_n_0
                                                                      f  ff_stage4_i_1232/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    13.483 f  ff_stage4_i_1232/O
                         net (fo=2, unplaced)         0.460    13.943    ff_stage4_i_1232_n_0
                                                                      f  ff_stage4_i_1071/I1
                         LUT4 (Prop_lut4_I1_O)        0.116    14.059 r  ff_stage4_i_1071/O
                         net (fo=1, unplaced)         0.000    14.059    ff_stage4_i_1071_n_0
                                                                      r  ff_stage4_i_923/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.635 r  ff_stage4_i_923/CO[3]
                         net (fo=1, unplaced)         0.000    14.635    ff_stage4_i_923_n_0
                                                                      r  ff_stage4_i_740/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.887 r  ff_stage4_i_740/CO[2]
                         net (fo=1, unplaced)         0.452    15.339    _0_CONCAT_IF_IF_IF_ff_stage2_first__20_BIT_5_29_ETC___d8891
                                                                      r  ff_stage4_i_521/I5
                         LUT6 (Prop_lut6_I5_O)        0.310    15.649 r  ff_stage4_i_521/O
                         net (fo=4, unplaced)         0.473    16.122    mantissa_to_shift___1__h23466[0]
                                                                      r  ff_stage4_i_1618/I0
                         LUT3 (Prop_lut3_I0_O)        0.116    16.238 r  ff_stage4_i_1618/O
                         net (fo=1, unplaced)         0.000    16.238    ff_stage4_i_1618_n_0
                                                                      r  ff_stage4_i_1606/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    16.814 r  ff_stage4_i_1606/CO[3]
                         net (fo=1, unplaced)         0.000    16.814    ff_stage4_i_1606_n_0
                                                                      r  ff_stage4_i_1597/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.931 r  ff_stage4_i_1597/CO[3]
                         net (fo=1, unplaced)         0.000    16.931    ff_stage4_i_1597_n_0
                                                                      r  ff_stage4_i_1588/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.048 r  ff_stage4_i_1588/CO[3]
                         net (fo=1, unplaced)         0.000    17.048    ff_stage4_i_1588_n_0
                                                                      r  ff_stage4_i_1579/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  ff_stage4_i_1579/CO[3]
                         net (fo=1, unplaced)         0.000    17.165    ff_stage4_i_1579_n_0
                                                                      r  ff_stage4_i_1569/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  ff_stage4_i_1569/CO[3]
                         net (fo=1, unplaced)         0.000    17.282    ff_stage4_i_1569_n_0
                                                                      r  ff_stage4_i_1559/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  ff_stage4_i_1559/CO[3]
                         net (fo=1, unplaced)         0.000    17.399    ff_stage4_i_1559_n_0
                                                                      r  ff_stage4_i_1545/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.516 r  ff_stage4_i_1545/CO[3]
                         net (fo=1, unplaced)         0.000    17.516    ff_stage4_i_1545_n_0
                                                                      r  ff_stage4_i_1527/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.633 r  ff_stage4_i_1527/CO[3]
                         net (fo=1, unplaced)         0.000    17.633    ff_stage4_i_1527_n_0
                                                                      r  ff_stage4_i_1504/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.750 r  ff_stage4_i_1504/CO[3]
                         net (fo=1, unplaced)         0.000    17.750    ff_stage4_i_1504_n_0
                                                                      r  ff_stage4_i_1479/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.867 r  ff_stage4_i_1479/CO[3]
                         net (fo=1, unplaced)         0.000    17.867    ff_stage4_i_1479_n_0
                                                                      r  ff_stage4_i_1444/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.984 r  ff_stage4_i_1444/CO[3]
                         net (fo=1, unplaced)         0.000    17.984    ff_stage4_i_1444_n_0
                                                                      r  ff_stage4_i_1372/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.101 r  ff_stage4_i_1372/CO[3]
                         net (fo=1, unplaced)         0.000    18.101    ff_stage4_i_1372_n_0
                                                                      r  ff_stage4_i_1288/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  ff_stage4_i_1288/CO[3]
                         net (fo=1, unplaced)         0.000    18.218    ff_stage4_i_1288_n_0
                                                                      r  ff_stage4_i_1234/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.335 r  ff_stage4_i_1234/CO[3]
                         net (fo=1, unplaced)         0.000    18.335    ff_stage4_i_1234_n_0
                                                                      r  ff_stage4_i_1085/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.452 r  ff_stage4_i_1085/CO[3]
                         net (fo=1, unplaced)         0.000    18.452    ff_stage4_i_1085_n_0
                                                                      r  ff_stage4_i_932/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.569 r  ff_stage4_i_932/CO[3]
                         net (fo=1, unplaced)         0.000    18.569    ff_stage4_i_932_n_0
                                                                      r  ff_stage4_i_745/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.686 r  ff_stage4_i_745/CO[3]
                         net (fo=1, unplaced)         0.000    18.686    ff_stage4_i_745_n_0
                                                                      r  ff_stage4_i_530/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.803 r  ff_stage4_i_530/CO[3]
                         net (fo=1, unplaced)         0.000    18.803    ff_stage4_i_530_n_0
                                                                      r  ff_stage4_i_345/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.920 r  ff_stage4_i_345/CO[3]
                         net (fo=1, unplaced)         0.000    18.920    ff_stage4_i_345_n_0
                                                                      r  ff_stage4_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.037 r  ff_stage4_i_3/CO[3]
                         net (fo=3, unplaced)         0.766    19.803    _theResult_____1__h23472
                                                                      r  ff_stage4_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    19.927 r  ff_stage4_i_2/O
                         net (fo=2, unplaced)         0.000    19.927    ff_stage4/D_IN[347]
                         FDRE                                         r  ff_stage4/data1_reg_reg[347]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.439    12.131    ff_stage4/CLK
                         FDRE                                         r  ff_stage4/data1_reg_reg[347]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_stage4/data1_reg_reg[347]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -19.927    
  -------------------------------------------------------------------
                         slack                                 -7.609    

Slack (VIOLATED) :        -6.946ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data1_reg_reg[346]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.583ns  (logic 8.463ns (51.034%)  route 8.120ns (48.966%))
  Logic Levels:           42  (CARRY4=26 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.584     2.454    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[71]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage2/data0_reg_reg[71]/Q
                         net (fo=3, unplaced)         0.682     3.614    ff_stage2$D_OUT[71]
                                                                      r  ff_stage4_i_357/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.828     4.442 r  ff_stage4_i_357/CO[3]
                         net (fo=1, unplaced)         0.000     4.442    ff_stage4_i_357_n_0
                                                                      r  ff_stage4_i_356/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.773 r  ff_stage4_i_356/O[3]
                         net (fo=5, unplaced)         0.476     5.249    exponent3__h23441[7]
                                                                      r  ff_stage4_i_754/I4
                         LUT5 (Prop_lut5_I4_O)        0.302     5.551 r  ff_stage4_i_754/O
                         net (fo=1, unplaced)         0.000     5.551    ff_stage4_i_754_n_0
                                                                      r  ff_stage4_i_540/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.980 r  ff_stage4_i_540/CO[3]
                         net (fo=1, unplaced)         0.000     5.980    ff_stage4_i_540_n_0
                                                                      r  ff_stage4_i_354/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     6.232 r  ff_stage4_i_354/CO[2]
                         net (fo=673, unplaced)       0.592     6.824    IF_ff_stage2_first__20_BIT_5_29_THEN_0_ELSE_ff_ETC___d537
                                                                      r  ff_stage4_i_943/I5
                         LUT6 (Prop_lut6_I5_O)        0.310     7.134 r  ff_stage4_i_943/O
                         net (fo=11, unplaced)        0.495     7.629    mantissa_to_shift__h23461[154]
                                                                      r  ff_stage4_i_1578/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.753 f  ff_stage4_i_1578/O
                         net (fo=1, unplaced)         0.449     8.202    ff_stage4_i_1578_n_0
                                                                      f  ff_stage4_i_1568/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.326 r  ff_stage4_i_1568/O
                         net (fo=1, unplaced)         0.449     8.775    ff_stage4_i_1568_n_0
                                                                      r  ff_stage4_i_1556/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.899 f  ff_stage4_i_1556/O
                         net (fo=1, unplaced)         0.449     9.348    ff_stage4_i_1556_n_0
                                                                      f  ff_stage4_i_1541/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.472 f  ff_stage4_i_1541/O
                         net (fo=1, unplaced)         0.449     9.921    ff_stage4_i_1541_n_0
                                                                      f  ff_stage4_i_1521/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.045 f  ff_stage4_i_1521/O
                         net (fo=1, unplaced)         0.449    10.494    ff_stage4_i_1521_n_0
                                                                      f  ff_stage4_i_1499/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.618 f  ff_stage4_i_1499/O
                         net (fo=1, unplaced)         0.449    11.067    ff_stage4_i_1499_n_0
                                                                      f  ff_stage4_i_1466/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.191 f  ff_stage4_i_1466/O
                         net (fo=1, unplaced)         0.449    11.640    ff_stage4_i_1466_n_0
                                                                      f  ff_stage4_i_1422/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.764 f  ff_stage4_i_1422/O
                         net (fo=1, unplaced)         0.449    12.213    ff_stage4_i_1422_n_0
                                                                      f  ff_stage4_i_1361/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    12.337 f  ff_stage4_i_1361/O
                         net (fo=1, unplaced)         0.449    12.786    ff_stage4_i_1361_n_0
                                                                      f  ff_stage4_i_1282/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    12.910 f  ff_stage4_i_1282/O
                         net (fo=1, unplaced)         0.449    13.359    ff_stage4_i_1282_n_0
                                                                      f  ff_stage4_i_1232/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    13.483 f  ff_stage4_i_1232/O
                         net (fo=2, unplaced)         0.460    13.943    ff_stage4_i_1232_n_0
                                                                      f  ff_stage4_i_1071/I1
                         LUT4 (Prop_lut4_I1_O)        0.116    14.059 r  ff_stage4_i_1071/O
                         net (fo=1, unplaced)         0.000    14.059    ff_stage4_i_1071_n_0
                                                                      r  ff_stage4_i_923/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.635 r  ff_stage4_i_923/CO[3]
                         net (fo=1, unplaced)         0.000    14.635    ff_stage4_i_923_n_0
                                                                      r  ff_stage4_i_740/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.887 r  ff_stage4_i_740/CO[2]
                         net (fo=1, unplaced)         0.452    15.339    _0_CONCAT_IF_IF_IF_ff_stage2_first__20_BIT_5_29_ETC___d8891
                                                                      r  ff_stage4_i_521/I5
                         LUT6 (Prop_lut6_I5_O)        0.310    15.649 r  ff_stage4_i_521/O
                         net (fo=4, unplaced)         0.473    16.122    mantissa_to_shift___1__h23466[0]
                                                                      r  ff_stage4_i_1618/I0
                         LUT3 (Prop_lut3_I0_O)        0.116    16.238 r  ff_stage4_i_1618/O
                         net (fo=1, unplaced)         0.000    16.238    ff_stage4_i_1618_n_0
                                                                      r  ff_stage4_i_1606/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    16.814 r  ff_stage4_i_1606/CO[3]
                         net (fo=1, unplaced)         0.000    16.814    ff_stage4_i_1606_n_0
                                                                      r  ff_stage4_i_1597/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.931 r  ff_stage4_i_1597/CO[3]
                         net (fo=1, unplaced)         0.000    16.931    ff_stage4_i_1597_n_0
                                                                      r  ff_stage4_i_1588/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.048 r  ff_stage4_i_1588/CO[3]
                         net (fo=1, unplaced)         0.000    17.048    ff_stage4_i_1588_n_0
                                                                      r  ff_stage4_i_1579/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  ff_stage4_i_1579/CO[3]
                         net (fo=1, unplaced)         0.000    17.165    ff_stage4_i_1579_n_0
                                                                      r  ff_stage4_i_1569/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.282 r  ff_stage4_i_1569/CO[3]
                         net (fo=1, unplaced)         0.000    17.282    ff_stage4_i_1569_n_0
                                                                      r  ff_stage4_i_1559/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.399 r  ff_stage4_i_1559/CO[3]
                         net (fo=1, unplaced)         0.000    17.399    ff_stage4_i_1559_n_0
                                                                      r  ff_stage4_i_1545/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.516 r  ff_stage4_i_1545/CO[3]
                         net (fo=1, unplaced)         0.000    17.516    ff_stage4_i_1545_n_0
                                                                      r  ff_stage4_i_1527/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.633 r  ff_stage4_i_1527/CO[3]
                         net (fo=1, unplaced)         0.000    17.633    ff_stage4_i_1527_n_0
                                                                      r  ff_stage4_i_1504/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.750 r  ff_stage4_i_1504/CO[3]
                         net (fo=1, unplaced)         0.000    17.750    ff_stage4_i_1504_n_0
                                                                      r  ff_stage4_i_1479/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.867 r  ff_stage4_i_1479/CO[3]
                         net (fo=1, unplaced)         0.000    17.867    ff_stage4_i_1479_n_0
                                                                      r  ff_stage4_i_1444/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.984 r  ff_stage4_i_1444/CO[3]
                         net (fo=1, unplaced)         0.000    17.984    ff_stage4_i_1444_n_0
                                                                      r  ff_stage4_i_1372/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.101 r  ff_stage4_i_1372/CO[3]
                         net (fo=1, unplaced)         0.000    18.101    ff_stage4_i_1372_n_0
                                                                      r  ff_stage4_i_1288/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.218 r  ff_stage4_i_1288/CO[3]
                         net (fo=1, unplaced)         0.000    18.218    ff_stage4_i_1288_n_0
                                                                      r  ff_stage4_i_1234/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.335 r  ff_stage4_i_1234/CO[3]
                         net (fo=1, unplaced)         0.000    18.335    ff_stage4_i_1234_n_0
                                                                      r  ff_stage4_i_1085/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.452 r  ff_stage4_i_1085/CO[3]
                         net (fo=1, unplaced)         0.000    18.452    ff_stage4_i_1085_n_0
                                                                      r  ff_stage4_i_932/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.569 r  ff_stage4_i_932/CO[3]
                         net (fo=1, unplaced)         0.000    18.569    ff_stage4_i_932_n_0
                                                                      r  ff_stage4_i_745/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.686 r  ff_stage4_i_745/CO[3]
                         net (fo=1, unplaced)         0.000    18.686    ff_stage4_i_745_n_0
                                                                      r  ff_stage4_i_530/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.803 r  ff_stage4_i_530/CO[3]
                         net (fo=1, unplaced)         0.000    18.803    ff_stage4_i_530_n_0
                                                                      r  ff_stage4_i_345/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.920 r  ff_stage4_i_345/CO[3]
                         net (fo=1, unplaced)         0.000    18.920    ff_stage4_i_345_n_0
                                                                      r  ff_stage4_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.037 r  ff_stage4_i_3/CO[3]
                         net (fo=3, unplaced)         0.000    19.037    ff_stage4/D_IN[346]
                         FDRE                                         r  ff_stage4/data1_reg_reg[346]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.439    12.131    ff_stage4/CLK
                         FDRE                                         r  ff_stage4/data1_reg_reg[346]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)       -0.183    12.091    ff_stage4/data1_reg_reg[346]
  -------------------------------------------------------------------
                         required time                         12.091    
                         arrival time                         -19.037    
  -------------------------------------------------------------------
                         slack                                 -6.946    

Slack (VIOLATED) :        -6.296ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[189]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data0_reg_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.160ns  (logic 5.279ns (32.667%)  route 10.881ns (67.333%))
  Logic Levels:           26  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[189]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/data0_reg_reg[189]/Q
                         net (fo=19, unplaced)        1.024     3.956    ff_input$D_OUT[189]
                                                                      r  ff_stage2_i_2176/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.251 r  ff_stage2_i_2176/O
                         net (fo=3, unplaced)         0.467     4.718    ff_stage2_i_2176_n_0
                                                                      r  ff_stage2_i_2177/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.842 r  ff_stage2_i_2177/O
                         net (fo=4, unplaced)         0.473     5.315    ff_stage2_i_2177_n_0
                                                                      r  ff_stage2_i_2184/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.439 r  ff_stage2_i_2184/O
                         net (fo=3, unplaced)         0.467     5.906    ff_stage2_i_2184_n_0
                                                                      r  ff_stage2_i_2016/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.030 r  ff_stage2_i_2016/O
                         net (fo=4, unplaced)         0.473     6.503    ff_stage2_i_2016_n_0
                                                                      r  ff_stage2_i_2181/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.627 r  ff_stage2_i_2181/O
                         net (fo=3, unplaced)         0.467     7.094    ff_stage2_i_2181_n_0
                                                                      r  ff_stage2_i_2180/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.218 r  ff_stage2_i_2180/O
                         net (fo=4, unplaced)         0.473     7.691    ff_stage2_i_2180_n_0
                                                                      r  ff_stage2_i_2185/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.815 r  ff_stage2_i_2185/O
                         net (fo=3, unplaced)         0.467     8.282    ff_stage2_i_2185_n_0
                                                                      r  ff_stage2_i_2017/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  ff_stage2_i_2017/O
                         net (fo=4, unplaced)         0.473     8.879    ff_stage2_i_2017_n_0
                                                                      r  ff_stage2_i_1651/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.003 r  ff_stage2_i_1651/O
                         net (fo=4, unplaced)         0.473     9.476    ff_stage2_i_1651_n_0
                                                                      r  ff_stage2_i_1640/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.600 r  ff_stage2_i_1640/O
                         net (fo=1, unplaced)         0.449    10.049    ff_stage2_i_1640_n_0
                                                                      r  ff_stage2_i_1208/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    10.173 f  ff_stage2_i_1208/O
                         net (fo=4, unplaced)         0.756    10.929    ff_stage2_i_1208_n_0
                                                                      f  ff_stage2_i_1158/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.053 r  ff_stage2_i_1158/O
                         net (fo=9, unplaced)         0.490    11.543    msb_zeros__h664[0]
                                                                      r  ff_stage2_i_728/I2
                         LUT5 (Prop_lut5_I2_O)        0.124    11.667 r  ff_stage2_i_728/O
                         net (fo=1, unplaced)         0.449    12.116    ff_stage2_i_728_n_0
                                                                      r  ff_stage2_i_348/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    12.240 r  ff_stage2_i_348/O
                         net (fo=128, unplaced)       0.555    12.795    x__h15811[6]
                                                                      r  ff_stage2_i_735/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.919 f  ff_stage2_i_735/O
                         net (fo=114, unplaced)       0.552    13.471    ff_stage2_i_735_n_0
                                                                      f  ff_stage2_i_1626/I0
                         LUT3 (Prop_lut3_I0_O)        0.119    13.590 r  ff_stage2_i_1626/O
                         net (fo=1, unplaced)         0.000    13.590    ff_stage2_i_1626_n_0
                                                                      r  ff_stage2_i_1179/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.019 r  ff_stage2_i_1179/CO[3]
                         net (fo=1, unplaced)         0.000    14.019    ff_stage2_i_1179_n_0
                                                                      r  ff_stage2_i_736/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.271 r  ff_stage2_i_736/CO[2]
                         net (fo=188, unplaced)       0.567    14.838    INV_1_MINUS_IF_ff_input_first_BIT_200_1_THEN_f_ETC___d237
                                                                      r  ff_stage2_i_1215/I2
                         LUT3 (Prop_lut3_I2_O)        0.310    15.148 r  ff_stage2_i_1215/O
                         net (fo=1, unplaced)         0.449    15.597    ff_stage2_i_1215_n_0
                                                                      r  ff_stage2_i_775/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    15.721 r  ff_stage2_i_775/O
                         net (fo=1, unplaced)         0.449    16.170    ff_stage2_i_775_n_0
                                                                      r  ff_stage2_i_383/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.294 r  ff_stage2_i_383/O
                         net (fo=1, unplaced)         0.000    16.294    ff_stage2_i_383_n_0
                                                                      r  ff_stage2_i_132/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.827 r  ff_stage2_i_132/CO[3]
                         net (fo=1, unplaced)         0.000    16.827    ff_stage2_i_132_n_0
                                                                      r  ff_stage2_i_130/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.944 r  ff_stage2_i_130/CO[3]
                         net (fo=1, unplaced)         0.000    16.944    ff_stage2_i_130_n_0
                                                                      r  ff_stage2_i_128/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    17.275 r  ff_stage2_i_128/O[3]
                         net (fo=1, unplaced)         0.448    17.723    _theResult_____1_fst__h15777[11]
                                                                      r  ff_stage2_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.307    18.030 r  ff_stage2_i_2/O
                         net (fo=2, unplaced)         0.460    18.490    ff_stage2/D_IN[200]
                                                                      r  ff_stage2/data0_reg[200]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    18.614 r  ff_stage2/data0_reg[200]_i_1/O
                         net (fo=1, unplaced)         0.000    18.614    ff_stage2/data0_reg[200]_i_1_n_0
                         FDRE                                         r  ff_stage2/data0_reg_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.439    12.131    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[200]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_stage2/data0_reg_reg[200]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.614    
  -------------------------------------------------------------------
                         slack                                 -6.296    

Slack (VIOLATED) :        -6.219ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[189]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data0_reg_reg[199]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.083ns  (logic 5.198ns (32.320%)  route 10.885ns (67.680%))
  Logic Levels:           26  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[189]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/data0_reg_reg[189]/Q
                         net (fo=19, unplaced)        1.024     3.956    ff_input$D_OUT[189]
                                                                      r  ff_stage2_i_2176/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.251 r  ff_stage2_i_2176/O
                         net (fo=3, unplaced)         0.467     4.718    ff_stage2_i_2176_n_0
                                                                      r  ff_stage2_i_2177/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.842 r  ff_stage2_i_2177/O
                         net (fo=4, unplaced)         0.473     5.315    ff_stage2_i_2177_n_0
                                                                      r  ff_stage2_i_2184/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.439 r  ff_stage2_i_2184/O
                         net (fo=3, unplaced)         0.467     5.906    ff_stage2_i_2184_n_0
                                                                      r  ff_stage2_i_2016/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.030 r  ff_stage2_i_2016/O
                         net (fo=4, unplaced)         0.473     6.503    ff_stage2_i_2016_n_0
                                                                      r  ff_stage2_i_2181/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.627 r  ff_stage2_i_2181/O
                         net (fo=3, unplaced)         0.467     7.094    ff_stage2_i_2181_n_0
                                                                      r  ff_stage2_i_2180/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.218 r  ff_stage2_i_2180/O
                         net (fo=4, unplaced)         0.473     7.691    ff_stage2_i_2180_n_0
                                                                      r  ff_stage2_i_2185/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.815 r  ff_stage2_i_2185/O
                         net (fo=3, unplaced)         0.467     8.282    ff_stage2_i_2185_n_0
                                                                      r  ff_stage2_i_2017/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  ff_stage2_i_2017/O
                         net (fo=4, unplaced)         0.473     8.879    ff_stage2_i_2017_n_0
                                                                      r  ff_stage2_i_1651/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.003 r  ff_stage2_i_1651/O
                         net (fo=4, unplaced)         0.473     9.476    ff_stage2_i_1651_n_0
                                                                      r  ff_stage2_i_1640/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.600 r  ff_stage2_i_1640/O
                         net (fo=1, unplaced)         0.449    10.049    ff_stage2_i_1640_n_0
                                                                      r  ff_stage2_i_1208/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    10.173 f  ff_stage2_i_1208/O
                         net (fo=4, unplaced)         0.756    10.929    ff_stage2_i_1208_n_0
                                                                      f  ff_stage2_i_1158/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.053 r  ff_stage2_i_1158/O
                         net (fo=9, unplaced)         0.490    11.543    msb_zeros__h664[0]
                                                                      r  ff_stage2_i_728/I2
                         LUT5 (Prop_lut5_I2_O)        0.124    11.667 r  ff_stage2_i_728/O
                         net (fo=1, unplaced)         0.449    12.116    ff_stage2_i_728_n_0
                                                                      r  ff_stage2_i_348/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    12.240 r  ff_stage2_i_348/O
                         net (fo=128, unplaced)       0.555    12.795    x__h15811[6]
                                                                      r  ff_stage2_i_735/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.919 f  ff_stage2_i_735/O
                         net (fo=114, unplaced)       0.552    13.471    ff_stage2_i_735_n_0
                                                                      f  ff_stage2_i_1626/I0
                         LUT3 (Prop_lut3_I0_O)        0.119    13.590 r  ff_stage2_i_1626/O
                         net (fo=1, unplaced)         0.000    13.590    ff_stage2_i_1626_n_0
                                                                      r  ff_stage2_i_1179/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.019 r  ff_stage2_i_1179/CO[3]
                         net (fo=1, unplaced)         0.000    14.019    ff_stage2_i_1179_n_0
                                                                      r  ff_stage2_i_736/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.271 r  ff_stage2_i_736/CO[2]
                         net (fo=188, unplaced)       0.567    14.838    INV_1_MINUS_IF_ff_input_first_BIT_200_1_THEN_f_ETC___d237
                                                                      r  ff_stage2_i_1215/I2
                         LUT3 (Prop_lut3_I2_O)        0.310    15.148 r  ff_stage2_i_1215/O
                         net (fo=1, unplaced)         0.449    15.597    ff_stage2_i_1215_n_0
                                                                      r  ff_stage2_i_775/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    15.721 r  ff_stage2_i_775/O
                         net (fo=1, unplaced)         0.449    16.170    ff_stage2_i_775_n_0
                                                                      r  ff_stage2_i_383/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.294 r  ff_stage2_i_383/O
                         net (fo=1, unplaced)         0.000    16.294    ff_stage2_i_383_n_0
                                                                      r  ff_stage2_i_132/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.827 r  ff_stage2_i_132/CO[3]
                         net (fo=1, unplaced)         0.000    16.827    ff_stage2_i_132_n_0
                                                                      r  ff_stage2_i_130/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.944 r  ff_stage2_i_130/CO[3]
                         net (fo=1, unplaced)         0.000    16.944    ff_stage2_i_130_n_0
                                                                      r  ff_stage2_i_128/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    17.200 r  ff_stage2_i_128/O[2]
                         net (fo=1, unplaced)         0.452    17.652    _theResult_____1_fst__h15777[10]
                                                                      r  ff_stage2_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.301    17.953 r  ff_stage2_i_3/O
                         net (fo=2, unplaced)         0.460    18.413    ff_stage2/D_IN[199]
                                                                      r  ff_stage2/data0_reg[199]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    18.537 r  ff_stage2/data0_reg[199]_i_1/O
                         net (fo=1, unplaced)         0.000    18.537    ff_stage2/data0_reg[199]_i_1_n_0
                         FDRE                                         r  ff_stage2/data0_reg_reg[199]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.439    12.131    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[199]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_stage2/data0_reg_reg[199]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.537    
  -------------------------------------------------------------------
                         slack                                 -6.219    

Slack (VIOLATED) :        -6.179ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[189]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data0_reg_reg[196]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.043ns  (logic 5.162ns (32.176%)  route 10.881ns (67.824%))
  Logic Levels:           25  (CARRY4=4 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[189]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/data0_reg_reg[189]/Q
                         net (fo=19, unplaced)        1.024     3.956    ff_input$D_OUT[189]
                                                                      r  ff_stage2_i_2176/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.251 r  ff_stage2_i_2176/O
                         net (fo=3, unplaced)         0.467     4.718    ff_stage2_i_2176_n_0
                                                                      r  ff_stage2_i_2177/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.842 r  ff_stage2_i_2177/O
                         net (fo=4, unplaced)         0.473     5.315    ff_stage2_i_2177_n_0
                                                                      r  ff_stage2_i_2184/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.439 r  ff_stage2_i_2184/O
                         net (fo=3, unplaced)         0.467     5.906    ff_stage2_i_2184_n_0
                                                                      r  ff_stage2_i_2016/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.030 r  ff_stage2_i_2016/O
                         net (fo=4, unplaced)         0.473     6.503    ff_stage2_i_2016_n_0
                                                                      r  ff_stage2_i_2181/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.627 r  ff_stage2_i_2181/O
                         net (fo=3, unplaced)         0.467     7.094    ff_stage2_i_2181_n_0
                                                                      r  ff_stage2_i_2180/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.218 r  ff_stage2_i_2180/O
                         net (fo=4, unplaced)         0.473     7.691    ff_stage2_i_2180_n_0
                                                                      r  ff_stage2_i_2185/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.815 r  ff_stage2_i_2185/O
                         net (fo=3, unplaced)         0.467     8.282    ff_stage2_i_2185_n_0
                                                                      r  ff_stage2_i_2017/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  ff_stage2_i_2017/O
                         net (fo=4, unplaced)         0.473     8.879    ff_stage2_i_2017_n_0
                                                                      r  ff_stage2_i_1651/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.003 r  ff_stage2_i_1651/O
                         net (fo=4, unplaced)         0.473     9.476    ff_stage2_i_1651_n_0
                                                                      r  ff_stage2_i_1640/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.600 r  ff_stage2_i_1640/O
                         net (fo=1, unplaced)         0.449    10.049    ff_stage2_i_1640_n_0
                                                                      r  ff_stage2_i_1208/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    10.173 f  ff_stage2_i_1208/O
                         net (fo=4, unplaced)         0.756    10.929    ff_stage2_i_1208_n_0
                                                                      f  ff_stage2_i_1158/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.053 r  ff_stage2_i_1158/O
                         net (fo=9, unplaced)         0.490    11.543    msb_zeros__h664[0]
                                                                      r  ff_stage2_i_728/I2
                         LUT5 (Prop_lut5_I2_O)        0.124    11.667 r  ff_stage2_i_728/O
                         net (fo=1, unplaced)         0.449    12.116    ff_stage2_i_728_n_0
                                                                      r  ff_stage2_i_348/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    12.240 r  ff_stage2_i_348/O
                         net (fo=128, unplaced)       0.555    12.795    x__h15811[6]
                                                                      r  ff_stage2_i_735/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.919 f  ff_stage2_i_735/O
                         net (fo=114, unplaced)       0.552    13.471    ff_stage2_i_735_n_0
                                                                      f  ff_stage2_i_1626/I0
                         LUT3 (Prop_lut3_I0_O)        0.119    13.590 r  ff_stage2_i_1626/O
                         net (fo=1, unplaced)         0.000    13.590    ff_stage2_i_1626_n_0
                                                                      r  ff_stage2_i_1179/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.019 r  ff_stage2_i_1179/CO[3]
                         net (fo=1, unplaced)         0.000    14.019    ff_stage2_i_1179_n_0
                                                                      r  ff_stage2_i_736/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.271 r  ff_stage2_i_736/CO[2]
                         net (fo=188, unplaced)       0.567    14.838    INV_1_MINUS_IF_ff_input_first_BIT_200_1_THEN_f_ETC___d237
                                                                      r  ff_stage2_i_1215/I2
                         LUT3 (Prop_lut3_I2_O)        0.310    15.148 r  ff_stage2_i_1215/O
                         net (fo=1, unplaced)         0.449    15.597    ff_stage2_i_1215_n_0
                                                                      r  ff_stage2_i_775/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    15.721 r  ff_stage2_i_775/O
                         net (fo=1, unplaced)         0.449    16.170    ff_stage2_i_775_n_0
                                                                      r  ff_stage2_i_383/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.294 r  ff_stage2_i_383/O
                         net (fo=1, unplaced)         0.000    16.294    ff_stage2_i_383_n_0
                                                                      r  ff_stage2_i_132/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.827 r  ff_stage2_i_132/CO[3]
                         net (fo=1, unplaced)         0.000    16.827    ff_stage2_i_132_n_0
                                                                      r  ff_stage2_i_130/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    17.158 r  ff_stage2_i_130/O[3]
                         net (fo=1, unplaced)         0.448    17.606    _theResult_____1_fst__h15777[7]
                                                                      r  ff_stage2_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.307    17.913 r  ff_stage2_i_6/O
                         net (fo=2, unplaced)         0.460    18.373    ff_stage2/D_IN[196]
                                                                      r  ff_stage2/data0_reg[196]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    18.497 r  ff_stage2/data0_reg[196]_i_1/O
                         net (fo=1, unplaced)         0.000    18.497    ff_stage2/data0_reg[196]_i_1_n_0
                         FDRE                                         r  ff_stage2/data0_reg_reg[196]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.439    12.131    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[196]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_stage2/data0_reg_reg[196]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.497    
  -------------------------------------------------------------------
                         slack                                 -6.179    

Slack (VIOLATED) :        -6.171ns  (required time - arrival time)
  Source:                 ff_stage5/data0_reg_reg[184]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage6/data0_reg_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.035ns  (logic 8.555ns (53.352%)  route 7.480ns (46.648%))
  Logic Levels:           41  (CARRY4=27 LUT2=1 LUT3=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.584     2.454    ff_stage5/CLK
                         FDRE                                         r  ff_stage5/data0_reg_reg[184]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage5/data0_reg_reg[184]/Q
                         net (fo=168, unplaced)       0.448     3.380    ff_stage5$D_OUT[184]
                                                                      r  ff_stage6_i_295/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     4.146 r  ff_stage6_i_295/CO[3]
                         net (fo=1, unplaced)         0.000     4.146    ff_stage6_i_295_n_0
                                                                      r  ff_stage6_i_278/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.378 r  ff_stage6_i_278/O[0]
                         net (fo=186, unplaced)       0.878     5.256    resultant_exponent_sub__h92239[5]
                                                                      r  ff_stage6_i_1773/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     5.551 f  ff_stage6_i_1773/O
                         net (fo=4, unplaced)         0.756     6.307    ff_stage6_i_1773_n_0
                                                                      f  ff_stage6_i_1754/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.431 f  ff_stage6_i_1754/O
                         net (fo=2, unplaced)         0.460     6.891    ff_stage6_i_1754_n_0
                                                                      f  ff_stage6_i_1656/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     7.015 f  ff_stage6_i_1656/O
                         net (fo=2, unplaced)         0.460     7.475    ff_stage6_i_1656_n_0
                                                                      f  ff_stage6_i_1755/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.599 f  ff_stage6_i_1755/O
                         net (fo=1, unplaced)         0.449     8.048    resultant_mantissa_norm_expo__h92242[17]
                                                                      f  ff_stage6_i_1659/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.172 f  ff_stage6_i_1659/O
                         net (fo=1, unplaced)         0.449     8.621    ff_stage6_i_1659_n_0
                                                                      f  ff_stage6_i_1545/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     8.745 f  ff_stage6_i_1545/O
                         net (fo=1, unplaced)         0.449     9.194    ff_stage6_i_1545_n_0
                                                                      f  ff_stage6_i_1424/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.318 r  ff_stage6_i_1424/O
                         net (fo=1, unplaced)         0.449     9.767    ff_stage6_i_1424_n_0
                                                                      r  ff_stage6_i_1306/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.891 r  ff_stage6_i_1306/O
                         net (fo=1, unplaced)         0.000     9.891    ff_stage6_i_1306_n_0
                                                                      r  ff_stage6_i_1193/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.424 r  ff_stage6_i_1193/CO[3]
                         net (fo=1, unplaced)         0.000    10.424    ff_stage6_i_1193_n_0
                                                                      r  ff_stage6_i_1074/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.541 r  ff_stage6_i_1074/CO[3]
                         net (fo=1, unplaced)         0.000    10.541    ff_stage6_i_1074_n_0
                                                                      r  ff_stage6_i_883/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.658 r  ff_stage6_i_883/CO[3]
                         net (fo=1, unplaced)         0.000    10.658    ff_stage6_i_883_n_0
                                                                      r  ff_stage6_i_681/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.775 r  ff_stage6_i_681/CO[3]
                         net (fo=1, unplaced)         0.000    10.775    ff_stage6_i_681_n_0
                                                                      r  ff_stage6_i_489/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.892 r  ff_stage6_i_489/CO[3]
                         net (fo=1, unplaced)         0.000    10.892    ff_stage6_i_489_n_0
                                                                      r  ff_stage6_i_301/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.009 r  ff_stage6_i_301/CO[3]
                         net (fo=1, unplaced)         0.000    11.009    ff_stage6_i_301_n_0
                                                                      r  ff_stage6_i_182/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.126 r  ff_stage6_i_182/CO[3]
                         net (fo=1, unplaced)         0.000    11.126    ff_stage6_i_182_n_0
                                                                      r  ff_stage6_i_99/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.378 r  ff_stage6_i_99/CO[2]
                         net (fo=1, unplaced)         0.452    11.830    lv_sticky__h92259
                                                                      r  ff_stage6_i_63/I5
                         LUT6 (Prop_lut6_I5_O)        0.310    12.140 r  ff_stage6_i_63/O
                         net (fo=4, unplaced)         0.473    12.613    ff_stage6_i_63_n_0
                                                                      r  ff_stage6_i_430/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.737 r  ff_stage6_i_430/O
                         net (fo=1, unplaced)         0.449    13.186    ff_stage6_i_430_n_0
                                                                      r  ff_stage6_i_267/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    13.310 r  ff_stage6_i_267/O
                         net (fo=1, unplaced)         0.449    13.759    IF_ff_stage5_first__305_BITS_22_TO_20_341_EQ_0_ETC___d1357
                                                                      r  ff_stage6_i_162/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    13.883 r  ff_stage6_i_162/O
                         net (fo=1, unplaced)         0.000    13.883    ff_stage6_i_162_n_0
                                                                      r  ff_stage6_i_89/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.396 r  ff_stage6_i_89/CO[3]
                         net (fo=1, unplaced)         0.000    14.396    ff_stage6_i_89_n_0
                                                                      r  ff_stage6_i_88/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.513 r  ff_stage6_i_88/CO[3]
                         net (fo=1, unplaced)         0.000    14.513    ff_stage6_i_88_n_0
                                                                      r  ff_stage6_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.630 r  ff_stage6_i_87/CO[3]
                         net (fo=1, unplaced)         0.000    14.630    ff_stage6_i_87_n_0
                                                                      r  ff_stage6_i_86/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.747 r  ff_stage6_i_86/CO[3]
                         net (fo=1, unplaced)         0.000    14.747    ff_stage6_i_86_n_0
                                                                      r  ff_stage6_i_85/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.864 r  ff_stage6_i_85/CO[3]
                         net (fo=1, unplaced)         0.000    14.864    ff_stage6_i_85_n_0
                                                                      r  ff_stage6_i_84/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.981 r  ff_stage6_i_84/CO[3]
                         net (fo=1, unplaced)         0.000    14.981    ff_stage6_i_84_n_0
                                                                      r  ff_stage6_i_83/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.098 r  ff_stage6_i_83/CO[3]
                         net (fo=1, unplaced)         0.000    15.098    ff_stage6_i_83_n_0
                                                                      r  ff_stage6_i_82/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.215 r  ff_stage6_i_82/CO[3]
                         net (fo=1, unplaced)         0.000    15.215    ff_stage6_i_82_n_0
                                                                      r  ff_stage6_i_81/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.332 r  ff_stage6_i_81/CO[3]
                         net (fo=1, unplaced)         0.000    15.332    ff_stage6_i_81_n_0
                                                                      r  ff_stage6_i_80/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.449 r  ff_stage6_i_80/CO[3]
                         net (fo=1, unplaced)         0.000    15.449    ff_stage6_i_80_n_0
                                                                      r  ff_stage6_i_79/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.566 r  ff_stage6_i_79/CO[3]
                         net (fo=1, unplaced)         0.000    15.566    ff_stage6_i_79_n_0
                                                                      r  ff_stage6_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.683 r  ff_stage6_i_78/CO[3]
                         net (fo=1, unplaced)         0.000    15.683    ff_stage6_i_78_n_0
                                                                      r  ff_stage6_i_77/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.800 r  ff_stage6_i_77/CO[3]
                         net (fo=1, unplaced)         0.000    15.800    ff_stage6_i_77_n_0
                                                                      r  ff_stage6_i_76/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.137 r  ff_stage6_i_76/O[1]
                         net (fo=54, unplaced)        0.396    16.533    _theResult_____2__h92262[53]
                                                                      r  ff_stage6_i_75/I4
                         LUT5 (Prop_lut5_I4_O)        0.306    16.839 r  ff_stage6_i_75/O
                         net (fo=1, unplaced)         0.000    16.839    ff_stage6_i_75_n_0
                                                                      r  ff_stage6_i_5/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.352 r  ff_stage6_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    17.352    ff_stage6_i_5_n_0
                                                                      r  ff_stage6_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.469 r  ff_stage6_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    17.469    ff_stage6_i_4_n_0
                                                                      r  ff_stage6_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    17.725 r  ff_stage6_i_3/O[2]
                         net (fo=2, unplaced)         0.463    18.188    ff_stage6/D_IN[80]
                                                                      r  ff_stage6/data0_reg[80]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.301    18.489 r  ff_stage6/data0_reg[80]_i_1/O
                         net (fo=1, unplaced)         0.000    18.489    ff_stage6/data0_reg[80]_i_1_n_0
                         FDRE                                         r  ff_stage6/data0_reg_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.439    12.131    ff_stage6/CLK
                         FDRE                                         r  ff_stage6/data0_reg_reg[80]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_stage6/data0_reg_reg[80]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.489    
  -------------------------------------------------------------------
                         slack                                 -6.171    

Slack (VIOLATED) :        -6.165ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[189]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data0_reg_reg[198]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.029ns  (logic 5.284ns (32.965%)  route 10.745ns (67.035%))
  Logic Levels:           26  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[189]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/data0_reg_reg[189]/Q
                         net (fo=19, unplaced)        1.024     3.956    ff_input$D_OUT[189]
                                                                      r  ff_stage2_i_2176/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.251 r  ff_stage2_i_2176/O
                         net (fo=3, unplaced)         0.467     4.718    ff_stage2_i_2176_n_0
                                                                      r  ff_stage2_i_2177/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.842 r  ff_stage2_i_2177/O
                         net (fo=4, unplaced)         0.473     5.315    ff_stage2_i_2177_n_0
                                                                      r  ff_stage2_i_2184/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.439 r  ff_stage2_i_2184/O
                         net (fo=3, unplaced)         0.467     5.906    ff_stage2_i_2184_n_0
                                                                      r  ff_stage2_i_2016/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.030 r  ff_stage2_i_2016/O
                         net (fo=4, unplaced)         0.473     6.503    ff_stage2_i_2016_n_0
                                                                      r  ff_stage2_i_2181/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.627 r  ff_stage2_i_2181/O
                         net (fo=3, unplaced)         0.467     7.094    ff_stage2_i_2181_n_0
                                                                      r  ff_stage2_i_2180/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.218 r  ff_stage2_i_2180/O
                         net (fo=4, unplaced)         0.473     7.691    ff_stage2_i_2180_n_0
                                                                      r  ff_stage2_i_2185/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.815 r  ff_stage2_i_2185/O
                         net (fo=3, unplaced)         0.467     8.282    ff_stage2_i_2185_n_0
                                                                      r  ff_stage2_i_2017/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  ff_stage2_i_2017/O
                         net (fo=4, unplaced)         0.473     8.879    ff_stage2_i_2017_n_0
                                                                      r  ff_stage2_i_1651/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.003 r  ff_stage2_i_1651/O
                         net (fo=4, unplaced)         0.473     9.476    ff_stage2_i_1651_n_0
                                                                      r  ff_stage2_i_1640/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.600 r  ff_stage2_i_1640/O
                         net (fo=1, unplaced)         0.449    10.049    ff_stage2_i_1640_n_0
                                                                      r  ff_stage2_i_1208/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    10.173 f  ff_stage2_i_1208/O
                         net (fo=4, unplaced)         0.756    10.929    ff_stage2_i_1208_n_0
                                                                      f  ff_stage2_i_1158/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.053 r  ff_stage2_i_1158/O
                         net (fo=9, unplaced)         0.490    11.543    msb_zeros__h664[0]
                                                                      r  ff_stage2_i_728/I2
                         LUT5 (Prop_lut5_I2_O)        0.124    11.667 r  ff_stage2_i_728/O
                         net (fo=1, unplaced)         0.449    12.116    ff_stage2_i_728_n_0
                                                                      r  ff_stage2_i_348/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    12.240 r  ff_stage2_i_348/O
                         net (fo=128, unplaced)       0.555    12.795    x__h15811[6]
                                                                      r  ff_stage2_i_735/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.919 f  ff_stage2_i_735/O
                         net (fo=114, unplaced)       0.552    13.471    ff_stage2_i_735_n_0
                                                                      f  ff_stage2_i_1626/I0
                         LUT3 (Prop_lut3_I0_O)        0.119    13.590 r  ff_stage2_i_1626/O
                         net (fo=1, unplaced)         0.000    13.590    ff_stage2_i_1626_n_0
                                                                      r  ff_stage2_i_1179/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.019 r  ff_stage2_i_1179/CO[3]
                         net (fo=1, unplaced)         0.000    14.019    ff_stage2_i_1179_n_0
                                                                      r  ff_stage2_i_736/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.271 r  ff_stage2_i_736/CO[2]
                         net (fo=188, unplaced)       0.567    14.838    INV_1_MINUS_IF_ff_input_first_BIT_200_1_THEN_f_ETC___d237
                                                                      r  ff_stage2_i_1215/I2
                         LUT3 (Prop_lut3_I2_O)        0.310    15.148 r  ff_stage2_i_1215/O
                         net (fo=1, unplaced)         0.449    15.597    ff_stage2_i_1215_n_0
                                                                      r  ff_stage2_i_775/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    15.721 r  ff_stage2_i_775/O
                         net (fo=1, unplaced)         0.449    16.170    ff_stage2_i_775_n_0
                                                                      r  ff_stage2_i_383/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.294 r  ff_stage2_i_383/O
                         net (fo=1, unplaced)         0.000    16.294    ff_stage2_i_383_n_0
                                                                      r  ff_stage2_i_132/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.827 r  ff_stage2_i_132/CO[3]
                         net (fo=1, unplaced)         0.000    16.827    ff_stage2_i_132_n_0
                                                                      r  ff_stage2_i_130/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.944 r  ff_stage2_i_130/CO[3]
                         net (fo=1, unplaced)         0.000    16.944    ff_stage2_i_130_n_0
                                                                      r  ff_stage2_i_128/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.281 r  ff_stage2_i_128/O[1]
                         net (fo=1, unplaced)         0.312    17.593    _theResult_____1_fst__h15777[9]
                                                                      r  ff_stage2_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.306    17.899 r  ff_stage2_i_4/O
                         net (fo=2, unplaced)         0.460    18.359    ff_stage2/D_IN[198]
                                                                      r  ff_stage2/data0_reg[198]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    18.483 r  ff_stage2/data0_reg[198]_i_1/O
                         net (fo=1, unplaced)         0.000    18.483    ff_stage2/data0_reg[198]_i_1_n_0
                         FDRE                                         r  ff_stage2/data0_reg_reg[198]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.439    12.131    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[198]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_stage2/data0_reg_reg[198]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.483    
  -------------------------------------------------------------------
                         slack                                 -6.165    

Slack (VIOLATED) :        -6.165ns  (required time - arrival time)
  Source:                 ff_input/data0_reg_reg[189]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data0_reg_reg[201]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.029ns  (logic 5.285ns (32.971%)  route 10.744ns (67.029%))
  Logic Levels:           27  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.584     2.454    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[189]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_input/data0_reg_reg[189]/Q
                         net (fo=19, unplaced)        1.024     3.956    ff_input$D_OUT[189]
                                                                      r  ff_stage2_i_2176/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.251 r  ff_stage2_i_2176/O
                         net (fo=3, unplaced)         0.467     4.718    ff_stage2_i_2176_n_0
                                                                      r  ff_stage2_i_2177/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.842 r  ff_stage2_i_2177/O
                         net (fo=4, unplaced)         0.473     5.315    ff_stage2_i_2177_n_0
                                                                      r  ff_stage2_i_2184/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.439 r  ff_stage2_i_2184/O
                         net (fo=3, unplaced)         0.467     5.906    ff_stage2_i_2184_n_0
                                                                      r  ff_stage2_i_2016/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.030 r  ff_stage2_i_2016/O
                         net (fo=4, unplaced)         0.473     6.503    ff_stage2_i_2016_n_0
                                                                      r  ff_stage2_i_2181/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.627 r  ff_stage2_i_2181/O
                         net (fo=3, unplaced)         0.467     7.094    ff_stage2_i_2181_n_0
                                                                      r  ff_stage2_i_2180/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.218 r  ff_stage2_i_2180/O
                         net (fo=4, unplaced)         0.473     7.691    ff_stage2_i_2180_n_0
                                                                      r  ff_stage2_i_2185/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.815 r  ff_stage2_i_2185/O
                         net (fo=3, unplaced)         0.467     8.282    ff_stage2_i_2185_n_0
                                                                      r  ff_stage2_i_2017/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  ff_stage2_i_2017/O
                         net (fo=4, unplaced)         0.473     8.879    ff_stage2_i_2017_n_0
                                                                      r  ff_stage2_i_1651/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.003 r  ff_stage2_i_1651/O
                         net (fo=4, unplaced)         0.473     9.476    ff_stage2_i_1651_n_0
                                                                      r  ff_stage2_i_1640/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.600 r  ff_stage2_i_1640/O
                         net (fo=1, unplaced)         0.449    10.049    ff_stage2_i_1640_n_0
                                                                      r  ff_stage2_i_1208/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    10.173 f  ff_stage2_i_1208/O
                         net (fo=4, unplaced)         0.756    10.929    ff_stage2_i_1208_n_0
                                                                      f  ff_stage2_i_1158/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.053 r  ff_stage2_i_1158/O
                         net (fo=9, unplaced)         0.490    11.543    msb_zeros__h664[0]
                                                                      r  ff_stage2_i_728/I2
                         LUT5 (Prop_lut5_I2_O)        0.124    11.667 r  ff_stage2_i_728/O
                         net (fo=1, unplaced)         0.449    12.116    ff_stage2_i_728_n_0
                                                                      r  ff_stage2_i_348/I1
                         LUT4 (Prop_lut4_I1_O)        0.124    12.240 r  ff_stage2_i_348/O
                         net (fo=128, unplaced)       0.555    12.795    x__h15811[6]
                                                                      r  ff_stage2_i_735/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.919 f  ff_stage2_i_735/O
                         net (fo=114, unplaced)       0.552    13.471    ff_stage2_i_735_n_0
                                                                      f  ff_stage2_i_1626/I0
                         LUT3 (Prop_lut3_I0_O)        0.119    13.590 r  ff_stage2_i_1626/O
                         net (fo=1, unplaced)         0.000    13.590    ff_stage2_i_1626_n_0
                                                                      r  ff_stage2_i_1179/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    14.019 r  ff_stage2_i_1179/CO[3]
                         net (fo=1, unplaced)         0.000    14.019    ff_stage2_i_1179_n_0
                                                                      r  ff_stage2_i_736/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    14.271 r  ff_stage2_i_736/CO[2]
                         net (fo=188, unplaced)       0.567    14.838    INV_1_MINUS_IF_ff_input_first_BIT_200_1_THEN_f_ETC___d237
                                                                      r  ff_stage2_i_1215/I2
                         LUT3 (Prop_lut3_I2_O)        0.310    15.148 r  ff_stage2_i_1215/O
                         net (fo=1, unplaced)         0.449    15.597    ff_stage2_i_1215_n_0
                                                                      r  ff_stage2_i_775/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    15.721 r  ff_stage2_i_775/O
                         net (fo=1, unplaced)         0.449    16.170    ff_stage2_i_775_n_0
                                                                      r  ff_stage2_i_383/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    16.294 r  ff_stage2_i_383/O
                         net (fo=1, unplaced)         0.000    16.294    ff_stage2_i_383_n_0
                                                                      r  ff_stage2_i_132/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.827 r  ff_stage2_i_132/CO[3]
                         net (fo=1, unplaced)         0.000    16.827    ff_stage2_i_132_n_0
                                                                      r  ff_stage2_i_130/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.944 r  ff_stage2_i_130/CO[3]
                         net (fo=1, unplaced)         0.000    16.944    ff_stage2_i_130_n_0
                                                                      r  ff_stage2_i_128/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.061 r  ff_stage2_i_128/CO[3]
                         net (fo=1, unplaced)         0.000    17.061    ff_stage2_i_128_n_0
                                                                      r  ff_stage2_i_124/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    17.293 r  ff_stage2_i_124/O[0]
                         net (fo=1, unplaced)         0.311    17.604    _theResult_____1_fst__h15777[12]
                                                                      r  ff_stage2_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.295    17.899 r  ff_stage2_i_1/O
                         net (fo=2, unplaced)         0.460    18.359    ff_stage2/D_IN[201]
                                                                      r  ff_stage2/data0_reg[201]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    18.483 r  ff_stage2/data0_reg[201]_i_1/O
                         net (fo=1, unplaced)         0.000    18.483    ff_stage2/data0_reg[201]_i_1_n_0
                         FDRE                                         r  ff_stage2/data0_reg_reg[201]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.439    12.131    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[201]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_stage2/data0_reg_reg[201]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -18.483    
  -------------------------------------------------------------------
                         slack                                 -6.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ff_stage2/data0_reg_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data1_reg_reg[348]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.248ns (63.719%)  route 0.141ns (36.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.114     0.679    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[81]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_stage2/data0_reg_reg[81]/Q
                         net (fo=4, unplaced)         0.141     0.967    ff_stage2$D_OUT[81]
                                                                      r  ff_stage4_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.068 r  ff_stage4_i_1/O
                         net (fo=3, unplaced)         0.000     1.068    ff_stage4/D_IN[348]
                         FDRE                                         r  ff_stage4/data1_reg_reg[348]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.259     1.033    ff_stage4/CLK
                         FDRE                                         r  ff_stage4/data1_reg_reg[348]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_stage4/data1_reg_reg[348]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ff_stage2/data0_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.114     0.679    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  ff_stage2/data0_reg_reg[13]/Q
                         net (fo=8, unplaced)         0.147     0.973    ff_stage2$D_OUT[13]
                                                                      f  ff_stage4_i_341/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.071 r  ff_stage4_i_341/O
                         net (fo=2, unplaced)         0.000     1.071    ff_stage4/D_IN[5]
                         FDRE                                         r  ff_stage4/data1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.259     1.033    ff_stage4/CLK
                         FDRE                                         r  ff_stage4/data1_reg_reg[5]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_stage4/data1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ff_stage2/data0_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.248ns (63.172%)  route 0.145ns (36.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.114     0.679    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  ff_stage2/data0_reg_reg[6]/Q
                         net (fo=6, unplaced)         0.145     0.970    ff_stage2$D_OUT[6]
                                                                      f  ff_stage4_i_343/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.071 r  ff_stage4_i_343/O
                         net (fo=2, unplaced)         0.000     1.071    ff_stage4/D_IN[1]
                         FDRE                                         r  ff_stage4/data1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.259     1.033    ff_stage4/CLK
                         FDRE                                         r  ff_stage4/data1_reg_reg[1]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_stage4/data1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[3]/Q
                         net (fo=3, unplaced)         0.149     0.974    ff_stage2/D_IN[11]
                         FDRE                                         r  ff_stage2/data1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.259     1.033    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data1_reg_reg[11]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    ff_stage2/data1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[9]/Q
                         net (fo=3, unplaced)         0.149     0.974    ff_stage2/D_IN[13]
                         FDRE                                         r  ff_stage2/data1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.259     1.033    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data1_reg_reg[13]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    ff_stage2/data1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[10]/Q
                         net (fo=3, unplaced)         0.149     0.974    ff_stage2/D_IN[14]
                         FDRE                                         r  ff_stage2/data1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.259     1.033    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data1_reg_reg[14]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    ff_stage2/data1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[11]/Q
                         net (fo=3, unplaced)         0.149     0.974    ff_stage2/D_IN[15]
                         FDRE                                         r  ff_stage2/data1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.259     1.033    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data1_reg_reg[15]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    ff_stage2/data1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data1_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[17]/Q
                         net (fo=3, unplaced)         0.149     0.974    ff_stage2/D_IN[18]
                         FDRE                                         r  ff_stage2/data1_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.259     1.033    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data1_reg_reg[18]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    ff_stage2/data1_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data1_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[18]/Q
                         net (fo=3, unplaced)         0.149     0.974    ff_stage2/D_IN[19]
                         FDRE                                         r  ff_stage2/data1_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.259     1.033    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data1_reg_reg[19]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    ff_stage2/data1_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[1]/Q
                         net (fo=3, unplaced)         0.149     0.974    ff_stage2/D_IN[1]
                         FDRE                                         r  ff_stage2/data1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.259     1.033    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data1_reg_reg[1]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    ff_stage2/data1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[100]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[101]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[102]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[103]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[104]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[105]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[106]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[107]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_input/data0_reg_reg[108]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[100]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[101]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[102]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[103]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[104]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[105]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[106]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[107]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[108]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[109]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[100]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[101]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[102]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[103]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[104]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[105]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[106]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[107]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[108]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_input/data0_reg_reg[109]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff_stage6/data0_reg_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 3.779ns (54.904%)  route 3.104ns (45.096%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.584     2.454    ff_stage6/CLK
                         FDRE                                         r  ff_stage6/data0_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage6/data0_reg_reg[73]/Q
                         net (fo=3, unplaced)         0.781     3.713    ff_stage6$D_OUT[73]
                                                                      r  get_result_OBUF[67]_inst_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.008 r  get_result_OBUF[67]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.457    get_result_OBUF[67]_inst_i_4_n_0
                                                                      r  get_result_OBUF[67]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.581 f  get_result_OBUF[67]_inst_i_2/O
                         net (fo=66, unplaced)        0.538     5.119    get_result_OBUF[67]_inst_i_2_n_0
                                                                      f  get_result_OBUF[57]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.243 r  get_result_OBUF[57]_inst_i_3/O
                         net (fo=53, unplaced)        0.533     5.776    get_result_OBUF[57]_inst_i_3_n_0
                                                                      r  get_result_OBUF[10]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.900 r  get_result_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     6.703    get_result_OBUF[10]
                                                                      r  get_result_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.337 r  get_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.337    get_result[10]
                                                                      r  get_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage6/data0_reg_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 3.779ns (54.904%)  route 3.104ns (45.096%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.584     2.454    ff_stage6/CLK
                         FDRE                                         r  ff_stage6/data0_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage6/data0_reg_reg[73]/Q
                         net (fo=3, unplaced)         0.781     3.713    ff_stage6$D_OUT[73]
                                                                      r  get_result_OBUF[67]_inst_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.008 r  get_result_OBUF[67]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.457    get_result_OBUF[67]_inst_i_4_n_0
                                                                      r  get_result_OBUF[67]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.581 f  get_result_OBUF[67]_inst_i_2/O
                         net (fo=66, unplaced)        0.538     5.119    get_result_OBUF[67]_inst_i_2_n_0
                                                                      f  get_result_OBUF[57]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.243 r  get_result_OBUF[57]_inst_i_3/O
                         net (fo=53, unplaced)        0.533     5.776    get_result_OBUF[57]_inst_i_3_n_0
                                                                      r  get_result_OBUF[11]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.900 r  get_result_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     6.703    get_result_OBUF[11]
                                                                      r  get_result_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.337 r  get_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.337    get_result[11]
                                                                      r  get_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage6/data0_reg_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 3.779ns (54.904%)  route 3.104ns (45.096%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.584     2.454    ff_stage6/CLK
                         FDRE                                         r  ff_stage6/data0_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage6/data0_reg_reg[73]/Q
                         net (fo=3, unplaced)         0.781     3.713    ff_stage6$D_OUT[73]
                                                                      r  get_result_OBUF[67]_inst_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.008 r  get_result_OBUF[67]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.457    get_result_OBUF[67]_inst_i_4_n_0
                                                                      r  get_result_OBUF[67]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.581 f  get_result_OBUF[67]_inst_i_2/O
                         net (fo=66, unplaced)        0.538     5.119    get_result_OBUF[67]_inst_i_2_n_0
                                                                      f  get_result_OBUF[57]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.243 r  get_result_OBUF[57]_inst_i_3/O
                         net (fo=53, unplaced)        0.533     5.776    get_result_OBUF[57]_inst_i_3_n_0
                                                                      r  get_result_OBUF[12]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.900 r  get_result_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     6.703    get_result_OBUF[12]
                                                                      r  get_result_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.337 r  get_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.337    get_result[12]
                                                                      r  get_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage6/data0_reg_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 3.779ns (54.904%)  route 3.104ns (45.096%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.584     2.454    ff_stage6/CLK
                         FDRE                                         r  ff_stage6/data0_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage6/data0_reg_reg[73]/Q
                         net (fo=3, unplaced)         0.781     3.713    ff_stage6$D_OUT[73]
                                                                      r  get_result_OBUF[67]_inst_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.008 r  get_result_OBUF[67]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.457    get_result_OBUF[67]_inst_i_4_n_0
                                                                      r  get_result_OBUF[67]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.581 f  get_result_OBUF[67]_inst_i_2/O
                         net (fo=66, unplaced)        0.538     5.119    get_result_OBUF[67]_inst_i_2_n_0
                                                                      f  get_result_OBUF[57]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.243 r  get_result_OBUF[57]_inst_i_3/O
                         net (fo=53, unplaced)        0.533     5.776    get_result_OBUF[57]_inst_i_3_n_0
                                                                      r  get_result_OBUF[13]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.900 r  get_result_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     6.703    get_result_OBUF[13]
                                                                      r  get_result_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.337 r  get_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.337    get_result[13]
                                                                      r  get_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage6/data0_reg_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 3.779ns (54.904%)  route 3.104ns (45.096%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.584     2.454    ff_stage6/CLK
                         FDRE                                         r  ff_stage6/data0_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage6/data0_reg_reg[73]/Q
                         net (fo=3, unplaced)         0.781     3.713    ff_stage6$D_OUT[73]
                                                                      r  get_result_OBUF[67]_inst_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.008 r  get_result_OBUF[67]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.457    get_result_OBUF[67]_inst_i_4_n_0
                                                                      r  get_result_OBUF[67]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.581 f  get_result_OBUF[67]_inst_i_2/O
                         net (fo=66, unplaced)        0.538     5.119    get_result_OBUF[67]_inst_i_2_n_0
                                                                      f  get_result_OBUF[57]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.243 r  get_result_OBUF[57]_inst_i_3/O
                         net (fo=53, unplaced)        0.533     5.776    get_result_OBUF[57]_inst_i_3_n_0
                                                                      r  get_result_OBUF[14]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.900 r  get_result_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     6.703    get_result_OBUF[14]
                                                                      r  get_result_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.337 r  get_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.337    get_result[14]
                                                                      r  get_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage6/data0_reg_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 3.779ns (54.904%)  route 3.104ns (45.096%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.584     2.454    ff_stage6/CLK
                         FDRE                                         r  ff_stage6/data0_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage6/data0_reg_reg[73]/Q
                         net (fo=3, unplaced)         0.781     3.713    ff_stage6$D_OUT[73]
                                                                      r  get_result_OBUF[67]_inst_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.008 r  get_result_OBUF[67]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.457    get_result_OBUF[67]_inst_i_4_n_0
                                                                      r  get_result_OBUF[67]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.581 f  get_result_OBUF[67]_inst_i_2/O
                         net (fo=66, unplaced)        0.538     5.119    get_result_OBUF[67]_inst_i_2_n_0
                                                                      f  get_result_OBUF[57]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.243 r  get_result_OBUF[57]_inst_i_3/O
                         net (fo=53, unplaced)        0.533     5.776    get_result_OBUF[57]_inst_i_3_n_0
                                                                      r  get_result_OBUF[15]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.900 r  get_result_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     6.703    get_result_OBUF[15]
                                                                      r  get_result_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.337 r  get_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.337    get_result[15]
                                                                      r  get_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage6/data0_reg_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 3.779ns (54.904%)  route 3.104ns (45.096%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.584     2.454    ff_stage6/CLK
                         FDRE                                         r  ff_stage6/data0_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage6/data0_reg_reg[73]/Q
                         net (fo=3, unplaced)         0.781     3.713    ff_stage6$D_OUT[73]
                                                                      r  get_result_OBUF[67]_inst_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.008 r  get_result_OBUF[67]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.457    get_result_OBUF[67]_inst_i_4_n_0
                                                                      r  get_result_OBUF[67]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.581 f  get_result_OBUF[67]_inst_i_2/O
                         net (fo=66, unplaced)        0.538     5.119    get_result_OBUF[67]_inst_i_2_n_0
                                                                      f  get_result_OBUF[57]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.243 r  get_result_OBUF[57]_inst_i_3/O
                         net (fo=53, unplaced)        0.533     5.776    get_result_OBUF[57]_inst_i_3_n_0
                                                                      r  get_result_OBUF[16]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.900 r  get_result_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     6.703    get_result_OBUF[16]
                                                                      r  get_result_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.337 r  get_result_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.337    get_result[16]
                                                                      r  get_result[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage6/data0_reg_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 3.779ns (54.904%)  route 3.104ns (45.096%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.584     2.454    ff_stage6/CLK
                         FDRE                                         r  ff_stage6/data0_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage6/data0_reg_reg[73]/Q
                         net (fo=3, unplaced)         0.781     3.713    ff_stage6$D_OUT[73]
                                                                      r  get_result_OBUF[67]_inst_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.008 r  get_result_OBUF[67]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.457    get_result_OBUF[67]_inst_i_4_n_0
                                                                      r  get_result_OBUF[67]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.581 f  get_result_OBUF[67]_inst_i_2/O
                         net (fo=66, unplaced)        0.538     5.119    get_result_OBUF[67]_inst_i_2_n_0
                                                                      f  get_result_OBUF[57]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.243 r  get_result_OBUF[57]_inst_i_3/O
                         net (fo=53, unplaced)        0.533     5.776    get_result_OBUF[57]_inst_i_3_n_0
                                                                      r  get_result_OBUF[17]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.900 r  get_result_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     6.703    get_result_OBUF[17]
                                                                      r  get_result_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.337 r  get_result_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.337    get_result[17]
                                                                      r  get_result[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage6/data0_reg_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 3.779ns (54.904%)  route 3.104ns (45.096%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.584     2.454    ff_stage6/CLK
                         FDRE                                         r  ff_stage6/data0_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage6/data0_reg_reg[73]/Q
                         net (fo=3, unplaced)         0.781     3.713    ff_stage6$D_OUT[73]
                                                                      r  get_result_OBUF[67]_inst_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.008 r  get_result_OBUF[67]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.457    get_result_OBUF[67]_inst_i_4_n_0
                                                                      r  get_result_OBUF[67]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.581 f  get_result_OBUF[67]_inst_i_2/O
                         net (fo=66, unplaced)        0.538     5.119    get_result_OBUF[67]_inst_i_2_n_0
                                                                      f  get_result_OBUF[57]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.243 r  get_result_OBUF[57]_inst_i_3/O
                         net (fo=53, unplaced)        0.533     5.776    get_result_OBUF[57]_inst_i_3_n_0
                                                                      r  get_result_OBUF[18]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.900 r  get_result_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     6.703    get_result_OBUF[18]
                                                                      r  get_result_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.337 r  get_result_OBUF[18]_inst/O
                         net (fo=0)                   0.000     9.337    get_result[18]
                                                                      r  get_result[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage6/data0_reg_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 3.779ns (54.904%)  route 3.104ns (45.096%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.584     2.454    ff_stage6/CLK
                         FDRE                                         r  ff_stage6/data0_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage6/data0_reg_reg[73]/Q
                         net (fo=3, unplaced)         0.781     3.713    ff_stage6$D_OUT[73]
                                                                      r  get_result_OBUF[67]_inst_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.008 r  get_result_OBUF[67]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.457    get_result_OBUF[67]_inst_i_4_n_0
                                                                      r  get_result_OBUF[67]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.581 f  get_result_OBUF[67]_inst_i_2/O
                         net (fo=66, unplaced)        0.538     5.119    get_result_OBUF[67]_inst_i_2_n_0
                                                                      f  get_result_OBUF[57]_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.243 r  get_result_OBUF[57]_inst_i_3/O
                         net (fo=53, unplaced)        0.533     5.776    get_result_OBUF[57]_inst_i_3_n_0
                                                                      r  get_result_OBUF[19]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.900 r  get_result_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     6.703    get_result_OBUF[19]
                                                                      r  get_result_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.337 r  get_result_OBUF[19]_inst/O
                         net (fo=0)                   0.000     9.337    get_result[19]
                                                                      r  get_result[19] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff_input/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY__start
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/full_reg_reg/Q
                         net (fo=9, unplaced)         0.338     1.164    RDY__start_OBUF
                                                                      r  RDY__start_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  RDY__start_OBUF_inst/O
                         net (fo=0)                   0.000     2.369    RDY__start
                                                                      r  RDY__start (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage6/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY_get_result
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.114     0.679    ff_stage6/CLK
                         FDRE                                         r  ff_stage6/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_stage6/empty_reg_reg/Q
                         net (fo=85, unplaced)        0.338     1.164    RDY_get_result_OBUF
                                                                      r  RDY_get_result_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  RDY_get_result_OBUF_inst/O
                         net (fo=0)                   0.000     2.369    RDY_get_result
                                                                      r  RDY_get_result (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage6/data0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.399ns (74.684%)  route 0.474ns (25.316%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.114     0.679    ff_stage6/CLK
                         FDRE                                         r  ff_stage6/data0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  ff_stage6/data0_reg_reg[2]/Q
                         net (fo=2, unplaced)         0.136     0.961    ff_stage6$D_OUT[2]
                                                                      f  get_result_OBUF[4]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.062 r  get_result_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.401    get_result_OBUF[4]
                                                                      r  get_result_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.552 r  get_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.552    get_result[4]
                                                                      r  get_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage6/data0_reg_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.396ns (72.060%)  route 0.541ns (27.940%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.114     0.679    ff_stage6/CLK
                         FDRE                                         r  ff_stage6/data0_reg_reg[83]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_stage6/data0_reg_reg[83]/Q
                         net (fo=2, unplaced)         0.203     1.028    ff_stage6$D_OUT[83]
                                                                      r  get_result_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.126 r  get_result_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.465    get_result_OBUF[0]
                                                                      r  get_result_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.616 r  get_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.616    get_result[0]
                                                                      r  get_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage6/data0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.396ns (72.060%)  route 0.541ns (27.940%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.114     0.679    ff_stage6/CLK
                         FDRE                                         r  ff_stage6/data0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_stage6/data0_reg_reg[3]/Q
                         net (fo=2, unplaced)         0.203     1.028    ff_stage6$D_OUT[3]
                                                                      r  get_result_OBUF[1]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.126 r  get_result_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.465    get_result_OBUF[1]
                                                                      r  get_result_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.616 r  get_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.616    get_result[1]
                                                                      r  get_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage6/data0_reg_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.396ns (72.060%)  route 0.541ns (27.940%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.114     0.679    ff_stage6/CLK
                         FDRE                                         r  ff_stage6/data0_reg_reg[84]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_stage6/data0_reg_reg[84]/Q
                         net (fo=2, unplaced)         0.203     1.028    ff_stage6$D_OUT[84]
                                                                      r  get_result_OBUF[2]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.126 r  get_result_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.465    get_result_OBUF[2]
                                                                      r  get_result_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.616 r  get_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.616    get_result[2]
                                                                      r  get_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage6/data0_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[68]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.396ns (72.060%)  route 0.541ns (27.940%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.114     0.679    ff_stage6/CLK
                         FDRE                                         r  ff_stage6/data0_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_stage6/data0_reg_reg[8]/Q
                         net (fo=2, unplaced)         0.203     1.028    ff_stage6$D_OUT[8]
                                                                      r  get_result_OBUF[68]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.126 r  get_result_OBUF[68]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.465    get_result_OBUF[68]
                                                                      r  get_result_OBUF[68]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.616 r  get_result_OBUF[68]_inst/O
                         net (fo=0)                   0.000     2.616    get_result[68]
                                                                      r  get_result[68] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage6/data0_reg_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.396ns (71.951%)  route 0.544ns (28.049%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.114     0.679    ff_stage6/CLK
                         FDRE                                         r  ff_stage6/data0_reg_reg[71]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_stage6/data0_reg_reg[71]/Q
                         net (fo=3, unplaced)         0.206     1.031    ff_stage6$D_OUT[71]
                                                                      r  get_result_OBUF[58]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.129 r  get_result_OBUF[58]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.468    get_result_OBUF[58]
                                                                      r  get_result_OBUF[58]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.619 r  get_result_OBUF[58]_inst/O
                         net (fo=0)                   0.000     2.619    get_result[58]
                                                                      r  get_result[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage6/data0_reg_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.396ns (71.951%)  route 0.544ns (28.049%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.114     0.679    ff_stage6/CLK
                         FDRE                                         r  ff_stage6/data0_reg_reg[72]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_stage6/data0_reg_reg[72]/Q
                         net (fo=3, unplaced)         0.206     1.031    ff_stage6$D_OUT[72]
                                                                      r  get_result_OBUF[59]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.129 r  get_result_OBUF[59]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.468    get_result_OBUF[59]
                                                                      r  get_result_OBUF[59]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.619 r  get_result_OBUF[59]_inst/O
                         net (fo=0)                   0.000     2.619    get_result[59]
                                                                      r  get_result[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage6/data0_reg_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.396ns (71.951%)  route 0.544ns (28.049%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.114     0.679    ff_stage6/CLK
                         FDRE                                         r  ff_stage6/data0_reg_reg[73]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_stage6/data0_reg_reg[73]/Q
                         net (fo=3, unplaced)         0.206     1.031    ff_stage6$D_OUT[73]
                                                                      r  get_result_OBUF[60]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.129 r  get_result_OBUF[60]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.468    get_result_OBUF[60]
                                                                      r  get_result_OBUF[60]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.619 r  get_result_OBUF[60]_inst/O
                         net (fo=0)                   0.000     2.619    get_result[60]
                                                                      r  get_result[60] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           610 Endpoints
Min Delay           610 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[199]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.397ns  (logic 11.529ns (80.080%)  route 2.868ns (19.920%))
  Logic Levels:           25  (CARRY4=18 DSP48E1=3 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1/O
                         net (fo=3, unplaced)         0.803     2.701    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1_n_0
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2/A[18]
                         DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.450 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.450    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.968 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4/P[0]
                         net (fo=1, unplaced)         0.803    10.771    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4_n_105
                                                                      r  ff_input_i_151/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.895 r  ff_input_i_151/O
                         net (fo=1, unplaced)         0.000    10.895    ff_input_i_151_n_0
                                                                      r  ff_input_i_19/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.428 r  ff_input_i_19/CO[3]
                         net (fo=1, unplaced)         0.000    11.428    ff_input_i_19_n_0
                                                                      r  ff_input_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  ff_input_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    11.545    ff_input_i_18_n_0
                                                                      r  ff_input_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.662 r  ff_input_i_17/CO[3]
                         net (fo=1, unplaced)         0.000    11.662    ff_input_i_17_n_0
                                                                      r  ff_input_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.779 r  ff_input_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    11.779    ff_input_i_16_n_0
                                                                      r  ff_input_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.896 r  ff_input_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    ff_input_i_15_n_0
                                                                      r  ff_input_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.013 r  ff_input_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    12.013    ff_input_i_14_n_0
                                                                      r  ff_input_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.130 r  ff_input_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    12.130    ff_input_i_13_n_0
                                                                      r  ff_input_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.247 r  ff_input_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    12.247    ff_input_i_12_n_0
                                                                      r  ff_input_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.364 r  ff_input_i_11/CO[3]
                         net (fo=1, unplaced)         0.000    12.364    ff_input_i_11_n_0
                                                                      r  ff_input_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  ff_input_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    12.481    ff_input_i_10_n_0
                                                                      r  ff_input_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  ff_input_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    12.598    ff_input_i_9_n_0
                                                                      r  ff_input_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  ff_input_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    12.715    ff_input_i_8_n_0
                                                                      r  ff_input_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  ff_input_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.832    ff_input_i_7_n_0
                                                                      r  ff_input_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  ff_input_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    12.949    ff_input_i_6_n_0
                                                                      r  ff_input_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  ff_input_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    13.066    ff_input_i_5_n_0
                                                                      r  ff_input_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  ff_input_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    13.183    ff_input_i_4_n_0
                                                                      r  ff_input_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.300 r  ff_input_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.300    ff_input_i_3_n_0
                                                                      r  ff_input_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.631 r  ff_input_i_2/O[3]
                         net (fo=2, unplaced)         0.459    14.090    ff_input/D_IN[199]
                                                                      r  ff_input/data0_reg[199]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.307    14.397 r  ff_input/data0_reg[199]_i_1/O
                         net (fo=1, unplaced)         0.000    14.397    ff_input/data0_reg[199]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[199]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[199]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[198]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.320ns  (logic 11.448ns (79.945%)  route 2.872ns (20.055%))
  Logic Levels:           25  (CARRY4=18 DSP48E1=3 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1/O
                         net (fo=3, unplaced)         0.803     2.701    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1_n_0
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2/A[18]
                         DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.450 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.450    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.968 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4/P[0]
                         net (fo=1, unplaced)         0.803    10.771    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4_n_105
                                                                      r  ff_input_i_151/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.895 r  ff_input_i_151/O
                         net (fo=1, unplaced)         0.000    10.895    ff_input_i_151_n_0
                                                                      r  ff_input_i_19/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.428 r  ff_input_i_19/CO[3]
                         net (fo=1, unplaced)         0.000    11.428    ff_input_i_19_n_0
                                                                      r  ff_input_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  ff_input_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    11.545    ff_input_i_18_n_0
                                                                      r  ff_input_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.662 r  ff_input_i_17/CO[3]
                         net (fo=1, unplaced)         0.000    11.662    ff_input_i_17_n_0
                                                                      r  ff_input_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.779 r  ff_input_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    11.779    ff_input_i_16_n_0
                                                                      r  ff_input_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.896 r  ff_input_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    ff_input_i_15_n_0
                                                                      r  ff_input_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.013 r  ff_input_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    12.013    ff_input_i_14_n_0
                                                                      r  ff_input_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.130 r  ff_input_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    12.130    ff_input_i_13_n_0
                                                                      r  ff_input_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.247 r  ff_input_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    12.247    ff_input_i_12_n_0
                                                                      r  ff_input_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.364 r  ff_input_i_11/CO[3]
                         net (fo=1, unplaced)         0.000    12.364    ff_input_i_11_n_0
                                                                      r  ff_input_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  ff_input_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    12.481    ff_input_i_10_n_0
                                                                      r  ff_input_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  ff_input_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    12.598    ff_input_i_9_n_0
                                                                      r  ff_input_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  ff_input_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    12.715    ff_input_i_8_n_0
                                                                      r  ff_input_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  ff_input_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.832    ff_input_i_7_n_0
                                                                      r  ff_input_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  ff_input_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    12.949    ff_input_i_6_n_0
                                                                      r  ff_input_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  ff_input_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    13.066    ff_input_i_5_n_0
                                                                      r  ff_input_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  ff_input_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    13.183    ff_input_i_4_n_0
                                                                      r  ff_input_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.300 r  ff_input_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.300    ff_input_i_3_n_0
                                                                      r  ff_input_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.556 r  ff_input_i_2/O[2]
                         net (fo=2, unplaced)         0.463    14.019    ff_input/D_IN[198]
                                                                      r  ff_input/data0_reg[198]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.301    14.320 r  ff_input/data0_reg[198]_i_1/O
                         net (fo=1, unplaced)         0.000    14.320    ff_input/data0_reg[198]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[198]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[198]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[195]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.280ns  (logic 11.412ns (79.916%)  route 2.868ns (20.084%))
  Logic Levels:           24  (CARRY4=17 DSP48E1=3 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1/O
                         net (fo=3, unplaced)         0.803     2.701    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1_n_0
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2/A[18]
                         DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.450 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.450    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.968 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4/P[0]
                         net (fo=1, unplaced)         0.803    10.771    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4_n_105
                                                                      r  ff_input_i_151/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.895 r  ff_input_i_151/O
                         net (fo=1, unplaced)         0.000    10.895    ff_input_i_151_n_0
                                                                      r  ff_input_i_19/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.428 r  ff_input_i_19/CO[3]
                         net (fo=1, unplaced)         0.000    11.428    ff_input_i_19_n_0
                                                                      r  ff_input_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  ff_input_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    11.545    ff_input_i_18_n_0
                                                                      r  ff_input_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.662 r  ff_input_i_17/CO[3]
                         net (fo=1, unplaced)         0.000    11.662    ff_input_i_17_n_0
                                                                      r  ff_input_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.779 r  ff_input_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    11.779    ff_input_i_16_n_0
                                                                      r  ff_input_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.896 r  ff_input_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    ff_input_i_15_n_0
                                                                      r  ff_input_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.013 r  ff_input_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    12.013    ff_input_i_14_n_0
                                                                      r  ff_input_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.130 r  ff_input_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    12.130    ff_input_i_13_n_0
                                                                      r  ff_input_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.247 r  ff_input_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    12.247    ff_input_i_12_n_0
                                                                      r  ff_input_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.364 r  ff_input_i_11/CO[3]
                         net (fo=1, unplaced)         0.000    12.364    ff_input_i_11_n_0
                                                                      r  ff_input_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  ff_input_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    12.481    ff_input_i_10_n_0
                                                                      r  ff_input_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  ff_input_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    12.598    ff_input_i_9_n_0
                                                                      r  ff_input_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  ff_input_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    12.715    ff_input_i_8_n_0
                                                                      r  ff_input_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  ff_input_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.832    ff_input_i_7_n_0
                                                                      r  ff_input_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  ff_input_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    12.949    ff_input_i_6_n_0
                                                                      r  ff_input_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  ff_input_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    13.066    ff_input_i_5_n_0
                                                                      r  ff_input_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  ff_input_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    13.183    ff_input_i_4_n_0
                                                                      r  ff_input_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.514 r  ff_input_i_3/O[3]
                         net (fo=2, unplaced)         0.459    13.973    ff_input/D_IN[195]
                                                                      r  ff_input/data0_reg[195]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.307    14.280 r  ff_input/data0_reg[195]_i_1/O
                         net (fo=1, unplaced)         0.000    14.280    ff_input/data0_reg[195]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[195]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[195]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[197]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.266ns  (logic 11.534ns (80.850%)  route 2.732ns (19.150%))
  Logic Levels:           25  (CARRY4=18 DSP48E1=3 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1/O
                         net (fo=3, unplaced)         0.803     2.701    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1_n_0
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2/A[18]
                         DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.450 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.450    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.968 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4/P[0]
                         net (fo=1, unplaced)         0.803    10.771    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4_n_105
                                                                      r  ff_input_i_151/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.895 r  ff_input_i_151/O
                         net (fo=1, unplaced)         0.000    10.895    ff_input_i_151_n_0
                                                                      r  ff_input_i_19/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.428 r  ff_input_i_19/CO[3]
                         net (fo=1, unplaced)         0.000    11.428    ff_input_i_19_n_0
                                                                      r  ff_input_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  ff_input_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    11.545    ff_input_i_18_n_0
                                                                      r  ff_input_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.662 r  ff_input_i_17/CO[3]
                         net (fo=1, unplaced)         0.000    11.662    ff_input_i_17_n_0
                                                                      r  ff_input_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.779 r  ff_input_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    11.779    ff_input_i_16_n_0
                                                                      r  ff_input_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.896 r  ff_input_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    ff_input_i_15_n_0
                                                                      r  ff_input_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.013 r  ff_input_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    12.013    ff_input_i_14_n_0
                                                                      r  ff_input_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.130 r  ff_input_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    12.130    ff_input_i_13_n_0
                                                                      r  ff_input_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.247 r  ff_input_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    12.247    ff_input_i_12_n_0
                                                                      r  ff_input_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.364 r  ff_input_i_11/CO[3]
                         net (fo=1, unplaced)         0.000    12.364    ff_input_i_11_n_0
                                                                      r  ff_input_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  ff_input_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    12.481    ff_input_i_10_n_0
                                                                      r  ff_input_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  ff_input_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    12.598    ff_input_i_9_n_0
                                                                      r  ff_input_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  ff_input_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    12.715    ff_input_i_8_n_0
                                                                      r  ff_input_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  ff_input_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.832    ff_input_i_7_n_0
                                                                      r  ff_input_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  ff_input_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    12.949    ff_input_i_6_n_0
                                                                      r  ff_input_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  ff_input_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    13.066    ff_input_i_5_n_0
                                                                      r  ff_input_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  ff_input_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    13.183    ff_input_i_4_n_0
                                                                      r  ff_input_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.300 r  ff_input_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.300    ff_input_i_3_n_0
                                                                      r  ff_input_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.637 r  ff_input_i_2/O[1]
                         net (fo=2, unplaced)         0.323    13.960    ff_input/D_IN[197]
                                                                      r  ff_input/data0_reg[197]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.306    14.266 r  ff_input/data0_reg[197]_i_1/O
                         net (fo=1, unplaced)         0.000    14.266    ff_input/data0_reg[197]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[197]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[197]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.266ns  (logic 11.535ns (80.857%)  route 2.731ns (19.143%))
  Logic Levels:           26  (CARRY4=19 DSP48E1=3 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1/O
                         net (fo=3, unplaced)         0.803     2.701    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1_n_0
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2/A[18]
                         DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.450 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.450    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.968 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4/P[0]
                         net (fo=1, unplaced)         0.803    10.771    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4_n_105
                                                                      r  ff_input_i_151/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.895 r  ff_input_i_151/O
                         net (fo=1, unplaced)         0.000    10.895    ff_input_i_151_n_0
                                                                      r  ff_input_i_19/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.428 r  ff_input_i_19/CO[3]
                         net (fo=1, unplaced)         0.000    11.428    ff_input_i_19_n_0
                                                                      r  ff_input_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  ff_input_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    11.545    ff_input_i_18_n_0
                                                                      r  ff_input_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.662 r  ff_input_i_17/CO[3]
                         net (fo=1, unplaced)         0.000    11.662    ff_input_i_17_n_0
                                                                      r  ff_input_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.779 r  ff_input_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    11.779    ff_input_i_16_n_0
                                                                      r  ff_input_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.896 r  ff_input_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    ff_input_i_15_n_0
                                                                      r  ff_input_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.013 r  ff_input_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    12.013    ff_input_i_14_n_0
                                                                      r  ff_input_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.130 r  ff_input_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    12.130    ff_input_i_13_n_0
                                                                      r  ff_input_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.247 r  ff_input_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    12.247    ff_input_i_12_n_0
                                                                      r  ff_input_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.364 r  ff_input_i_11/CO[3]
                         net (fo=1, unplaced)         0.000    12.364    ff_input_i_11_n_0
                                                                      r  ff_input_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  ff_input_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    12.481    ff_input_i_10_n_0
                                                                      r  ff_input_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  ff_input_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    12.598    ff_input_i_9_n_0
                                                                      r  ff_input_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  ff_input_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    12.715    ff_input_i_8_n_0
                                                                      r  ff_input_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  ff_input_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.832    ff_input_i_7_n_0
                                                                      r  ff_input_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  ff_input_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    12.949    ff_input_i_6_n_0
                                                                      r  ff_input_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  ff_input_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    13.066    ff_input_i_5_n_0
                                                                      r  ff_input_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  ff_input_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    13.183    ff_input_i_4_n_0
                                                                      r  ff_input_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.300 r  ff_input_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.300    ff_input_i_3_n_0
                                                                      r  ff_input_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.417 r  ff_input_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.417    ff_input_i_2_n_0
                                                                      r  ff_input_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.649 r  ff_input_i_1/O[0]
                         net (fo=2, unplaced)         0.322    13.971    ff_input/D_IN[200]
                                                                      r  ff_input/data0_reg[200]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295    14.266 r  ff_input/data0_reg[200]_i_1/O
                         net (fo=1, unplaced)         0.000    14.266    ff_input/data0_reg[200]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[200]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[194]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.203ns  (logic 11.331ns (79.779%)  route 2.872ns (20.221%))
  Logic Levels:           24  (CARRY4=17 DSP48E1=3 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1/O
                         net (fo=3, unplaced)         0.803     2.701    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1_n_0
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2/A[18]
                         DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.450 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.450    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.968 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4/P[0]
                         net (fo=1, unplaced)         0.803    10.771    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4_n_105
                                                                      r  ff_input_i_151/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.895 r  ff_input_i_151/O
                         net (fo=1, unplaced)         0.000    10.895    ff_input_i_151_n_0
                                                                      r  ff_input_i_19/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.428 r  ff_input_i_19/CO[3]
                         net (fo=1, unplaced)         0.000    11.428    ff_input_i_19_n_0
                                                                      r  ff_input_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  ff_input_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    11.545    ff_input_i_18_n_0
                                                                      r  ff_input_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.662 r  ff_input_i_17/CO[3]
                         net (fo=1, unplaced)         0.000    11.662    ff_input_i_17_n_0
                                                                      r  ff_input_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.779 r  ff_input_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    11.779    ff_input_i_16_n_0
                                                                      r  ff_input_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.896 r  ff_input_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    ff_input_i_15_n_0
                                                                      r  ff_input_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.013 r  ff_input_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    12.013    ff_input_i_14_n_0
                                                                      r  ff_input_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.130 r  ff_input_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    12.130    ff_input_i_13_n_0
                                                                      r  ff_input_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.247 r  ff_input_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    12.247    ff_input_i_12_n_0
                                                                      r  ff_input_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.364 r  ff_input_i_11/CO[3]
                         net (fo=1, unplaced)         0.000    12.364    ff_input_i_11_n_0
                                                                      r  ff_input_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  ff_input_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    12.481    ff_input_i_10_n_0
                                                                      r  ff_input_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  ff_input_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    12.598    ff_input_i_9_n_0
                                                                      r  ff_input_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  ff_input_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    12.715    ff_input_i_8_n_0
                                                                      r  ff_input_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  ff_input_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.832    ff_input_i_7_n_0
                                                                      r  ff_input_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  ff_input_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    12.949    ff_input_i_6_n_0
                                                                      r  ff_input_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  ff_input_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    13.066    ff_input_i_5_n_0
                                                                      r  ff_input_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  ff_input_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    13.183    ff_input_i_4_n_0
                                                                      r  ff_input_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.439 r  ff_input_i_3/O[2]
                         net (fo=2, unplaced)         0.463    13.902    ff_input/D_IN[194]
                                                                      r  ff_input/data0_reg[194]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.301    14.203 r  ff_input/data0_reg[194]_i_1/O
                         net (fo=1, unplaced)         0.000    14.203    ff_input/data0_reg[194]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[194]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[191]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.163ns  (logic 11.295ns (79.751%)  route 2.868ns (20.249%))
  Logic Levels:           23  (CARRY4=16 DSP48E1=3 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1/O
                         net (fo=3, unplaced)         0.803     2.701    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1_n_0
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2/A[18]
                         DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.450 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.450    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.968 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4/P[0]
                         net (fo=1, unplaced)         0.803    10.771    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4_n_105
                                                                      r  ff_input_i_151/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.895 r  ff_input_i_151/O
                         net (fo=1, unplaced)         0.000    10.895    ff_input_i_151_n_0
                                                                      r  ff_input_i_19/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.428 r  ff_input_i_19/CO[3]
                         net (fo=1, unplaced)         0.000    11.428    ff_input_i_19_n_0
                                                                      r  ff_input_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  ff_input_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    11.545    ff_input_i_18_n_0
                                                                      r  ff_input_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.662 r  ff_input_i_17/CO[3]
                         net (fo=1, unplaced)         0.000    11.662    ff_input_i_17_n_0
                                                                      r  ff_input_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.779 r  ff_input_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    11.779    ff_input_i_16_n_0
                                                                      r  ff_input_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.896 r  ff_input_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    ff_input_i_15_n_0
                                                                      r  ff_input_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.013 r  ff_input_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    12.013    ff_input_i_14_n_0
                                                                      r  ff_input_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.130 r  ff_input_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    12.130    ff_input_i_13_n_0
                                                                      r  ff_input_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.247 r  ff_input_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    12.247    ff_input_i_12_n_0
                                                                      r  ff_input_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.364 r  ff_input_i_11/CO[3]
                         net (fo=1, unplaced)         0.000    12.364    ff_input_i_11_n_0
                                                                      r  ff_input_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  ff_input_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    12.481    ff_input_i_10_n_0
                                                                      r  ff_input_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  ff_input_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    12.598    ff_input_i_9_n_0
                                                                      r  ff_input_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  ff_input_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    12.715    ff_input_i_8_n_0
                                                                      r  ff_input_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  ff_input_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.832    ff_input_i_7_n_0
                                                                      r  ff_input_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  ff_input_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    12.949    ff_input_i_6_n_0
                                                                      r  ff_input_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  ff_input_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    13.066    ff_input_i_5_n_0
                                                                      r  ff_input_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.397 r  ff_input_i_4/O[3]
                         net (fo=2, unplaced)         0.459    13.856    ff_input/D_IN[191]
                                                                      r  ff_input/data0_reg[191]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.307    14.163 r  ff_input/data0_reg[191]_i_1/O
                         net (fo=1, unplaced)         0.000    14.163    ff_input/data0_reg[191]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[191]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[193]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.149ns  (logic 11.417ns (80.692%)  route 2.732ns (19.308%))
  Logic Levels:           24  (CARRY4=17 DSP48E1=3 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1/O
                         net (fo=3, unplaced)         0.803     2.701    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1_n_0
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2/A[18]
                         DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.450 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.450    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.968 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4/P[0]
                         net (fo=1, unplaced)         0.803    10.771    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4_n_105
                                                                      r  ff_input_i_151/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.895 r  ff_input_i_151/O
                         net (fo=1, unplaced)         0.000    10.895    ff_input_i_151_n_0
                                                                      r  ff_input_i_19/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.428 r  ff_input_i_19/CO[3]
                         net (fo=1, unplaced)         0.000    11.428    ff_input_i_19_n_0
                                                                      r  ff_input_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  ff_input_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    11.545    ff_input_i_18_n_0
                                                                      r  ff_input_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.662 r  ff_input_i_17/CO[3]
                         net (fo=1, unplaced)         0.000    11.662    ff_input_i_17_n_0
                                                                      r  ff_input_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.779 r  ff_input_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    11.779    ff_input_i_16_n_0
                                                                      r  ff_input_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.896 r  ff_input_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    ff_input_i_15_n_0
                                                                      r  ff_input_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.013 r  ff_input_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    12.013    ff_input_i_14_n_0
                                                                      r  ff_input_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.130 r  ff_input_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    12.130    ff_input_i_13_n_0
                                                                      r  ff_input_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.247 r  ff_input_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    12.247    ff_input_i_12_n_0
                                                                      r  ff_input_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.364 r  ff_input_i_11/CO[3]
                         net (fo=1, unplaced)         0.000    12.364    ff_input_i_11_n_0
                                                                      r  ff_input_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  ff_input_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    12.481    ff_input_i_10_n_0
                                                                      r  ff_input_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  ff_input_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    12.598    ff_input_i_9_n_0
                                                                      r  ff_input_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  ff_input_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    12.715    ff_input_i_8_n_0
                                                                      r  ff_input_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  ff_input_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.832    ff_input_i_7_n_0
                                                                      r  ff_input_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  ff_input_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    12.949    ff_input_i_6_n_0
                                                                      r  ff_input_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  ff_input_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    13.066    ff_input_i_5_n_0
                                                                      r  ff_input_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  ff_input_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    13.183    ff_input_i_4_n_0
                                                                      r  ff_input_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.520 r  ff_input_i_3/O[1]
                         net (fo=2, unplaced)         0.323    13.843    ff_input/D_IN[193]
                                                                      r  ff_input/data0_reg[193]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.306    14.149 r  ff_input/data0_reg[193]_i_1/O
                         net (fo=1, unplaced)         0.000    14.149    ff_input/data0_reg[193]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[193]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[196]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.149ns  (logic 11.418ns (80.699%)  route 2.731ns (19.301%))
  Logic Levels:           25  (CARRY4=18 DSP48E1=3 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1/O
                         net (fo=3, unplaced)         0.803     2.701    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1_n_0
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2/A[18]
                         DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.450 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.450    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.968 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4/P[0]
                         net (fo=1, unplaced)         0.803    10.771    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4_n_105
                                                                      r  ff_input_i_151/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.895 r  ff_input_i_151/O
                         net (fo=1, unplaced)         0.000    10.895    ff_input_i_151_n_0
                                                                      r  ff_input_i_19/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.428 r  ff_input_i_19/CO[3]
                         net (fo=1, unplaced)         0.000    11.428    ff_input_i_19_n_0
                                                                      r  ff_input_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  ff_input_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    11.545    ff_input_i_18_n_0
                                                                      r  ff_input_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.662 r  ff_input_i_17/CO[3]
                         net (fo=1, unplaced)         0.000    11.662    ff_input_i_17_n_0
                                                                      r  ff_input_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.779 r  ff_input_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    11.779    ff_input_i_16_n_0
                                                                      r  ff_input_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.896 r  ff_input_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    ff_input_i_15_n_0
                                                                      r  ff_input_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.013 r  ff_input_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    12.013    ff_input_i_14_n_0
                                                                      r  ff_input_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.130 r  ff_input_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    12.130    ff_input_i_13_n_0
                                                                      r  ff_input_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.247 r  ff_input_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    12.247    ff_input_i_12_n_0
                                                                      r  ff_input_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.364 r  ff_input_i_11/CO[3]
                         net (fo=1, unplaced)         0.000    12.364    ff_input_i_11_n_0
                                                                      r  ff_input_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  ff_input_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    12.481    ff_input_i_10_n_0
                                                                      r  ff_input_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  ff_input_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    12.598    ff_input_i_9_n_0
                                                                      r  ff_input_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  ff_input_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    12.715    ff_input_i_8_n_0
                                                                      r  ff_input_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  ff_input_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.832    ff_input_i_7_n_0
                                                                      r  ff_input_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  ff_input_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    12.949    ff_input_i_6_n_0
                                                                      r  ff_input_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  ff_input_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    13.066    ff_input_i_5_n_0
                                                                      r  ff_input_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.183 r  ff_input_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    13.183    ff_input_i_4_n_0
                                                                      r  ff_input_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.300 r  ff_input_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.300    ff_input_i_3_n_0
                                                                      r  ff_input_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.532 r  ff_input_i_2/O[0]
                         net (fo=2, unplaced)         0.322    13.854    ff_input/D_IN[196]
                                                                      r  ff_input/data0_reg[196]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.295    14.149 r  ff_input/data0_reg[196]_i_1/O
                         net (fo=1, unplaced)         0.000    14.149    ff_input/data0_reg[196]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[196]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[196]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[190]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.086ns  (logic 11.214ns (79.611%)  route 2.872ns (20.389%))
  Logic Levels:           23  (CARRY4=16 DSP48E1=3 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1/O
                         net (fo=3, unplaced)         0.803     2.701    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473_i_1_n_0
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2/A[18]
                         DSP48E1 (Prop_dsp48e1_A[18]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__2_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.450 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.450    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__3_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.968 r  _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4/P[0]
                         net (fo=1, unplaced)         0.803    10.771    _0_CONCAT_INV_start_flags_BIT_14_459_OR_start_f_ETC___d1473__4_n_105
                                                                      r  ff_input_i_151/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    10.895 r  ff_input_i_151/O
                         net (fo=1, unplaced)         0.000    10.895    ff_input_i_151_n_0
                                                                      r  ff_input_i_19/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.428 r  ff_input_i_19/CO[3]
                         net (fo=1, unplaced)         0.000    11.428    ff_input_i_19_n_0
                                                                      r  ff_input_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  ff_input_i_18/CO[3]
                         net (fo=1, unplaced)         0.000    11.545    ff_input_i_18_n_0
                                                                      r  ff_input_i_17/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.662 r  ff_input_i_17/CO[3]
                         net (fo=1, unplaced)         0.000    11.662    ff_input_i_17_n_0
                                                                      r  ff_input_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.779 r  ff_input_i_16/CO[3]
                         net (fo=1, unplaced)         0.000    11.779    ff_input_i_16_n_0
                                                                      r  ff_input_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.896 r  ff_input_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.896    ff_input_i_15_n_0
                                                                      r  ff_input_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.013 r  ff_input_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    12.013    ff_input_i_14_n_0
                                                                      r  ff_input_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.130 r  ff_input_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    12.130    ff_input_i_13_n_0
                                                                      r  ff_input_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.247 r  ff_input_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    12.247    ff_input_i_12_n_0
                                                                      r  ff_input_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.364 r  ff_input_i_11/CO[3]
                         net (fo=1, unplaced)         0.000    12.364    ff_input_i_11_n_0
                                                                      r  ff_input_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.481 r  ff_input_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    12.481    ff_input_i_10_n_0
                                                                      r  ff_input_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.598 r  ff_input_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    12.598    ff_input_i_9_n_0
                                                                      r  ff_input_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.715 r  ff_input_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    12.715    ff_input_i_8_n_0
                                                                      r  ff_input_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.832 r  ff_input_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.832    ff_input_i_7_n_0
                                                                      r  ff_input_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.949 r  ff_input_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    12.949    ff_input_i_6_n_0
                                                                      r  ff_input_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.066 r  ff_input_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    13.066    ff_input_i_5_n_0
                                                                      r  ff_input_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.322 r  ff_input_i_4/O[2]
                         net (fo=2, unplaced)         0.463    13.785    ff_input/D_IN[190]
                                                                      r  ff_input/data0_reg[190]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.301    14.086 r  ff_input/data0_reg[190]_i_1/O
                         net (fo=1, unplaced)         0.000    14.086    ff_input/data0_reg[190]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[190]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _start_flags[1]
                            (input port)
  Destination:            ff_input/data1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[1] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[1]
                                                                      r  _start_flags_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[10]
                         FDRE                                         r  ff_input/data1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[10]/C

Slack:                    inf
  Source:                 _start_flags[2]
                            (input port)
  Destination:            ff_input/data1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[2]
                                                                      r  _start_flags_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[11]
                         FDRE                                         r  ff_input/data1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[11]/C

Slack:                    inf
  Source:                 _start_flags[3]
                            (input port)
  Destination:            ff_input/data1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[3] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[3]
                                                                      r  _start_flags_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[12]
                         FDRE                                         r  ff_input/data1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[12]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_input/data1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[13]
                         FDRE                                         r  ff_input/data1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[13]/C

Slack:                    inf
  Source:                 _start__operand3[0]
                            (input port)
  Destination:            ff_input/data1_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start__operand3[0] (IN)
                         net (fo=0)                   0.000     0.000    _start__operand3[0]
                                                                      r  _start__operand3_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start__operand3_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[17]
                         FDRE                                         r  ff_input/data1_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[17]/C

Slack:                    inf
  Source:                 _start__operand3[1]
                            (input port)
  Destination:            ff_input/data1_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start__operand3[1] (IN)
                         net (fo=0)                   0.000     0.000    _start__operand3[1]
                                                                      r  _start__operand3_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start__operand3_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[18]
                         FDRE                                         r  ff_input/data1_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[18]/C

Slack:                    inf
  Source:                 _start__operand3[2]
                            (input port)
  Destination:            ff_input/data1_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start__operand3[2] (IN)
                         net (fo=0)                   0.000     0.000    _start__operand3[2]
                                                                      r  _start__operand3_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start__operand3_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[19]
                         FDRE                                         r  ff_input/data1_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[19]/C

Slack:                    inf
  Source:                 _start__operand3[3]
                            (input port)
  Destination:            ff_input/data1_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start__operand3[3] (IN)
                         net (fo=0)                   0.000     0.000    _start__operand3[3]
                                                                      r  _start__operand3_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start__operand3_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[20]
                         FDRE                                         r  ff_input/data1_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[20]/C

Slack:                    inf
  Source:                 _start__operand3[4]
                            (input port)
  Destination:            ff_input/data1_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start__operand3[4] (IN)
                         net (fo=0)                   0.000     0.000    _start__operand3[4]
                                                                      r  _start__operand3_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start__operand3_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[21]
                         FDRE                                         r  ff_input/data1_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[21]/C

Slack:                    inf
  Source:                 _start__operand3[5]
                            (input port)
  Destination:            ff_input/data1_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start__operand3[5] (IN)
                         net (fo=0)                   0.000     0.000    _start__operand3[5]
                                                                      r  _start__operand3_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start__operand3_IBUF[5]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[22]
                         FDRE                                         r  ff_input/data1_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2068, unplaced)      0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[22]/C





