Timing Violation Report Min Delay Analysis

SmartTime Version 2025.2
Microchip Technology Inc. - Microchip Libero Software Release 2025.2 (Version 2025.2.0.14)
Date: Fri Feb 13 18:23:01 2026


Design: MPFS_DISCOVERY_KIT
Family: PolarFireSoC
Die: MPFS095T
Package: FCSG325
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_lt,fast_hv_lt,slow_lv_ht


Path 1
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[74]:CLK
  To:   FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_genblk1[0].ram.mem_ram0_[5]:D
  Delay (ns):              0.274
  Slack (ns):              0.063
  Arrival (ns):            5.518
  Required (ns):           5.455
  Operating Conditions: slow_lv_lt

Path 2
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[20]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.awcon/trgmx/slaveASIZE_ret[0]:D
  Delay (ns):              0.144
  Slack (ns):              0.066
  Arrival (ns):            3.782
  Required (ns):           3.716
  Operating Conditions: fast_hv_lt

Path 3
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[40]:CLK
  To:   FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR[9]:D
  Delay (ns):              0.144
  Slack (ns):              0.067
  Arrival (ns):            3.805
  Required (ns):           3.738
  Operating Conditions: fast_hv_lt

Path 4
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[37]:CLK
  To:   FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR[6]:D
  Delay (ns):              0.144
  Slack (ns):              0.067
  Arrival (ns):            3.793
  Required (ns):           3.726
  Operating Conditions: fast_hv_lt

Path 5
  From: FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[14]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[14]:D
  Delay (ns):              0.144
  Slack (ns):              0.067
  Arrival (ns):            3.788
  Required (ns):           3.721
  Operating Conditions: fast_hv_lt

Path 6
  From: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_5[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_6[0]:D
  Delay (ns):              0.144
  Slack (ns):              0.067
  Arrival (ns):            4.205
  Required (ns):           4.138
  Operating Conditions: fast_hv_lt

Path 7
  From: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_0[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_1[0]:D
  Delay (ns):              0.216
  Slack (ns):              0.068
  Arrival (ns):            6.080
  Required (ns):           6.012
  Operating Conditions: slow_lv_lt

Path 8
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[29]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.awcon/trgmx/slaveALEN_ret[6]:D
  Delay (ns):              0.218
  Slack (ns):              0.069
  Arrival (ns):            5.435
  Required (ns):           5.366
  Operating Conditions: slow_lv_lt

Path 9
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[33]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4LiteTARGETCtrl/ctrlWrDataReg[23]:D
  Delay (ns):              0.277
  Slack (ns):              0.070
  Arrival (ns):            5.522
  Required (ns):           5.452
  Operating Conditions: slow_lv_lt

Path 10
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[18]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.awcon/trgmx/slaveABURST_ret:D
  Delay (ns):              0.219
  Slack (ns):              0.070
  Arrival (ns):            5.440
  Required (ns):           5.370
  Operating Conditions: slow_lv_lt

Path 11
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[37]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR_ret[6]:D
  Delay (ns):              0.145
  Slack (ns):              0.071
  Arrival (ns):            3.780
  Required (ns):           3.709
  Operating Conditions: fast_hv_lt

Path 12
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_8[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_9[0]:D
  Delay (ns):              0.145
  Slack (ns):              0.071
  Arrival (ns):            3.773
  Required (ns):           3.702
  Operating Conditions: fast_hv_lt

Path 13
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[23]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.awcon/trgmx/slaveALEN_ret[0]:D
  Delay (ns):              0.150
  Slack (ns):              0.072
  Arrival (ns):            3.790
  Required (ns):           3.718
  Operating Conditions: fast_hv_lt

Path 14
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR_ret[9]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[40]:D
  Delay (ns):              0.150
  Slack (ns):              0.073
  Arrival (ns):            3.791
  Required (ns):           3.718
  Operating Conditions: fast_hv_lt

Path 15
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR_ret[18]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[49]:D
  Delay (ns):              0.150
  Slack (ns):              0.073
  Arrival (ns):            3.786
  Required (ns):           3.713
  Operating Conditions: fast_hv_lt

Path 16
  From: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_1[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_2[0]:D
  Delay (ns):              0.150
  Slack (ns):              0.073
  Arrival (ns):            4.211
  Required (ns):           4.138
  Operating Conditions: fast_hv_lt

Path 17
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[55]:CLK
  To:   FIC_0_PERIPHERALS_0/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[45]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            3.800
  Required (ns):           3.726
  Operating Conditions: fast_hv_lt

Path 18
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[59]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR_ret[28]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            3.788
  Required (ns):           3.714
  Operating Conditions: fast_hv_lt

Path 19
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[18]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[18]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            3.795
  Required (ns):           3.721
  Operating Conditions: fast_hv_lt

Path 20
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_6[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_7[0]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            3.776
  Required (ns):           3.702
  Operating Conditions: fast_hv_lt

Path 21
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[28]:CLK
  To:   FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveALEN[5]:D
  Delay (ns):              0.149
  Slack (ns):              0.075
  Arrival (ns):            3.794
  Required (ns):           3.719
  Operating Conditions: fast_hv_lt

Path 22
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[35]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR_ret[4]:D
  Delay (ns):              0.149
  Slack (ns):              0.075
  Arrival (ns):            3.775
  Required (ns):           3.700
  Operating Conditions: fast_hv_lt

Path 23
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[4]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[4]:D
  Delay (ns):              0.149
  Slack (ns):              0.075
  Arrival (ns):            3.778
  Required (ns):           3.703
  Operating Conditions: fast_hv_lt

Path 24
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[16]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[47]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            3.794
  Required (ns):           3.719
  Operating Conditions: fast_hv_lt

Path 25
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[29]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveALEN_ret[6]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            3.786
  Required (ns):           3.710
  Operating Conditions: fast_hv_lt

Path 26
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[32]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR_ret[1]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            3.787
  Required (ns):           3.710
  Operating Conditions: fast_hv_lt

Path 27
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_4[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_5[0]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            3.779
  Required (ns):           3.702
  Operating Conditions: fast_hv_lt

Path 28
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_3[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_4[0]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            3.779
  Required (ns):           3.702
  Operating Conditions: fast_hv_lt

Path 29
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_0[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_1[0]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            3.779
  Required (ns):           3.702
  Operating Conditions: fast_hv_lt

Path 30
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[59]:CLK
  To:   FIC_0_PERIPHERALS_0/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[49]:D
  Delay (ns):              0.146
  Slack (ns):              0.078
  Arrival (ns):            3.798
  Required (ns):           3.720
  Operating Conditions: fast_hv_lt

Path 31
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[49]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR_ret[18]:D
  Delay (ns):              0.155
  Slack (ns):              0.078
  Arrival (ns):            3.796
  Required (ns):           3.718
  Operating Conditions: fast_hv_lt

Path 32
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[45]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR_ret[14]:D
  Delay (ns):              0.155
  Slack (ns):              0.078
  Arrival (ns):            3.790
  Required (ns):           3.712
  Operating Conditions: fast_hv_lt

Path 33
  From: FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[25]:CLK
  To:   FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[25]:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            4.223
  Required (ns):           4.144
  Operating Conditions: fast_hv_lt

Path 34
  From: FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[0]:CLK
  To:   FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte_Z[0]:D
  Delay (ns):              0.156
  Slack (ns):              0.079
  Arrival (ns):            4.237
  Required (ns):           4.158
  Operating Conditions: fast_hv_lt

Path 35
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[25]:CLK
  To:   FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveALEN[2]:D
  Delay (ns):              0.189
  Slack (ns):              0.079
  Arrival (ns):            3.848
  Required (ns):           3.769
  Operating Conditions: fast_hv_lt

Path 36
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_5[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_6[0]:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            3.781
  Required (ns):           3.702
  Operating Conditions: fast_hv_lt

Path 37
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_12[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_13[0]:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            3.804
  Required (ns):           3.725
  Operating Conditions: fast_hv_lt

Path 38
  From: FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[1]:CLK
  To:   FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[0]:D
  Delay (ns):              0.157
  Slack (ns):              0.080
  Arrival (ns):            4.238
  Required (ns):           4.158
  Operating Conditions: fast_hv_lt

Path 39
  From: FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[1]:CLK
  To:   FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte_Z[1]:D
  Delay (ns):              0.157
  Slack (ns):              0.080
  Arrival (ns):            4.238
  Required (ns):           4.158
  Operating Conditions: fast_hv_lt

Path 40
  From: FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[23]:CLK
  To:   FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.awcon/trgmx/slaveALEN[0]:D
  Delay (ns):              0.148
  Slack (ns):              0.080
  Arrival (ns):            3.804
  Required (ns):           3.724
  Operating Conditions: fast_hv_lt

Path 41
  From: FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[20]:CLK
  To:   FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/axicb/cb.awcon/trgmx/slaveASIZE[0]:D
  Delay (ns):              0.154
  Slack (ns):              0.080
  Arrival (ns):            3.810
  Required (ns):           3.730
  Operating Conditions: fast_hv_lt

Path 42
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/sDat[36]:CLK
  To:   FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[36]:D
  Delay (ns):              0.157
  Slack (ns):              0.080
  Arrival (ns):            3.809
  Required (ns):           3.729
  Operating Conditions: fast_hv_lt

Path 43
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[44]:CLK
  To:   FIC_0_PERIPHERALS_0/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[34]:D
  Delay (ns):              0.157
  Slack (ns):              0.080
  Arrival (ns):            3.807
  Required (ns):           3.727
  Operating Conditions: fast_hv_lt

Path 44
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[20]:CLK
  To:   FIC_0_PERIPHERALS_0/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[10]:D
  Delay (ns):              0.154
  Slack (ns):              0.080
  Arrival (ns):            3.809
  Required (ns):           3.729
  Operating Conditions: fast_hv_lt

Path 45
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[42]:CLK
  To:   FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR[11]:D
  Delay (ns):              0.157
  Slack (ns):              0.080
  Arrival (ns):            3.802
  Required (ns):           3.722
  Operating Conditions: fast_hv_lt

Path 46
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[9]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[9]:D
  Delay (ns):              0.154
  Slack (ns):              0.080
  Arrival (ns):            3.794
  Required (ns):           3.714
  Operating Conditions: fast_hv_lt

Path 47
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[31]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[31]:D
  Delay (ns):              0.148
  Slack (ns):              0.080
  Arrival (ns):            3.795
  Required (ns):           3.715
  Operating Conditions: fast_hv_lt

Path 48
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[27]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[27]:D
  Delay (ns):              0.148
  Slack (ns):              0.080
  Arrival (ns):            3.795
  Required (ns):           3.715
  Operating Conditions: fast_hv_lt

Path 49
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[10]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[10]:D
  Delay (ns):              0.148
  Slack (ns):              0.080
  Arrival (ns):            3.788
  Required (ns):           3.708
  Operating Conditions: fast_hv_lt

Path 50
  From: FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[8]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[8]:D
  Delay (ns):              0.148
  Slack (ns):              0.080
  Arrival (ns):            3.772
  Required (ns):           3.692
  Operating Conditions: fast_hv_lt

Path 51
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_2[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_3[0]:D
  Delay (ns):              0.154
  Slack (ns):              0.080
  Arrival (ns):            3.782
  Required (ns):           3.702
  Operating Conditions: fast_hv_lt

Path 52
  From: FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[54]:CLK
  To:   FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[54]:D
  Delay (ns):              0.238
  Slack (ns):              0.081
  Arrival (ns):            3.905
  Required (ns):           3.824
  Operating Conditions: fast_hv_lt

Path 53
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_genblk1[0].ram.mem_ram0_[3]:CLK
  To:   FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[71]:D
  Delay (ns):              0.155
  Slack (ns):              0.081
  Arrival (ns):            3.805
  Required (ns):           3.724
  Operating Conditions: fast_hv_lt

Path 54
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[25]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.awcon/trgmx/slaveALEN_ret[2]:D
  Delay (ns):              0.155
  Slack (ns):              0.081
  Arrival (ns):            3.781
  Required (ns):           3.700
  Operating Conditions: fast_hv_lt

Path 55
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[12]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[12]:D
  Delay (ns):              0.155
  Slack (ns):              0.081
  Arrival (ns):            3.816
  Required (ns):           3.735
  Operating Conditions: fast_hv_lt

Path 56
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_1[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_2[0]:D
  Delay (ns):              0.155
  Slack (ns):              0.081
  Arrival (ns):            3.783
  Required (ns):           3.702
  Operating Conditions: fast_hv_lt

Path 57
  From: FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UTXF/fifo_mem_q[0][9]:CLK
  To:   FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/txfifo_datadelay[9]:D
  Delay (ns):              0.156
  Slack (ns):              0.082
  Arrival (ns):            4.234
  Required (ns):           4.152
  Operating Conditions: fast_hv_lt

Path 58
  From: FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[4]:CLK
  To:   FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[3]:D
  Delay (ns):              0.159
  Slack (ns):              0.082
  Arrival (ns):            4.240
  Required (ns):           4.158
  Operating Conditions: fast_hv_lt

Path 59
  From: FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[4]:CLK
  To:   FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte_Z[4]:D
  Delay (ns):              0.159
  Slack (ns):              0.082
  Arrival (ns):            4.240
  Required (ns):           4.158
  Operating Conditions: fast_hv_lt

Path 60
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_genblk1[0].ram.mem_ram0_[5]:CLK
  To:   FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[73]:D
  Delay (ns):              0.156
  Slack (ns):              0.082
  Arrival (ns):            3.806
  Required (ns):           3.724
  Operating Conditions: fast_hv_lt

Path 61
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[42]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR_ret[11]:D
  Delay (ns):              0.150
  Slack (ns):              0.082
  Arrival (ns):            3.781
  Required (ns):           3.699
  Operating Conditions: fast_hv_lt

Path 62
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[31]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR_ret[0]:D
  Delay (ns):              0.159
  Slack (ns):              0.082
  Arrival (ns):            3.798
  Required (ns):           3.716
  Operating Conditions: fast_hv_lt

Path 63
  From: FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[10]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_bufferDescriptors/currRdState[15]:D
  Delay (ns):              0.159
  Slack (ns):              0.082
  Arrival (ns):            3.804
  Required (ns):           3.722
  Operating Conditions: fast_hv_lt

Path 64
  From: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_3[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_4[0]:D
  Delay (ns):              0.159
  Slack (ns):              0.082
  Arrival (ns):            4.220
  Required (ns):           4.138
  Operating Conditions: fast_hv_lt

Path 65
  From: FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[16]:CLK
  To:   FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[16]:D
  Delay (ns):              0.157
  Slack (ns):              0.083
  Arrival (ns):            4.228
  Required (ns):           4.145
  Operating Conditions: fast_hv_lt

Path 66
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAID[6]:CLK
  To:   FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/writeID[6]:D
  Delay (ns):              0.151
  Slack (ns):              0.083
  Arrival (ns):            3.800
  Required (ns):           3.717
  Operating Conditions: fast_hv_lt

Path 67
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[19]:CLK
  To:   FIC_0_PERIPHERALS_0/MSS_LSRAM_inst_0/COREAXI4SRAM_0/U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/AWBURST_slvif_Z[1]:D
  Delay (ns):              0.157
  Slack (ns):              0.083
  Arrival (ns):            3.812
  Required (ns):           3.729
  Operating Conditions: fast_hv_lt

Path 68
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[60]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR_ret[29]:D
  Delay (ns):              0.161
  Slack (ns):              0.083
  Arrival (ns):            3.801
  Required (ns):           3.718
  Operating Conditions: fast_hv_lt

Path 69
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[27]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.awcon/trgmx/slaveALEN_ret[4]:D
  Delay (ns):              0.161
  Slack (ns):              0.083
  Arrival (ns):            3.795
  Required (ns):           3.712
  Operating Conditions: fast_hv_lt

Path 70
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[11]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[11]:D
  Delay (ns):              0.157
  Slack (ns):              0.083
  Arrival (ns):            3.818
  Required (ns):           3.735
  Operating Conditions: fast_hv_lt

Path 71
  From: FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[6]:CLK
  To:   FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[6]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            4.216
  Required (ns):           4.132
  Operating Conditions: fast_hv_lt

Path 72
  From: FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[62]:CLK
  To:   FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/wr_controller/axi_wdata[52]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            3.837
  Required (ns):           3.753
  Operating Conditions: fast_hv_lt

Path 73
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAID[7]:CLK
  To:   FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.derr/writeID[7]:D
  Delay (ns):              0.152
  Slack (ns):              0.084
  Arrival (ns):            3.801
  Required (ns):           3.717
  Operating Conditions: fast_hv_lt

Path 74
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[21]:CLK
  To:   FIC_0_PERIPHERALS_0/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[11]:D
  Delay (ns):              0.161
  Slack (ns):              0.084
  Arrival (ns):            3.811
  Required (ns):           3.727
  Operating Conditions: fast_hv_lt

Path 75
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveALEN_ret[2]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[25]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            3.783
  Required (ns):           3.699
  Operating Conditions: fast_hv_lt

Path 76
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[23]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveALEN_ret[0]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            3.788
  Required (ns):           3.704
  Operating Conditions: fast_hv_lt

Path 77
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[28]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[28]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            3.819
  Required (ns):           3.735
  Operating Conditions: fast_hv_lt

Path 78
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[26]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[26]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            3.805
  Required (ns):           3.721
  Operating Conditions: fast_hv_lt

Path 79
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[15]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[15]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            3.805
  Required (ns):           3.721
  Operating Conditions: fast_hv_lt

Path 80
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[25]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[56]:D
  Delay (ns):              0.161
  Slack (ns):              0.084
  Arrival (ns):            3.803
  Required (ns):           3.719
  Operating Conditions: fast_hv_lt

Path 81
  From: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_2[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_3[0]:D
  Delay (ns):              0.161
  Slack (ns):              0.084
  Arrival (ns):            4.222
  Required (ns):           4.138
  Operating Conditions: fast_hv_lt

Path 82
  From: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_12[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_13[0]:D
  Delay (ns):              0.157
  Slack (ns):              0.084
  Arrival (ns):            4.209
  Required (ns):           4.125
  Operating Conditions: fast_hv_lt

Path 83
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_10[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_11[0]:D
  Delay (ns):              0.151
  Slack (ns):              0.084
  Arrival (ns):            3.802
  Required (ns):           3.718
  Operating Conditions: fast_hv_lt

Path 84
  From: FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/ssel_rx_q1:CLK
  To:   FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/ssel_rx_q2:D
  Delay (ns):              0.159
  Slack (ns):              0.085
  Arrival (ns):            4.210
  Required (ns):           4.125
  Operating Conditions: fast_hv_lt

Path 85
  From: FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/SYNC2_stxp_strobetx:CLK
  To:   FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/SYNC3_stxp_strobetx:D
  Delay (ns):              0.153
  Slack (ns):              0.085
  Arrival (ns):            4.204
  Required (ns):           4.119
  Operating Conditions: fast_hv_lt

Path 86
  From: FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/SYNC1_stxp_dataerr:CLK
  To:   FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/SYNC2_stxp_dataerr:D
  Delay (ns):              0.160
  Slack (ns):              0.085
  Arrival (ns):            4.213
  Required (ns):           4.128
  Operating Conditions: fast_hv_lt

Path 87
  From: FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[17]:CLK
  To:   FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[17]:D
  Delay (ns):              0.159
  Slack (ns):              0.085
  Arrival (ns):            4.234
  Required (ns):           4.149
  Operating Conditions: fast_hv_lt

Path 88
  From: FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[14]:CLK
  To:   FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[14]:D
  Delay (ns):              0.159
  Slack (ns):              0.085
  Arrival (ns):            4.234
  Required (ns):           4.149
  Operating Conditions: fast_hv_lt

Path 89
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[53]:CLK
  To:   FIC_0_PERIPHERALS_0/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[43]:D
  Delay (ns):              0.162
  Slack (ns):              0.085
  Arrival (ns):            3.812
  Required (ns):           3.727
  Operating Conditions: fast_hv_lt

Path 90
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR_ret[4]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[35]:D
  Delay (ns):              0.153
  Slack (ns):              0.085
  Arrival (ns):            3.778
  Required (ns):           3.693
  Operating Conditions: fast_hv_lt

Path 91
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR_ret[3]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[34]:D
  Delay (ns):              0.162
  Slack (ns):              0.085
  Arrival (ns):            3.803
  Required (ns):           3.718
  Operating Conditions: fast_hv_lt

Path 92
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/arst_aclk_sync/sysReset_f1:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/arst_aclk_sync/sysReset:D
  Delay (ns):              0.159
  Slack (ns):              0.085
  Arrival (ns):            3.805
  Required (ns):           3.720
  Operating Conditions: fast_hv_lt

Path 93
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[36]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR_ret[5]:D
  Delay (ns):              0.159
  Slack (ns):              0.085
  Arrival (ns):            3.794
  Required (ns):           3.709
  Operating Conditions: fast_hv_lt

Path 94
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[29]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[29]:D
  Delay (ns):              0.162
  Slack (ns):              0.085
  Arrival (ns):            3.806
  Required (ns):           3.721
  Operating Conditions: fast_hv_lt

Path 95
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[13]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[13]:D
  Delay (ns):              0.153
  Slack (ns):              0.085
  Arrival (ns):            3.800
  Required (ns):           3.715
  Operating Conditions: fast_hv_lt

Path 96
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[24]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[55]:D
  Delay (ns):              0.162
  Slack (ns):              0.085
  Arrival (ns):            3.801
  Required (ns):           3.716
  Operating Conditions: fast_hv_lt

Path 97
  From: FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdEn_f1:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_memoryMapDMACache/rdEn_f2:D
  Delay (ns):              0.162
  Slack (ns):              0.085
  Arrival (ns):            3.790
  Required (ns):           3.705
  Operating Conditions: fast_hv_lt

Path 98
  From: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_10[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_11[0]:D
  Delay (ns):              0.158
  Slack (ns):              0.085
  Arrival (ns):            4.209
  Required (ns):           4.124
  Operating Conditions: fast_hv_lt

Path 99
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_11[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_12[0]:D
  Delay (ns):              0.158
  Slack (ns):              0.085
  Arrival (ns):            3.809
  Required (ns):           3.724
  Operating Conditions: fast_hv_lt

Path 100
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_7[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_8[0]:D
  Delay (ns):              0.160
  Slack (ns):              0.086
  Arrival (ns):            3.788
  Required (ns):           3.702
  Operating Conditions: fast_hv_lt

