entity FA3 13
port (
a,b:instd_logic_vector(3 downto 0);
cin:in std logic;
f:outstd logic_vector(3 downto 0);cout:out std logic
);
end FA3;
architecture plus of FA3 1s
signal buf:std logic vector(4 downto 0);begin
process(a,b,cin)
begin
buf<="00000"+a+b+cin;
end process;
process(buf)
begin
cout<=buf(4);
f<=buf(3 downto 0);
end process;
end plus;