Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue May 16 21:39:37 2023
| Host         : DESKTOP-TE2J1PM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab05_timing_summary_routed.rpt -rpx lab05_timing_summary_routed.rpx
| Design       : lab05
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 72 register/latch pins with no clock driven by root clock pin: u_clk50mhz/pulse_reg/Q (HIGH)

 There are 1006 register/latch pins with no clock driven by root clock pin: u_clk60hz/pulse_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2514 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.666        0.000                      0                  365        0.148        0.000                      0                  365        4.500        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.666        0.000                      0                  365        0.148        0.000                      0                  365        4.500        0.000                       0                   182  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 1.244ns (23.235%)  route 4.110ns (76.765%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.740     5.502    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  jstk_ctrler/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDCE (Prop_fdce_C_Q)         0.518     6.020 f  jstk_ctrler/count_reg[13]/Q
                         net (fo=9, routed)           1.177     7.197    jstk_ctrler/count_reg_n_0_[13]
    SLICE_X9Y19          LUT5 (Prop_lut5_I4_O)        0.152     7.349 r  jstk_ctrler/FSM_sequential_state[2]_i_16/O
                         net (fo=2, routed)           0.809     8.158    jstk_ctrler/FSM_sequential_state[2]_i_16_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.326     8.484 f  jstk_ctrler/count[23]_i_9/O
                         net (fo=1, routed)           0.612     9.096    jstk_ctrler/count[23]_i_9_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.220 r  jstk_ctrler/count[23]_i_3/O
                         net (fo=24, routed)          1.512    10.732    jstk_ctrler/count[23]_i_3_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.856 r  jstk_ctrler/count[5]_i_1/O
                         net (fo=1, routed)           0.000    10.856    jstk_ctrler/count[5]
    SLICE_X12Y19         FDCE                                         r  jstk_ctrler/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.566    15.049    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  jstk_ctrler/count_reg[5]/C
                         clock pessimism              0.431    15.480    
                         clock uncertainty           -0.035    15.445    
    SLICE_X12Y19         FDCE (Setup_fdce_C_D)        0.077    15.522    jstk_ctrler/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 1.244ns (23.243%)  route 4.108ns (76.757%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.740     5.502    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  jstk_ctrler/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDCE (Prop_fdce_C_Q)         0.518     6.020 f  jstk_ctrler/count_reg[13]/Q
                         net (fo=9, routed)           1.177     7.197    jstk_ctrler/count_reg_n_0_[13]
    SLICE_X9Y19          LUT5 (Prop_lut5_I4_O)        0.152     7.349 r  jstk_ctrler/FSM_sequential_state[2]_i_16/O
                         net (fo=2, routed)           0.809     8.158    jstk_ctrler/FSM_sequential_state[2]_i_16_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.326     8.484 f  jstk_ctrler/count[23]_i_9/O
                         net (fo=1, routed)           0.612     9.096    jstk_ctrler/count[23]_i_9_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.220 r  jstk_ctrler/count[23]_i_3/O
                         net (fo=24, routed)          1.510    10.730    jstk_ctrler/count[23]_i_3_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.854 r  jstk_ctrler/count[6]_i_1/O
                         net (fo=1, routed)           0.000    10.854    jstk_ctrler/count[6]
    SLICE_X12Y19         FDCE                                         r  jstk_ctrler/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.566    15.049    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  jstk_ctrler/count_reg[6]/C
                         clock pessimism              0.431    15.480    
                         clock uncertainty           -0.035    15.445    
    SLICE_X12Y19         FDCE (Setup_fdce_C_D)        0.081    15.526    jstk_ctrler/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.526    
                         arrival time                         -10.854    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.244ns (23.442%)  route 4.063ns (76.558%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.740     5.502    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  jstk_ctrler/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDCE (Prop_fdce_C_Q)         0.518     6.020 f  jstk_ctrler/count_reg[13]/Q
                         net (fo=9, routed)           1.177     7.197    jstk_ctrler/count_reg_n_0_[13]
    SLICE_X9Y19          LUT5 (Prop_lut5_I4_O)        0.152     7.349 r  jstk_ctrler/FSM_sequential_state[2]_i_16/O
                         net (fo=2, routed)           0.809     8.158    jstk_ctrler/FSM_sequential_state[2]_i_16_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.326     8.484 f  jstk_ctrler/count[23]_i_9/O
                         net (fo=1, routed)           0.612     9.096    jstk_ctrler/count[23]_i_9_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.220 r  jstk_ctrler/count[23]_i_3/O
                         net (fo=24, routed)          1.465    10.685    jstk_ctrler/count[23]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.809 r  jstk_ctrler/count[11]_i_1/O
                         net (fo=1, routed)           0.000    10.809    jstk_ctrler/count[11]
    SLICE_X12Y20         FDCE                                         r  jstk_ctrler/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.566    15.049    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X12Y20         FDCE                                         r  jstk_ctrler/count_reg[11]/C
                         clock pessimism              0.431    15.480    
                         clock uncertainty           -0.035    15.445    
    SLICE_X12Y20         FDCE (Setup_fdce_C_D)        0.077    15.522    jstk_ctrler/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 jstk_ctrler/spi_master_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 2.608ns (52.504%)  route 2.359ns (47.496%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    5.589ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.827     5.589    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.419     6.008 r  jstk_ctrler/spi_master_0/count_reg[2]/Q
                         net (fo=2, routed)           0.620     6.628    jstk_ctrler/spi_master_0/count_reg_n_0_[2]
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     7.460 r  jstk_ctrler/spi_master_0/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    jstk_ctrler/spi_master_0/count_reg[3]_i_2_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.577 r  jstk_ctrler/spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    jstk_ctrler/spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.694 r  jstk_ctrler/spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.694    jstk_ctrler/spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.811 r  jstk_ctrler/spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.811    jstk_ctrler/spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.928 r  jstk_ctrler/spi_master_0/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.928    jstk_ctrler/spi_master_0/count_reg[20]_i_2_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.045 r  jstk_ctrler/spi_master_0/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.045    jstk_ctrler/spi_master_0/count_reg[24]_i_2_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.162 r  jstk_ctrler/spi_master_0/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.162    jstk_ctrler/spi_master_0/count_reg[28]_i_2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.485 r  jstk_ctrler/spi_master_0/count_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.782     9.268    jstk_ctrler/spi_master_0/count0[30]
    SLICE_X5Y16          LUT2 (Prop_lut2_I1_O)        0.332     9.600 r  jstk_ctrler/spi_master_0/count[30]_i_1/O
                         net (fo=1, routed)           0.957    10.557    jstk_ctrler/spi_master_0/count[30]_i_1_n_0
    SLICE_X6Y15          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.649    15.132    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[30]/C
                         clock pessimism              0.433    15.565    
                         clock uncertainty           -0.035    15.530    
    SLICE_X6Y15          FDRE (Setup_fdre_C_D)       -0.260    15.270    jstk_ctrler/spi_master_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.244ns (23.654%)  route 4.015ns (76.346%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.740     5.502    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  jstk_ctrler/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDCE (Prop_fdce_C_Q)         0.518     6.020 f  jstk_ctrler/count_reg[13]/Q
                         net (fo=9, routed)           1.177     7.197    jstk_ctrler/count_reg_n_0_[13]
    SLICE_X9Y19          LUT5 (Prop_lut5_I4_O)        0.152     7.349 r  jstk_ctrler/FSM_sequential_state[2]_i_16/O
                         net (fo=2, routed)           0.809     8.158    jstk_ctrler/FSM_sequential_state[2]_i_16_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.326     8.484 f  jstk_ctrler/count[23]_i_9/O
                         net (fo=1, routed)           0.612     9.096    jstk_ctrler/count[23]_i_9_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.220 r  jstk_ctrler/count[23]_i_3/O
                         net (fo=24, routed)          1.417    10.638    jstk_ctrler/count[23]_i_3_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.762 r  jstk_ctrler/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.762    jstk_ctrler/count[0]
    SLICE_X12Y18         FDCE                                         r  jstk_ctrler/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.567    15.050    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  jstk_ctrler/count_reg[0]/C
                         clock pessimism              0.431    15.481    
                         clock uncertainty           -0.035    15.446    
    SLICE_X12Y18         FDCE (Setup_fdce_C_D)        0.081    15.527    jstk_ctrler/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.527    
                         arrival time                         -10.762    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 1.244ns (24.364%)  route 3.862ns (75.636%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.740     5.502    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  jstk_ctrler/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDCE (Prop_fdce_C_Q)         0.518     6.020 f  jstk_ctrler/count_reg[13]/Q
                         net (fo=9, routed)           1.177     7.197    jstk_ctrler/count_reg_n_0_[13]
    SLICE_X9Y19          LUT5 (Prop_lut5_I4_O)        0.152     7.349 r  jstk_ctrler/FSM_sequential_state[2]_i_16/O
                         net (fo=2, routed)           0.809     8.158    jstk_ctrler/FSM_sequential_state[2]_i_16_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.326     8.484 f  jstk_ctrler/count[23]_i_9/O
                         net (fo=1, routed)           0.612     9.096    jstk_ctrler/count[23]_i_9_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.220 r  jstk_ctrler/count[23]_i_3/O
                         net (fo=24, routed)          1.264    10.484    jstk_ctrler/count[23]_i_3_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.608 r  jstk_ctrler/count[19]_i_1/O
                         net (fo=1, routed)           0.000    10.608    jstk_ctrler/count[19]
    SLICE_X11Y22         FDCE                                         r  jstk_ctrler/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.564    15.047    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X11Y22         FDCE                                         r  jstk_ctrler/count_reg[19]/C
                         clock pessimism              0.394    15.441    
                         clock uncertainty           -0.035    15.406    
    SLICE_X11Y22         FDCE (Setup_fdce_C_D)        0.031    15.437    jstk_ctrler/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.437    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 1.244ns (24.086%)  route 3.921ns (75.914%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.740     5.502    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  jstk_ctrler/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDCE (Prop_fdce_C_Q)         0.518     6.020 f  jstk_ctrler/count_reg[13]/Q
                         net (fo=9, routed)           1.177     7.197    jstk_ctrler/count_reg_n_0_[13]
    SLICE_X9Y19          LUT5 (Prop_lut5_I4_O)        0.152     7.349 r  jstk_ctrler/FSM_sequential_state[2]_i_16/O
                         net (fo=2, routed)           0.809     8.158    jstk_ctrler/FSM_sequential_state[2]_i_16_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.326     8.484 f  jstk_ctrler/count[23]_i_9/O
                         net (fo=1, routed)           0.612     9.096    jstk_ctrler/count[23]_i_9_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.220 r  jstk_ctrler/count[23]_i_3/O
                         net (fo=24, routed)          1.323    10.543    jstk_ctrler/count[23]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.667 r  jstk_ctrler/count[9]_i_1/O
                         net (fo=1, routed)           0.000    10.667    jstk_ctrler/count[9]
    SLICE_X12Y20         FDCE                                         r  jstk_ctrler/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.566    15.049    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X12Y20         FDCE                                         r  jstk_ctrler/count_reg[9]/C
                         clock pessimism              0.431    15.480    
                         clock uncertainty           -0.035    15.445    
    SLICE_X12Y20         FDCE (Setup_fdce_C_D)        0.081    15.526    jstk_ctrler/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.526    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.244ns (24.047%)  route 3.929ns (75.953%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.740     5.502    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  jstk_ctrler/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDCE (Prop_fdce_C_Q)         0.518     6.020 f  jstk_ctrler/count_reg[13]/Q
                         net (fo=9, routed)           1.177     7.197    jstk_ctrler/count_reg_n_0_[13]
    SLICE_X9Y19          LUT5 (Prop_lut5_I4_O)        0.152     7.349 r  jstk_ctrler/FSM_sequential_state[2]_i_16/O
                         net (fo=2, routed)           0.809     8.158    jstk_ctrler/FSM_sequential_state[2]_i_16_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.326     8.484 f  jstk_ctrler/count[23]_i_9/O
                         net (fo=1, routed)           0.612     9.096    jstk_ctrler/count[23]_i_9_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.220 r  jstk_ctrler/count[23]_i_3/O
                         net (fo=24, routed)          1.331    10.552    jstk_ctrler/count[23]_i_3_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.676 r  jstk_ctrler/count[10]_i_1/O
                         net (fo=1, routed)           0.000    10.676    jstk_ctrler/count[10]
    SLICE_X12Y21         FDCE                                         r  jstk_ctrler/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.565    15.048    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  jstk_ctrler/count_reg[10]/C
                         clock pessimism              0.454    15.502    
                         clock uncertainty           -0.035    15.467    
    SLICE_X12Y21         FDCE (Setup_fdce_C_D)        0.077    15.544    jstk_ctrler/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.544    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.244ns (24.057%)  route 3.927ns (75.943%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.740     5.502    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  jstk_ctrler/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDCE (Prop_fdce_C_Q)         0.518     6.020 f  jstk_ctrler/count_reg[13]/Q
                         net (fo=9, routed)           1.177     7.197    jstk_ctrler/count_reg_n_0_[13]
    SLICE_X9Y19          LUT5 (Prop_lut5_I4_O)        0.152     7.349 r  jstk_ctrler/FSM_sequential_state[2]_i_16/O
                         net (fo=2, routed)           0.809     8.158    jstk_ctrler/FSM_sequential_state[2]_i_16_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.326     8.484 f  jstk_ctrler/count[23]_i_9/O
                         net (fo=1, routed)           0.612     9.096    jstk_ctrler/count[23]_i_9_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.220 r  jstk_ctrler/count[23]_i_3/O
                         net (fo=24, routed)          1.329    10.550    jstk_ctrler/count[23]_i_3_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.674 r  jstk_ctrler/count[13]_i_1/O
                         net (fo=1, routed)           0.000    10.674    jstk_ctrler/count[13]
    SLICE_X12Y21         FDCE                                         r  jstk_ctrler/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.565    15.048    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  jstk_ctrler/count_reg[13]/C
                         clock pessimism              0.454    15.502    
                         clock uncertainty           -0.035    15.467    
    SLICE_X12Y21         FDCE (Setup_fdce_C_D)        0.081    15.548    jstk_ctrler/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.548    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 1.244ns (24.401%)  route 3.854ns (75.599%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.740     5.502    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  jstk_ctrler/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDCE (Prop_fdce_C_Q)         0.518     6.020 f  jstk_ctrler/count_reg[13]/Q
                         net (fo=9, routed)           1.177     7.197    jstk_ctrler/count_reg_n_0_[13]
    SLICE_X9Y19          LUT5 (Prop_lut5_I4_O)        0.152     7.349 r  jstk_ctrler/FSM_sequential_state[2]_i_16/O
                         net (fo=2, routed)           0.809     8.158    jstk_ctrler/FSM_sequential_state[2]_i_16_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.326     8.484 f  jstk_ctrler/count[23]_i_9/O
                         net (fo=1, routed)           0.612     9.096    jstk_ctrler/count[23]_i_9_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124     9.220 r  jstk_ctrler/count[23]_i_3/O
                         net (fo=24, routed)          1.256    10.476    jstk_ctrler/count[23]_i_3_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.600 r  jstk_ctrler/count[7]_i_1/O
                         net (fo=1, routed)           0.000    10.600    jstk_ctrler/count[7]
    SLICE_X13Y19         FDCE                                         r  jstk_ctrler/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.566    15.049    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  jstk_ctrler/count_reg[7]/C
                         clock pessimism              0.431    15.480    
                         clock uncertainty           -0.035    15.445    
    SLICE_X13Y19         FDCE (Setup_fdce_C_D)        0.031    15.476    jstk_ctrler/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.476    
                         arrival time                         -10.600    
  -------------------------------------------------------------------
                         slack                                  4.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_clk50mhz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.589     1.536    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  u_clk50mhz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  u_clk50mhz/count_reg[23]/Q
                         net (fo=2, routed)           0.127     1.826    u_clk50mhz/count_reg_n_0_[23]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.982 r  u_clk50mhz/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.982    u_clk50mhz/count0_carry__4_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.022 r  u_clk50mhz/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     2.023    u_clk50mhz/count0_carry__5_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.076 r  u_clk50mhz/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.076    u_clk50mhz/count0_carry__6_n_7
    SLICE_X30Y50         FDRE                                         r  u_clk50mhz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.847     2.041    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  u_clk50mhz/count_reg[29]/C
                         clock pessimism             -0.247     1.794    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.928    u_clk50mhz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_clk50mhz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.589     1.536    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  u_clk50mhz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  u_clk50mhz/count_reg[23]/Q
                         net (fo=2, routed)           0.127     1.826    u_clk50mhz/count_reg_n_0_[23]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.982 r  u_clk50mhz/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.982    u_clk50mhz/count0_carry__4_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.022 r  u_clk50mhz/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     2.023    u_clk50mhz/count0_carry__5_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.089 r  u_clk50mhz/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.089    u_clk50mhz/count0_carry__6_n_5
    SLICE_X30Y50         FDRE                                         r  u_clk50mhz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.847     2.041    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  u_clk50mhz/count_reg[31]/C
                         clock pessimism             -0.247     1.794    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.928    u_clk50mhz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.371ns (66.793%)  route 0.184ns (33.207%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.590     1.537    u_clk60hz/clk_IBUF_BUFG
    SLICE_X26Y49         FDRE                                         r  u_clk60hz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  u_clk60hz/count_reg[24]/Q
                         net (fo=2, routed)           0.184     1.885    u_clk60hz/count[24]
    SLICE_X26Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.039 r  u_clk60hz/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.039    u_clk60hz/count0_carry__4_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.092 r  u_clk60hz/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.092    u_clk60hz/data0[25]
    SLICE_X26Y50         FDRE                                         r  u_clk60hz/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.846     2.040    u_clk60hz/clk_IBUF_BUFG
    SLICE_X26Y50         FDRE                                         r  u_clk60hz/count_reg[25]/C
                         clock pessimism             -0.247     1.793    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134     1.927    u_clk60hz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 jstk_ctrler/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_ena_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.023%)  route 0.124ns (39.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.588     1.535    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  jstk_ctrler/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141     1.676 r  jstk_ctrler/FSM_sequential_state_reg[2]/Q
                         net (fo=38, routed)          0.124     1.800    jstk_ctrler/spi_master_0/out[2]
    SLICE_X8Y17          LUT5 (Prop_lut5_I2_O)        0.045     1.845 r  jstk_ctrler/spi_master_0/spi_ena_i_1/O
                         net (fo=1, routed)           0.000     1.845    jstk_ctrler/spi_master_0_n_4
    SLICE_X8Y17          FDCE                                         r  jstk_ctrler/spi_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.855     2.049    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X8Y17          FDCE                                         r  jstk_ctrler/spi_ena_reg/C
                         clock pessimism             -0.501     1.548    
    SLICE_X8Y17          FDCE (Hold_fdce_C_D)         0.121     1.669    jstk_ctrler/spi_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.384ns (67.553%)  route 0.184ns (32.447%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.590     1.537    u_clk60hz/clk_IBUF_BUFG
    SLICE_X26Y49         FDRE                                         r  u_clk60hz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  u_clk60hz/count_reg[24]/Q
                         net (fo=2, routed)           0.184     1.885    u_clk60hz/count[24]
    SLICE_X26Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.039 r  u_clk60hz/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.039    u_clk60hz/count0_carry__4_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.105 r  u_clk60hz/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.105    u_clk60hz/data0[27]
    SLICE_X26Y50         FDRE                                         r  u_clk60hz/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.846     2.040    u_clk60hz/clk_IBUF_BUFG
    SLICE_X26Y50         FDRE                                         r  u_clk60hz/count_reg[27]/C
                         clock pessimism             -0.247     1.793    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134     1.927    u_clk60hz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_clk50mhz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.589     1.536    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  u_clk50mhz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  u_clk50mhz/count_reg[23]/Q
                         net (fo=2, routed)           0.127     1.826    u_clk50mhz/count_reg_n_0_[23]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.982 r  u_clk50mhz/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.982    u_clk50mhz/count0_carry__4_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.022 r  u_clk50mhz/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     2.023    u_clk50mhz/count0_carry__5_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.112 r  u_clk50mhz/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.112    u_clk50mhz/count0_carry__6_n_6
    SLICE_X30Y50         FDRE                                         r  u_clk50mhz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.847     2.041    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  u_clk50mhz/count_reg[30]/C
                         clock pessimism             -0.247     1.794    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.928    u_clk50mhz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 jstk_ctrler/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.447%)  route 0.144ns (43.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.588     1.535    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  jstk_ctrler/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141     1.676 f  jstk_ctrler/FSM_sequential_state_reg[1]/Q
                         net (fo=38, routed)          0.144     1.819    jstk_ctrler/spi_master_0/out[1]
    SLICE_X8Y17          LUT5 (Prop_lut5_I0_O)        0.045     1.864 r  jstk_ctrler/spi_master_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    jstk_ctrler/spi_master_0_n_12
    SLICE_X8Y17          FDCE                                         r  jstk_ctrler/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.855     2.049    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X8Y17          FDCE                                         r  jstk_ctrler/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X8Y17          FDCE (Hold_fdce_C_D)         0.120     1.668    jstk_ctrler/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 jstk_ctrler/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/cs_n_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.770%)  route 0.148ns (44.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.588     1.535    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  jstk_ctrler/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141     1.676 r  jstk_ctrler/FSM_sequential_state_reg[1]/Q
                         net (fo=38, routed)          0.148     1.823    jstk_ctrler/spi_master_0/out[1]
    SLICE_X8Y17          LUT6 (Prop_lut6_I3_O)        0.045     1.868 r  jstk_ctrler/spi_master_0/cs_n_i_1/O
                         net (fo=1, routed)           0.000     1.868    jstk_ctrler/spi_master_0_n_3
    SLICE_X8Y17          FDPE                                         r  jstk_ctrler/cs_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.855     2.049    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X8Y17          FDPE                                         r  jstk_ctrler/cs_n_reg/C
                         clock pessimism             -0.501     1.548    
    SLICE_X8Y17          FDPE (Hold_fdpe_C_D)         0.121     1.669    jstk_ctrler/cs_n_reg
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.407ns (68.814%)  route 0.184ns (31.186%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.590     1.537    u_clk60hz/clk_IBUF_BUFG
    SLICE_X26Y49         FDRE                                         r  u_clk60hz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  u_clk60hz/count_reg[24]/Q
                         net (fo=2, routed)           0.184     1.885    u_clk60hz/count[24]
    SLICE_X26Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.039 r  u_clk60hz/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.039    u_clk60hz/count0_carry__4_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.128 r  u_clk60hz/count0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.128    u_clk60hz/data0[26]
    SLICE_X26Y50         FDRE                                         r  u_clk60hz/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.846     2.040    u_clk60hz/clk_IBUF_BUFG
    SLICE_X26Y50         FDRE                                         r  u_clk60hz/count_reg[26]/C
                         clock pessimism             -0.247     1.793    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134     1.927    u_clk60hz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.409ns (68.920%)  route 0.184ns (31.080%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.590     1.537    u_clk60hz/clk_IBUF_BUFG
    SLICE_X26Y49         FDRE                                         r  u_clk60hz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  u_clk60hz/count_reg[24]/Q
                         net (fo=2, routed)           0.184     1.885    u_clk60hz/count[24]
    SLICE_X26Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.039 r  u_clk60hz/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.039    u_clk60hz/count0_carry__4_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.130 r  u_clk60hz/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.130    u_clk60hz/data0[28]
    SLICE_X26Y50         FDRE                                         r  u_clk60hz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.846     2.040    u_clk60hz/clk_IBUF_BUFG
    SLICE_X26Y50         FDRE                                         r  u_clk60hz/count_reg[28]/C
                         clock pessimism             -0.247     1.793    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134     1.927    u_clk60hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y17    jstk_ctrler/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y17    jstk_ctrler/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y17    jstk_ctrler/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y18    jstk_ctrler/byte_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y18    jstk_ctrler/byte_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y18    jstk_ctrler/byte_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y22   jstk_ctrler/center_button_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y18   jstk_ctrler/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y21   jstk_ctrler/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   jstk_ctrler/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   jstk_ctrler/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    ssd_ctrler/u_clk100hz/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    ssd_ctrler/u_clk100hz/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    ssd_ctrler/u_clk100hz/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    ssd_ctrler/u_clk100hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42    ssd_ctrler/u_clk100hz/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42    ssd_ctrler/u_clk100hz/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42    ssd_ctrler/u_clk100hz/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42    ssd_ctrler/u_clk100hz/count_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y18    jstk_ctrler/byte_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y18    jstk_ctrler/byte_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y18    jstk_ctrler/byte_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   jstk_ctrler/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   jstk_ctrler/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   jstk_ctrler/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   jstk_ctrler/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   jstk_ctrler/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   jstk_ctrler/count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   jstk_ctrler/count_reg[4]/C



