// Seed: 53722432
module module_0 (
    input supply0 id_0,
    input wand id_1
);
  wire id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output supply1 id_2
);
  tri id_4;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_3 = 32'd41,
    parameter id_5 = 32'd21
) (
    output wand id_0,
    input  tri  id_1,
    output tri  id_2,
    input  wire _id_3
);
  wire _id_5;
  wire [id_5 : -1  <  id_3] id_6 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  if (-1'b0) tri0 id_7 = -1'b0 & id_3 & id_1;
  wire id_8;
  wire id_9;
  and primCall (id_2, id_6, id_1);
endmodule
