INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 22 11:44:06 2023
| Host         : elija-Frostspark running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing
| Design       : if_loop_3
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 n/startBuff/oehb1/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ret_0/tehb/data_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.971ns (21.077%)  route 3.636ns (78.923%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 7.293 - 6.000 ) 
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4229, unset)         1.502     1.502    n/startBuff/oehb1/clk
    SLICE_X1Y119         FDCE                                         r  n/startBuff/oehb1/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDCE (Prop_fdce_C_Q)         0.269     1.771 f  n/startBuff/oehb1/data_reg_reg[2]/Q
                         net (fo=5, routed)           0.611     2.382    n/startBuff/oehb1/data_reg_reg[31]_0[2]
    SLICE_X2Y121         LUT2 (Prop_lut2_I0_O)        0.053     2.435 r  n/startBuff/oehb1/reg_value_i_39/O
                         net (fo=1, routed)           0.000     2.435    icmp_0/S[1]
    SLICE_X2Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     2.745 r  icmp_0/reg_value_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     2.745    icmp_0/reg_value_reg_i_24_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.805 r  icmp_0/reg_value_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.805    icmp_0/reg_value_reg_i_15_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.865 r  icmp_0/reg_value_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.865    icmp_0/reg_value_reg_i_6_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.925 r  icmp_0/reg_value_reg_i_4/CO[3]
                         net (fo=15, routed)          0.753     3.678    n/startBuff/oehb1/dataOutArray[0][0]
    SLICE_X3Y111         LUT6 (Prop_lut6_I5_O)        0.053     3.731 r  n/startBuff/oehb1/end_out[31]_INST_0_i_2/O
                         net (fo=5, routed)           0.427     4.159    phiC_12/oehb1/data_reg_reg[0]_1
    SLICE_X7Y110         LUT6 (Prop_lut6_I3_O)        0.053     4.212 r  phiC_12/oehb1/end_valid_INST_0_i_1/O
                         net (fo=5, routed)           1.104     5.315    phiC_12/oehb1/validArray_reg[0]_0
    SLICE_X37Y110        LUT4 (Prop_lut4_I1_O)        0.053     5.368 r  phiC_12/oehb1/data_reg[31]_i_1__32/O
                         net (fo=32, routed)          0.741     6.109    ret_0/tehb/data_reg_reg[31]_0[0]
    SLICE_X43Y101        FDCE                                         r  ret_0/tehb/data_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=4229, unset)         1.293     7.293    ret_0/tehb/clk
    SLICE_X43Y101        FDCE                                         r  ret_0/tehb/data_reg_reg[13]/C
                         clock pessimism              0.082     7.375    
                         clock uncertainty           -0.035     7.340    
    SLICE_X43Y101        FDCE (Setup_fdce_C_CE)      -0.244     7.096    ret_0/tehb/data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          7.096    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  0.987    




