

================================================================
== Vitis HLS Report for 'init_block_AB_proc48417'
================================================================
* Date:           Tue Sep  5 22:42:29 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.375 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130| 0.433 us | 0.433 us |  130|  130|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_block_AB  |      128|      128|         3|          2|          1|    64|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_0_V_V1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_1_V_V2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_2_V_V3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_3_V_V4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_0_V_V5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_1_V_V6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_2_V_V7, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_3_V_V8, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %ii_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%jj_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %jj" [gemm_systolic_array.cpp:71]   --->   Operation 15 'read' 'jj_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ii_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %ii" [gemm_systolic_array.cpp:71]   --->   Operation 16 'read' 'ii_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.21ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.i2P, i2 %ii_out, i2 %ii_read" [gemm_systolic_array.cpp:71]   --->   Operation 17 'write' 'write_ln71' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %jj_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.21ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.i2P, i2 %jj_out, i2 %jj_read" [gemm_systolic_array.cpp:71]   --->   Operation 19 'write' 'write_ln71' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_3_V_V8, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_2_V_V7, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_1_V_V6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_0_V_V5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_3_V_V4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_2_V_V3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_1_V_V2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_0_V_V1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %ii_read, i2" [gemm_systolic_array.cpp:71]   --->   Operation 28 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %jj_read, i2" [gemm_systolic_array.cpp:71]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln74 = or i4 %tmp, i4" [gemm_systolic_array.cpp:74]   --->   Operation 30 'or' 'or_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %or_ln74, i6" [gemm_systolic_array.cpp:74]   --->   Operation 31 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln74_1 = or i4 %tmp, i4" [gemm_systolic_array.cpp:74]   --->   Operation 32 'or' 'or_ln74_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln74_2 = or i4 %tmp, i4" [gemm_systolic_array.cpp:74]   --->   Operation 33 'or' 'or_ln74_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %or_ln74_2, i6" [gemm_systolic_array.cpp:74]   --->   Operation 34 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln77 = or i4 %tmp_s, i4" [gemm_systolic_array.cpp:77]   --->   Operation 35 'or' 'or_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %or_ln77, i6" [gemm_systolic_array.cpp:77]   --->   Operation 36 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln77_1 = or i4 %tmp_s, i4" [gemm_systolic_array.cpp:77]   --->   Operation 37 'or' 'or_ln77_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln77_2 = or i4 %tmp_s, i4" [gemm_systolic_array.cpp:77]   --->   Operation 38 'or' 'or_ln77_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %or_ln77_2, i6" [gemm_systolic_array.cpp:77]   --->   Operation 39 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.70>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%k = phi i7 %add_ln71, void %.split4.0.i.i, i7, void %entry" [gemm_systolic_array.cpp:71]   --->   Operation 41 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [gemm_systolic_array.cpp:71]   --->   Operation 42 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [gemm_systolic_array.cpp:71]   --->   Operation 43 'specpipeline' 'specpipeline_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.59ns)   --->   "%icmp_ln71 = icmp_eq  i7 %k, i7" [gemm_systolic_array.cpp:71]   --->   Operation 44 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.40ns)   --->   "%add_ln71 = add i7 %k, i7" [gemm_systolic_array.cpp:71]   --->   Operation 46 'add' 'add_ln71' <Predicate = true> <Delay = 0.40> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %.split4.0.i.i, void %.exit" [gemm_systolic_array.cpp:71]   --->   Operation 47 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i7 %k" [gemm_systolic_array.cpp:74]   --->   Operation 48 'zext' 'zext_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i1.i7, i2 %ii_read, i1, i7 %k" [gemm_systolic_array.cpp:74]   --->   Operation 49 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i10 %tmp_33" [gemm_systolic_array.cpp:74]   --->   Operation 50 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%v20_V_addr = getelementptr i24 %v20_V, i64, i64 %zext_ln74_1" [gemm_systolic_array.cpp:74]   --->   Operation 51 'getelementptr' 'v20_V_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.54ns)   --->   "%add_ln74 = add i10 %tmp_29, i10 %zext_ln74" [gemm_systolic_array.cpp:74]   --->   Operation 52 'add' 'add_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i10 %add_ln74" [gemm_systolic_array.cpp:74]   --->   Operation 53 'zext' 'zext_ln74_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%v20_V_addr_1 = getelementptr i24 %v20_V, i64, i64 %zext_ln74_2" [gemm_systolic_array.cpp:74]   --->   Operation 54 'getelementptr' 'v20_V_addr_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i1.i7, i2 %jj_read, i1, i7 %k" [gemm_systolic_array.cpp:77]   --->   Operation 55 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i10 %tmp_36" [gemm_systolic_array.cpp:77]   --->   Operation 56 'zext' 'zext_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%v21_V_addr = getelementptr i24 %v21_V, i64, i64 %zext_ln77" [gemm_systolic_array.cpp:77]   --->   Operation 57 'getelementptr' 'v21_V_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.54ns)   --->   "%add_ln77 = add i10 %tmp_31, i10 %zext_ln74" [gemm_systolic_array.cpp:77]   --->   Operation 58 'add' 'add_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i10 %add_ln77" [gemm_systolic_array.cpp:77]   --->   Operation 59 'zext' 'zext_ln77_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%v21_V_addr_1 = getelementptr i24 %v21_V, i64, i64 %zext_ln77_1" [gemm_systolic_array.cpp:77]   --->   Operation 60 'getelementptr' 'v21_V_addr_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (1.15ns)   --->   "%v20_V_load = load i10 %v20_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 61 'load' 'v20_V_load' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 62 [2/2] (1.15ns)   --->   "%v20_V_load_1 = load i10 %v20_V_addr_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 62 'load' 'v20_V_load_1' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 63 [2/2] (1.15ns)   --->   "%v21_V_load = load i10 %v21_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 63 'load' 'v21_V_load' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 64 [2/2] (1.15ns)   --->   "%v21_V_load_1 = load i10 %v21_V_addr_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 64 'load' 'v21_V_load_1' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>

State 3 <SV = 2> <Delay = 1.70>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %or_ln74_1, i32, i32" [gemm_systolic_array.cpp:74]   --->   Operation 65 'partselect' 'tmp_34' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %tmp_34, i7 %k" [gemm_systolic_array.cpp:74]   --->   Operation 66 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i10 %tmp_35" [gemm_systolic_array.cpp:74]   --->   Operation 67 'zext' 'zext_ln74_3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%v20_V_addr_2 = getelementptr i24 %v20_V, i64, i64 %zext_ln74_3" [gemm_systolic_array.cpp:74]   --->   Operation 68 'getelementptr' 'v20_V_addr_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.54ns)   --->   "%add_ln74_1 = add i10 %tmp_30, i10 %zext_ln74" [gemm_systolic_array.cpp:74]   --->   Operation 69 'add' 'add_ln74_1' <Predicate = (!icmp_ln71)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln74_4 = zext i10 %add_ln74_1" [gemm_systolic_array.cpp:74]   --->   Operation 70 'zext' 'zext_ln74_4' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%v20_V_addr_3 = getelementptr i24 %v20_V, i64, i64 %zext_ln74_4" [gemm_systolic_array.cpp:74]   --->   Operation 71 'getelementptr' 'v20_V_addr_3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %or_ln77_1, i32, i32" [gemm_systolic_array.cpp:77]   --->   Operation 72 'partselect' 'tmp_37' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %tmp_37, i7 %k" [gemm_systolic_array.cpp:77]   --->   Operation 73 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln77_2 = zext i10 %tmp_38" [gemm_systolic_array.cpp:77]   --->   Operation 74 'zext' 'zext_ln77_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%v21_V_addr_2 = getelementptr i24 %v21_V, i64, i64 %zext_ln77_2" [gemm_systolic_array.cpp:77]   --->   Operation 75 'getelementptr' 'v21_V_addr_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.54ns)   --->   "%add_ln77_1 = add i10 %tmp_32, i10 %zext_ln74" [gemm_systolic_array.cpp:77]   --->   Operation 76 'add' 'add_ln77_1' <Predicate = (!icmp_ln71)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i10 %add_ln77_1" [gemm_systolic_array.cpp:77]   --->   Operation 77 'zext' 'zext_ln77_3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%v21_V_addr_3 = getelementptr i24 %v21_V, i64, i64 %zext_ln77_3" [gemm_systolic_array.cpp:77]   --->   Operation 78 'getelementptr' 'v21_V_addr_3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_3 : Operation 79 [1/2] (1.15ns)   --->   "%v20_V_load = load i10 %v20_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 79 'load' 'v20_V_load' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 80 [1/2] (1.15ns)   --->   "%v20_V_load_1 = load i10 %v20_V_addr_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 80 'load' 'v20_V_load_1' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 81 [2/2] (1.15ns)   --->   "%v20_V_load_2 = load i10 %v20_V_addr_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 81 'load' 'v20_V_load_2' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 82 [2/2] (1.15ns)   --->   "%v20_V_load_3 = load i10 %v20_V_addr_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 82 'load' 'v20_V_load_3' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 83 [1/2] (1.15ns)   --->   "%v21_V_load = load i10 %v21_V_addr" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 83 'load' 'v21_V_load' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 84 [1/2] (1.15ns)   --->   "%v21_V_load_1 = load i10 %v21_V_addr_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 84 'load' 'v21_V_load_1' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 85 [2/2] (1.15ns)   --->   "%v21_V_load_2 = load i10 %v21_V_addr_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 85 'load' 'v21_V_load_2' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 86 [2/2] (1.15ns)   --->   "%v21_V_load_3 = load i10 %v21_V_addr_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 86 'load' 'v21_V_load_3' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>

State 4 <SV = 3> <Delay = 2.37>
ST_4 : Operation 87 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_0_V_V1, i24 %v20_V_load" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 87 'write' 'write_ln108' <Predicate = (!icmp_ln71)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_4 : Operation 88 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_1_V_V2, i24 %v20_V_load_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 88 'write' 'write_ln108' <Predicate = (!icmp_ln71)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_4 : Operation 89 [1/2] (1.15ns)   --->   "%v20_V_load_2 = load i10 %v20_V_addr_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 89 'load' 'v20_V_load_2' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 90 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_2_V_V3, i24 %v20_V_load_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 90 'write' 'write_ln108' <Predicate = (!icmp_ln71)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_4 : Operation 91 [1/2] (1.15ns)   --->   "%v20_V_load_3 = load i10 %v20_V_addr_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 91 'load' 'v20_V_load_3' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 92 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_A_loader_3_V_V4, i24 %v20_V_load_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 92 'write' 'write_ln108' <Predicate = (!icmp_ln71)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_4 : Operation 93 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_0_V_V5, i24 %v21_V_load" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 93 'write' 'write_ln108' <Predicate = (!icmp_ln71)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_4 : Operation 94 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_1_V_V6, i24 %v21_V_load_1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 94 'write' 'write_ln108' <Predicate = (!icmp_ln71)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_4 : Operation 95 [1/2] (1.15ns)   --->   "%v21_V_load_2 = load i10 %v21_V_addr_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 95 'load' 'v21_V_load_2' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 96 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_2_V_V7, i24 %v21_V_load_2" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 96 'write' 'write_ln108' <Predicate = (!icmp_ln71)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_4 : Operation 97 [1/2] (1.15ns)   --->   "%v21_V_load_3 = load i10 %v21_V_addr_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 97 'load' 'v21_V_load_3' <Predicate = (!icmp_ln71)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_4 : Operation 98 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %block_B_loader_3_V_V8, i24 %v21_V_load_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 98 'write' 'write_ln108' <Predicate = (!icmp_ln71)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [gemm_systolic_array.cpp:71]   --->   Operation 99 'br' 'br_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [gemm_systolic_array.cpp:71]   --->   Operation 100 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	wire read on port 'jj' (gemm_systolic_array.cpp:71) [24]  (0 ns)
	fifo write on port 'jj_out' (gemm_systolic_array.cpp:71) [28]  (1.22 ns)

 <State 2>: 1.7ns
The critical path consists of the following:
	'phi' operation ('k', gemm_systolic_array.cpp:71) with incoming values : ('add_ln71', gemm_systolic_array.cpp:71) [51]  (0 ns)
	'add' operation ('add_ln74', gemm_systolic_array.cpp:74) [63]  (0.543 ns)
	'getelementptr' operation ('v20_V_addr_1', gemm_systolic_array.cpp:74) [65]  (0 ns)
	'load' operation ('v20_V_load_1', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108) on array 'v20_V' [88]  (1.16 ns)

 <State 3>: 1.7ns
The critical path consists of the following:
	'add' operation ('add_ln74_1', gemm_systolic_array.cpp:74) [70]  (0.543 ns)
	'getelementptr' operation ('v20_V_addr_3', gemm_systolic_array.cpp:74) [72]  (0 ns)
	'load' operation ('v20_V_load_3', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108) on array 'v20_V' [92]  (1.16 ns)

 <State 4>: 2.37ns
The critical path consists of the following:
	'load' operation ('v20_V_load_2', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108) on array 'v20_V' [90]  (1.16 ns)
	fifo write on port 'block_A_loader_2_V_V3' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108) [91]  (1.22 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
