// Seed: 295123345
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_7;
  wire id_8;
  assign id_7 = id_5 < -1;
  logic id_9;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd16,
    parameter id_5 = 32'd20
) (
    output wire id_0,
    input  tri1 _id_1
    , _id_5,
    output wor  id_2,
    output tri  id_3
);
  wire id_6;
  wire [-1  &&  1  -  1  &&  -1 : ""] id_7;
  wire [1 : id_5] id_8;
  wire id_9;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_9,
      id_6,
      id_8,
      id_6
  );
  wire [id_1 : id_5] id_10;
endmodule
