# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab04_0329.srcs/sources_1/ip/floating_point_0/sim/floating_point_0.vhd" \
"../../../../lab04_0329.srcs/sources_1/ip/floating_point_0/demo_tb/tb_floating_point_0.vhd" \

# Do not sort compile order
nosort
