$version Generated by VerilatedVcd $end
$timescale 1s $end
 $scope module TOP $end
  $var wire 1 # in1 $end
  $var wire 1 $ in0 $end
  $var wire 1 % out $end
  $scope module and_gate $end
   $var wire 1 # in1 $end
   $var wire 1 $ in0 $end
   $var wire 1 % out $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#10
0#
0$
0%
#20
1#
#30
0#
1$
#40
1#
1%
#50
