# Round-robin-arbiter-using-Verilog-HDL
This project involves the design of a round robin arbiter system for 4 masters trying to access a common resource.
