Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b51dddf2fdf94cabbb877b2e33ed353b --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3755] too many parameters for module instance 'tb' [D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sim_1/new/testbench.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "testbench_time_synth.sdf", for root module "testbench/tb".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "testbench_time_synth.sdf", for root module "testbench/tb".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD78
Compiling module xil_defaultlib.IBUF_HD79
Compiling module xil_defaultlib.IBUF_HD80
Compiling module xil_defaultlib.IBUF_HD81
Compiling module xil_defaultlib.IBUF_HD82
Compiling module xil_defaultlib.IBUF_HD83
Compiling module xil_defaultlib.IBUF_HD84
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD85
Compiling module xil_defaultlib.IBUF_HD86
Compiling module xil_defaultlib.IBUF_HD87
Compiling module xil_defaultlib.IBUF_HD88
Compiling module xil_defaultlib.IBUF_HD89
Compiling module xil_defaultlib.IBUF_HD90
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.status_signal
Compiling module simprims_ver.RAMB18E2(DOA_REG=0,DOB_REG=0,REA...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_time_synth
