{
    "vlsi.inputs.sram_parameters": [
        {
            "type": "sram",
            "name": "sram22_512x32m4w32",
            "source": "sram22",
            "depth": "512",
            "width": 32,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 4,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high",
                    "mask port name": "wmask",
                    "mask granularity": 32,
                    "mask port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_64x32m4w32",
            "source": "sram22",
            "depth": "64",
            "width": 32,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 4,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high",
                    "mask port name": "wmask",
                    "mask granularity": 32,
                    "mask port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_512x64m4w8",
            "source": "sram22",
            "depth": "512",
            "width": 64,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 4,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high",
                    "mask port name": "wmask",
                    "mask granularity": 8,
                    "mask port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_512x32m4w8",
            "source": "sram22",
            "depth": "512",
            "width": 32,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 4,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high",
                    "mask port name": "wmask",
                    "mask granularity": 8,
                    "mask port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_64x24m4w24",
            "source": "sram22",
            "depth": "64",
            "width": 24,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 4,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high",
                    "mask port name": "wmask",
                    "mask granularity": 24,
                    "mask port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_256x32m4w8",
            "source": "sram22",
            "depth": "256",
            "width": 32,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 4,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high",
                    "mask port name": "wmask",
                    "mask granularity": 8,
                    "mask port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_64x4m4w2",
            "source": "sram22",
            "depth": "64",
            "width": 4,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 4,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high",
                    "mask port name": "wmask",
                    "mask granularity": 2,
                    "mask port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_2048x32m8w8",
            "source": "sram22",
            "depth": "2048",
            "width": 32,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 8,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high",
                    "mask port name": "wmask",
                    "mask granularity": 8,
                    "mask port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_1024x32m8w32",
            "source": "sram22",
            "depth": "1024",
            "width": 32,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 8,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high",
                    "mask port name": "wmask",
                    "mask granularity": 32,
                    "mask port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_1024x32m8w8",
            "source": "sram22",
            "depth": "1024",
            "width": 32,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 8,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high",
                    "mask port name": "wmask",
                    "mask granularity": 8,
                    "mask port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_64x32m4w8",
            "source": "sram22",
            "depth": "64",
            "width": 32,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 4,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high",
                    "mask port name": "wmask",
                    "mask granularity": 8,
                    "mask port polarity": "active high"
                }
            ]
        }
    ],
    "technology.sky130.sky130A": "/home/urosdeljanin/open_pdks/sky130/sky130A/",
    "technology.sky130.sram22_sky130_macros": "/home/urosdeljanin/sram22_sky130_macros",
    "vlsi.inputs.mmmc_corners": [
        {
            "name": "ss_100C_1v60",
            "type": "setup",
            "voltage": "1.60 V",
            "temp": "100 C"
        },
        {
            "name": "ff_n40C_1v95",
            "type": "hold",
            "voltage": "1.95 V",
            "temp": "-40 C"
        }
    ],
    "vlsi.inputs.supplies.VDD": "1.8 V",
    "vlsi.inputs.power_spec_mode": "auto",
    "vlsi.inputs.power_spec_type": "cpf",
    "vlsi.core.technology": "hammer.technology.sky130",
    "vlsi.core.sim_tool": "hammer.sim.questa",
    "vlsi.core.synthesis_tool": "hammer.synthesis.yosys",
    "vlsi.core.par_tool": "hammer.par.openroad",
    "vlsi.core.power_tool": "hammer.power.voltus",
    "vlsi.core.timing_tool": "hammer.timing.openroad",
    "vlsi.core.drc_tool": "hammer.drc.klayout",
    "vlsi.core.lvs_tool": "hammer.lvs.netgen",
    "vlsi.core.sram_generator_tool": "hammer.technology.sky130.sram_compiler",
    "vlsi.core.build_system": "make",
    "vlsi.core.max_threads": 4,
    "par.inputs.gds_merge": true,
    "par.power_straps_mode": "generate",
    "par.generate_power_straps_method": "by_tracks",
    "par.blockage_spacing": 2.0,
    "par.blockage_spacing_top_layer": "met3",
    "par.generate_power_straps_options.by_tracks.strap_layers": [
        "met2",
        "met3",
        "met4",
        "met5"
    ],
    "par.generate_power_straps_options.by_tracks.blockage_spacing_met2": 4.0,
    "par.generate_power_straps_options.by_tracks.track_width": 6,
    "par.generate_power_straps_options.by_tracks.track_width_met5": 2,
    "par.generate_power_straps_options.by_tracks.track_spacing": 1,
    "par.generate_power_straps_options.by_tracks.track_start": 10,
    "par.generate_power_straps_options.by_tracks.track_start_met5": 1,
    "par.generate_power_straps_options.by_tracks.power_utilization": 0.2,
    "par.generate_power_straps_options.by_tracks.power_utilization_met2": 0.05,
    "par.generate_power_straps_options.by_tracks.power_utilization_met5": 0.5,
    "synthesis.yosys.yosys_bin": "/home/urosdeljanin/.conda-yosys/bin/yosys",
    "par.openroad.openroad_bin": "/home/urosdeljanin/.conda-openroad/bin/openroad",
    "par.openroad.klayout_bin": "/home/urosdeljanin/.conda-klayout/bin/klayout",
    "drc.klayout.klayout_bin": "/home/urosdeljanin/.conda-klayout/bin/klayout",
    "drc.magic.magic_bin": "/home/urosdeljanin/.conda-signoff/bin/magic",
    "lvs.netgen.netgen_bin": "/home/urosdeljanin/.conda-signoff/bin/netgen",
    "synthesis.outputs.output_files": [
        "/home/urosdeljanin/digel-asic-project-fa24/picosoc/build/syn-rundir/digel_soc.mapped.v"
    ],
    "synthesis.inputs.input_files": [
        "wave_gen.v",
        "digel_soc.v",
        "simpleuart.v",
        "spimemio.v",
        "picosoc.v",
        "../picorv32.v"
    ],
    "synthesis.inputs.top_module": "digel_soc",
    "synthesis.outputs.sdc": "/home/urosdeljanin/digel-asic-project-fa24/picosoc/build/syn-rundir/digel_soc.mapped.sdc",
    "synthesis.outputs.seq_cells": "/home/urosdeljanin/digel-asic-project-fa24/picosoc/build/syn-rundir/find_regs_cells.json",
    "synthesis.outputs.all_regs": "/home/urosdeljanin/digel-asic-project-fa24/picosoc/build/syn-rundir/find_regs_paths.json",
    "synthesis.outputs.sdf_file": "",
    "sim.inputs.input_files": [
        "/home/urosdeljanin/digel-asic-project-fa24/picosoc/build/syn-rundir/digel_soc.mapped.v"
    ],
    "sim.inputs.input_files_meta": "append",
    "sim.inputs.top_module": "digel_soc",
    "sim.inputs.all_regs": "/home/urosdeljanin/digel-asic-project-fa24/picosoc/build/syn-rundir/find_regs_paths.json",
    "sim.inputs.seq_cells": "/home/urosdeljanin/digel-asic-project-fa24/picosoc/build/syn-rundir/find_regs_cells.json",
    "sim.inputs.sdf_file": "",
    "sim.inputs.level": "syn"
}