<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_d_m_a___type_def" xml:lang="en-US">
<title>DMA_TypeDef Struct Reference</title>
<indexterm><primary>DMA_TypeDef</primary></indexterm>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_m_a___type_def_1a5cdef358e9e95b570358e1f6a3a7f492">LISR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_m_a___type_def_1a6fe40f7ac1a18c2726b328b5ec02b262">HISR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_m_a___type_def_1ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_m_a___type_def_1ac55c27aeea4107813c1e7da3fcf46961">HIFCR</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_d_m_a___type_def_1ac55c27aeea4107813c1e7da3fcf46961"/><section>
    <title>HIFCR</title>
<indexterm><primary>HIFCR</primary><secondary>DMA_TypeDef</secondary></indexterm>
<indexterm><primary>DMA_TypeDef</primary><secondary>HIFCR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t HIFCR</computeroutput></para>
<para>DMA high interrupt flag clear register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_struct_d_m_a___type_def_1a6fe40f7ac1a18c2726b328b5ec02b262"/><section>
    <title>HISR</title>
<indexterm><primary>HISR</primary><secondary>DMA_TypeDef</secondary></indexterm>
<indexterm><primary>DMA_TypeDef</primary><secondary>HISR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t HISR</computeroutput></para>
<para>DMA high interrupt status register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_struct_d_m_a___type_def_1ac4f7bf4cb172024bfc940c00167cd04e"/><section>
    <title>LIFCR</title>
<indexterm><primary>LIFCR</primary><secondary>DMA_TypeDef</secondary></indexterm>
<indexterm><primary>DMA_TypeDef</primary><secondary>LIFCR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t LIFCR</computeroutput></para>
<para>DMA low interrupt flag clear register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_struct_d_m_a___type_def_1a5cdef358e9e95b570358e1f6a3a7f492"/><section>
    <title>LISR</title>
<indexterm><primary>LISR</primary><secondary>DMA_TypeDef</secondary></indexterm>
<indexterm><primary>DMA_TypeDef</primary><secondary>LISR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t LISR</computeroutput></para>
<para>DMA low interrupt status register, Address offset: 0x00 </para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
CUBE_IDE/VGA/Core/Inc/<link linkend="_stm32f4xx_8h">stm32f4xx.h</link></section>
</section>
