riscq_ram.v,verilog,xil_defaultlib,../../../../../ip_repos/riscq_ram/sim/riscq_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
