<stg><name>kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4</name>


<trans_list>

<trans id="148" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %w = alloca i32 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten3054 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten3054"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten3082 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten3082"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %indvar_flatten3122 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten3122"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %afterAct2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %afterAct2

]]></Node>
<StgValue><ssdm name="afterAct2_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:8 %sext_ln511_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln511

]]></Node>
<StgValue><ssdm name="sext_ln511_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:9 %sext_ln511_cast = sext i62 %sext_ln511_read

]]></Node>
<StgValue><ssdm name="sext_ln511_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i16 0, i16 %indvar_flatten3122

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i3 0, i3 %n

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i14 0, i14 %indvar_flatten3082

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i8 0, i8 %c

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i6 0, i6 %indvar_flatten3054

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i3 0, i3 %h

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i3 0, i3 %w

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %for.body15.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body15.i:1 %c_1 = load i8 %c

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body15.i:3 %indvar_flatten3122_load = load i16 %indvar_flatten3122

]]></Node>
<StgValue><ssdm name="indvar_flatten3122_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="8">
<![CDATA[
for.body15.i:8 %zext_ln513_1 = zext i8 %c_1

]]></Node>
<StgValue><ssdm name="zext_ln513_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body15.i:9 %empty = mul i14 %zext_ln513_1, i14 49

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body15.i:17 %icmp_ln511 = icmp_eq  i16 %indvar_flatten3122_load, i16 47040

]]></Node>
<StgValue><ssdm name="icmp_ln511"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body15.i:18 %add_ln511 = add i16 %indvar_flatten3122_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln511"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body15.i:19 %br_ln511 = br i1 %icmp_ln511, void %for.inc64.loopexit.i, void %_Z11compute_actPfS_Pii.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln511"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc64.loopexit.i:1 %indvar_flatten3054_load = load i6 %indvar_flatten3054

]]></Node>
<StgValue><ssdm name="indvar_flatten3054_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc64.loopexit.i:2 %indvar_flatten3082_load = load i14 %indvar_flatten3082

]]></Node>
<StgValue><ssdm name="indvar_flatten3082_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc64.loopexit.i:5 %icmp_ln513 = icmp_eq  i14 %indvar_flatten3082_load, i14 11760

]]></Node>
<StgValue><ssdm name="icmp_ln513"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc64.loopexit.i:6 %select_ln513 = select i1 %icmp_ln513, i8 0, i8 %c_1

]]></Node>
<StgValue><ssdm name="select_ln513"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.loopexit.i:13 %xor_ln513 = xor i1 %icmp_ln513, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln513"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64.loopexit.i:16 %icmp_ln515 = icmp_eq  i6 %indvar_flatten3054_load, i6 49

]]></Node>
<StgValue><ssdm name="icmp_ln515"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.loopexit.i:17 %and_ln513_1 = and i1 %icmp_ln515, i1 %xor_ln513

]]></Node>
<StgValue><ssdm name="and_ln513_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc64.loopexit.i:19 %add_ln513 = add i8 %select_ln513, i8 1

]]></Node>
<StgValue><ssdm name="add_ln513"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.loopexit.i:21 %or_ln513 = or i1 %and_ln513_1, i1 %icmp_ln513

]]></Node>
<StgValue><ssdm name="or_ln513"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="8">
<![CDATA[
for.inc64.loopexit.i:23 %zext_ln513_3 = zext i8 %add_ln513

]]></Node>
<StgValue><ssdm name="zext_ln513_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc64.loopexit.i:24 %p_mid13066 = mul i14 %zext_ln513_3, i14 49

]]></Node>
<StgValue><ssdm name="p_mid13066"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc64.loopexit.i:34 %select_ln513_6 = select i1 %and_ln513_1, i8 %add_ln513, i8 %select_ln513

]]></Node>
<StgValue><ssdm name="select_ln513_6"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64.loopexit.i:72 %add_ln515_1 = add i6 %indvar_flatten3054_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln515_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc64.loopexit.i:73 %select_ln515_3 = select i1 %or_ln513, i6 1, i6 %add_ln515_1

]]></Node>
<StgValue><ssdm name="select_ln515_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc64.loopexit.i:74 %add_ln513_1 = add i14 %indvar_flatten3082_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln513_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc64.loopexit.i:75 %select_ln513_7 = select i1 %icmp_ln513, i14 1, i14 %add_ln513_1

]]></Node>
<StgValue><ssdm name="select_ln513_7"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc64.loopexit.i:76 %store_ln517 = store i16 %add_ln511, i16 %indvar_flatten3122

]]></Node>
<StgValue><ssdm name="store_ln517"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc64.loopexit.i:78 %store_ln517 = store i14 %select_ln513_7, i14 %indvar_flatten3082

]]></Node>
<StgValue><ssdm name="store_ln517"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc64.loopexit.i:79 %store_ln517 = store i8 %select_ln513_6, i8 %c

]]></Node>
<StgValue><ssdm name="store_ln517"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc64.loopexit.i:80 %store_ln517 = store i6 %select_ln515_3, i6 %indvar_flatten3054

]]></Node>
<StgValue><ssdm name="store_ln517"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body15.i:9 %empty = mul i14 %zext_ln513_1, i14 49

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc64.loopexit.i:24 %p_mid13066 = mul i14 %zext_ln513_3, i14 49

]]></Node>
<StgValue><ssdm name="p_mid13066"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body15.i:2 %n_1 = load i3 %n

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="3">
<![CDATA[
for.body15.i:6 %zext_ln513 = zext i3 %n_1

]]></Node>
<StgValue><ssdm name="zext_ln513"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body15.i:7 %mul_ln513 = mul i16 %zext_ln513, i16 11760

]]></Node>
<StgValue><ssdm name="mul_ln513"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body15.i:9 %empty = mul i14 %zext_ln513_1, i14 49

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
<literal name="and_ln513_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="14">
<![CDATA[
for.body15.i:10 %p_cast25 = zext i14 %empty

]]></Node>
<StgValue><ssdm name="p_cast25"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
<literal name="and_ln513_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body15.i:11 %empty_95 = add i16 %p_cast25, i16 %mul_ln513

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc64.loopexit.i:7 %add_ln511_1 = add i3 %n_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln511_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="3">
<![CDATA[
for.inc64.loopexit.i:8 %zext_ln513_2 = zext i3 %add_ln511_1

]]></Node>
<StgValue><ssdm name="zext_ln513_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc64.loopexit.i:9 %mul_ln513_1 = mul i16 %zext_ln513_2, i16 11760

]]></Node>
<StgValue><ssdm name="mul_ln513_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="and_ln513_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc64.loopexit.i:10 %select_ln513_1 = select i1 %icmp_ln513, i16 %mul_ln513_1, i16 %mul_ln513

]]></Node>
<StgValue><ssdm name="select_ln513_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc64.loopexit.i:18 %select_ln511 = select i1 %icmp_ln513, i3 %add_ln511_1, i3 %n_1

]]></Node>
<StgValue><ssdm name="select_ln511"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc64.loopexit.i:24 %p_mid13066 = mul i14 %zext_ln513_3, i14 49

]]></Node>
<StgValue><ssdm name="p_mid13066"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="and_ln513_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="14">
<![CDATA[
for.inc64.loopexit.i:25 %p_cast25_mid1 = zext i14 %p_mid13066

]]></Node>
<StgValue><ssdm name="p_cast25_mid1"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="and_ln513_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc64.loopexit.i:26 %p_mid13068 = add i16 %p_cast25_mid1, i16 %select_ln513_1

]]></Node>
<StgValue><ssdm name="p_mid13068"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc64.loopexit.i:77 %store_ln517 = store i3 %select_ln511, i3 %n

]]></Node>
<StgValue><ssdm name="store_ln517"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body15.i:0 %h_1 = load i3 %h

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body15.i:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.body15.i:5 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln511_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
<literal name="and_ln513_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body15.i:11 %empty_95 = add i16 %p_cast25, i16 %mul_ln513

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="3">
<![CDATA[
for.body15.i:12 %zext_ln515 = zext i3 %h_1

]]></Node>
<StgValue><ssdm name="zext_ln515"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.body15.i:13 %p_shl7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %h_1, i3 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="6">
<![CDATA[
for.body15.i:14 %p_shl15_cast = zext i6 %p_shl7

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body15.i:15 %empty_96 = sub i7 %p_shl15_cast, i7 %zext_ln515

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body15.i:16 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc64.loopexit.i:0 %w_load = load i3 %w

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="and_ln513_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc64.loopexit.i:11 %select_ln513_2 = select i1 %icmp_ln513, i16 %mul_ln513_1, i16 %empty_95

]]></Node>
<StgValue><ssdm name="select_ln513_2"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc64.loopexit.i:14 %icmp_ln517 = icmp_eq  i3 %w_load, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln517"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.loopexit.i:15 %and_ln513 = and i1 %icmp_ln517, i1 %xor_ln513

]]></Node>
<StgValue><ssdm name="and_ln513"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc64.loopexit.i:22 %select_ln513_3 = select i1 %or_ln513, i3 0, i3 %h_1

]]></Node>
<StgValue><ssdm name="select_ln513_3"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
<literal name="and_ln513_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc64.loopexit.i:26 %p_mid13068 = add i16 %p_cast25_mid1, i16 %select_ln513_1

]]></Node>
<StgValue><ssdm name="p_mid13068"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc64.loopexit.i:27 %select_ln513_4 = select i1 %and_ln513_1, i16 %p_mid13068, i16 %select_ln513_2

]]></Node>
<StgValue><ssdm name="select_ln513_4"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="17" op_0_bw="16">
<![CDATA[
for.inc64.loopexit.i:28 %zext_ln513_4 = zext i16 %select_ln513_4

]]></Node>
<StgValue><ssdm name="zext_ln513_4"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc64.loopexit.i:29 %select_ln513_5 = select i1 %or_ln513, i7 0, i7 %empty_96

]]></Node>
<StgValue><ssdm name="select_ln513_5"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.loopexit.i:31 %xor_ln513_1 = xor i1 %icmp_ln515, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln513_1"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.loopexit.i:32 %or_ln513_1 = or i1 %icmp_ln513, i1 %xor_ln513_1

]]></Node>
<StgValue><ssdm name="or_ln513_1"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.loopexit.i:33 %and_ln513_2 = and i1 %and_ln513, i1 %or_ln513_1

]]></Node>
<StgValue><ssdm name="and_ln513_2"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc64.loopexit.i:35 %add_ln515 = add i3 %select_ln513_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln515"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.loopexit.i:37 %or_ln515 = or i1 %and_ln513_2, i1 %and_ln513_1

]]></Node>
<StgValue><ssdm name="or_ln515"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.loopexit.i:38 %or_ln515_1 = or i1 %or_ln515, i1 %icmp_ln513

]]></Node>
<StgValue><ssdm name="or_ln515_1"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc64.loopexit.i:39 %select_ln515 = select i1 %or_ln515_1, i3 0, i3 %w_load

]]></Node>
<StgValue><ssdm name="select_ln515"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="3">
<![CDATA[
for.inc64.loopexit.i:40 %zext_ln515_1 = zext i3 %add_ln515

]]></Node>
<StgValue><ssdm name="zext_ln515_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc64.loopexit.i:41 %p_shl15_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln515, i3 0

]]></Node>
<StgValue><ssdm name="p_shl15_mid1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="6">
<![CDATA[
for.inc64.loopexit.i:42 %p_shl15_cast_mid1 = zext i6 %p_shl15_mid1

]]></Node>
<StgValue><ssdm name="p_shl15_cast_mid1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc64.loopexit.i:43 %p_mid13052 = sub i7 %p_shl15_cast_mid1, i7 %zext_ln515_1

]]></Node>
<StgValue><ssdm name="p_mid13052"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc64.loopexit.i:44 %select_ln515_1 = select i1 %and_ln513_2, i7 %p_mid13052, i7 %select_ln513_5

]]></Node>
<StgValue><ssdm name="select_ln515_1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc64.loopexit.i:46 %select_ln515_2 = select i1 %and_ln513_2, i3 %add_ln515, i3 %select_ln513_3

]]></Node>
<StgValue><ssdm name="select_ln515_2"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="3">
<![CDATA[
for.inc64.loopexit.i:48 %zext_ln519 = zext i3 %select_ln515

]]></Node>
<StgValue><ssdm name="zext_ln519"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.loopexit.i:49 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc64.loopexit.i:51 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_read, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="23" op_0_bw="32">
<![CDATA[
for.inc64.loopexit.i:52 %trunc_ln519 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln519"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc64.loopexit.i:58 %add_ln520_2 = add i7 %select_ln515_1, i7 %zext_ln519

]]></Node>
<StgValue><ssdm name="add_ln520_2"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="7">
<![CDATA[
for.inc64.loopexit.i:59 %sext_ln520 = sext i7 %add_ln520_2

]]></Node>
<StgValue><ssdm name="sext_ln520"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc64.loopexit.i:60 %add_ln520_1 = add i17 %sext_ln520, i17 %zext_ln513_4

]]></Node>
<StgValue><ssdm name="add_ln520_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
for.inc64.loopexit.i:61 %tmp_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln520_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="19">
<![CDATA[
for.inc64.loopexit.i:62 %sext_ln520_1 = sext i19 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln520_1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc64.loopexit.i:63 %add_ln520 = add i64 %sext_ln520_1, i64 %afterAct2_read

]]></Node>
<StgValue><ssdm name="add_ln520"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc64.loopexit.i:64 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln520, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="62">
<![CDATA[
for.inc64.loopexit.i:65 %sext_ln522 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln522"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc64.loopexit.i:66 %gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln522

]]></Node>
<StgValue><ssdm name="gmem_addr_16"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc64.loopexit.i:71 %add_ln517 = add i3 %select_ln515, i3 1

]]></Node>
<StgValue><ssdm name="add_ln517"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc64.loopexit.i:81 %store_ln517 = store i3 %select_ln515_2, i3 %h

]]></Node>
<StgValue><ssdm name="store_ln517"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc64.loopexit.i:82 %store_ln517 = store i3 %add_ln517, i3 %w

]]></Node>
<StgValue><ssdm name="store_ln517"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
for.inc64.loopexit.i:50 %bitcast_ln519 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln519"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc64.loopexit.i:53 %icmp_ln519 = icmp_ne  i8 %tmp_5, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln519"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc64.loopexit.i:54 %icmp_ln519_1 = icmp_eq  i23 %trunc_ln519, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln519_1"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.loopexit.i:55 %or_ln519 = or i1 %icmp_ln519_1, i1 %icmp_ln519

]]></Node>
<StgValue><ssdm name="or_ln519"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc64.loopexit.i:56 %tmp_6 = fcmp_olt  i32 %bitcast_ln519, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc64.loopexit.i:57 %and_ln519 = and i1 %or_ln519, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln519"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc64.loopexit.i:67 %select_ln519 = select i1 %and_ln519, i32 0, i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="select_ln519"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc64.loopexit.i:68 %gmem_addr_16_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_16_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="132" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc64.loopexit.i:69 %write_ln522 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_16, i32 %select_ln519, i4 15

]]></Node>
<StgValue><ssdm name="write_ln522"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="133" st_id="8" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc64.loopexit.i:70 %gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="134" st_id="9" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc64.loopexit.i:70 %gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="135" st_id="10" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc64.loopexit.i:70 %gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_resp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="136" st_id="11" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc64.loopexit.i:70 %gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_resp"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0">
<![CDATA[
_Z11compute_actPfS_Pii.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc64.loopexit.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc64.loopexit.i:4 %empty_97 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 47040, i64 47040, i64 47040

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc64.loopexit.i:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc64.loopexit.i:20 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_513_2_VITIS_LOOP_515_3_VITIS_LOOP_517_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc64.loopexit.i:30 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc64.loopexit.i:36 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_515_3_VITIS_LOOP_517_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc64.loopexit.i:45 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc64.loopexit.i:47 %specloopname_ln517 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln517"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc64.loopexit.i:70 %gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_resp"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
for.inc64.loopexit.i:83 %br_ln517 = br void %for.body15.i

]]></Node>
<StgValue><ssdm name="br_ln517"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
