CORE buechi
../../verilog/SVA/cover2.sv
--buechi --bound 10 --numbered-trace
^\[main\.p0\] cover main\.counter == 1: PROVED$
^Trace with 2 states:$
^main\.counter@0 = 0$
^main\.counter@1 = 1$
^\[main\.p1\] cover main\.counter == 100: REFUTED up to bound 10$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
