{"cursor":"14442","size":15,"audio":[],"currentlang":"en","article":"A 'translation lookaside buffer' ('TLB') is a cache that memory management\nhardware uses to improve virtual address translation speed. All current\ndesktop, laptop, and server processors use a TLB to map virtual and physical\naddress spaces, and it is nearly always present in any hardware which utilizes\nvirtual memory.\n\nThe TLB is typically implemented as content-addressable memory (CAM). The CAM\nsearch key is the virtual address and the search result is a physical address.\nIf the requested address is present in the TLB, the CAM search yields a match\nquickly and the retrieved physical address can be used to access memory. This is\ncalled a TLB hit. If the requested address is not in the TLB, it is a miss, and\nthe translation proceeds by looking up the page table in a process called a page\nwalk. The page walk is an expensive process, as it involves reading the contents\nof multiple memory locations and using them to compute the physical address.\nAfter the physical address is determined by the page walk, the virtual address\nto physical address mapping is entered into the TLB.\n","linknr":301,"url":"Translation_Lookaside_Buffer","recorded":1375054873,"links":["/w/index.php?title=Translation_lookaside_buffer&action=edit","/w/index.php?title=Translation_lookaside_buffer&action=edit","//bits.wikimedia.org/favicon/wikipedia.ico","/w/opensearch_desc.php","//en.wikipedia.org/w/api.php?action=rsd","//creativecommons.org/licenses/by-sa/3.0/","/w/index.php?title=Special:RecentChanges&feed=atom","/wiki/Translation_lookaside_buffer","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=ext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cteahouse%7Cext.rtlcite%2Cwikihiero%7Cext.uls.nojs%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmw.PopUpMediaTransform%7Cskins.vector&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=startup&only=scripts&skin=vector&*","//bits.wikimedia.org/geoiplookup","//meta.wikimedia.org","/w/index.php?title=Translation_Lookaside_Buffer&redirect=no","#mw-navigation","#p-search","/wiki/Cache_(computing)","/wiki/Memory_management_unit","/wiki/Virtual_address_space","/wiki/Physical_address","/wiki/Virtual_memory","/wiki/Content-addressable_memory","/wiki/Page_table","#Overview","#Implications_for_performance","#Multiple_TLBs","#TLB_miss_handling","#Typical_TLB","#Context_switch","#Virtualization_and_x86_TLB","#References","#See_also","/w/index.php?title=Translation_lookaside_buffer&action=edit&section=1","/wiki/Page_table","/wiki/Physical_address","/wiki/Virtual_memory","/wiki/Page_table","/wiki/Page_table","/wiki/CPU_cache","/wiki/Primary_storage","/wiki/Context_switch","/wiki/Multiprocessing","/wiki/Harvard_architecture","/wiki/Virtual_memory","/wiki/CPU_cache#Address_translation","/w/index.php?title=Translation_lookaside_buffer&action=edit&section=2","/w/index.php?title=Translation_lookaside_buffer&action=edit&section=3","/wiki/Intel","/wiki/Nehalem_(microarchitecture)","#cite_note-1","#cite_note-2","#cite_note-3","/w/index.php?title=Translation_lookaside_buffer&action=edit&section=4","/wiki/Page_table","/wiki/Control_register#CR3","/wiki/X86","/wiki/Page_fault","/wiki/Exception_handling","/wiki/Operating_system","/wiki/Page_fault","/wiki/Instruction_Set","#cite_note-4","/wiki/MIPS_architecture","#cite_note-5","/wiki/SPARC_V9","#cite_note-6","#cite_note-7","/wiki/Itanium","#cite_note-8","/wiki/DEC_Alpha","/wiki/PALcode","#cite_note-9","/w/index.php?title=Translation_lookaside_buffer&action=edit&section=5","#cite_note-typical-10","//upload.wikimedia.org/math/8/4/d/84ddcd31e5190414aca4b8549ab7f823.png","/w/index.php?title=Translation_lookaside_buffer&action=edit&section=6","/wiki/Context_switch","/wiki/Alpha_21264","/wiki/Intel_Pentium_Pro","/wiki/Control_register#CR4","/wiki/Intel_80386","/wiki/Intel_80486","/wiki/ARM_architecture","/w/index.php?title=Translation_lookaside_buffer&action=edit&section=7","#cite_note-11","#cite_note-12","/wiki/Intel","/wiki/Nehalem_(microarchitecture)","#cite_note-13","/wiki/AMD","/wiki/Secure_Virtual_Machine","#cite_note-14","/w/index.php?title=Translation_lookaside_buffer&action=edit&section=8","#cite_ref-1","http://www.realworldtech.com/page.cfm?ArticleID=RWT040208182719&p=4","#cite_ref-2","http://www.tomshardware.com/reviews/Intel-i7-nehalem-cpu,2041-11.html","/wiki/Tom%27s_Hardware","#cite_ref-3","http://www.realworldtech.com/page.cfm?ArticleID=RWT040208182719&p=8","#cite_ref-4","#cite_ref-5","http://www.eecs.harvard.edu/~mdw/course/cs161/handouts/mips.html","#cite_ref-6","http://www.sparc.org/standards/SPARCV9.pdf","/wiki/Prentice_Hall","#cite_ref-7","/wiki/Sun_Microsystems","http://opensparc-t1.sunsource.net/specs/UA2005-current-draft-HP-EXT.pdf","#cite_ref-8","http://www.informit.com/articles/article.aspx?p=29961&seqNum=4","#cite_ref-9","/wiki/Compaq_Computer_Corporation","http://h18000.www1.hp.com/alphaserver/technology/literature/alphaahb.pdf","#cite_ref-typical_10-0","/wiki/International_Standard_Book_Number","/wiki/Special:BookSources/978-0-12-374493-7","#cite_ref-11","/wiki/Intel_Technology_Journal","#cite_ref-12","#cite_ref-13","#cite_ref-14","/wiki/AMD","/wiki/Secure_Virtual_Machine","http://www.wipo.int/pctdb/en/wo.jsp?wo=2007073624&IA=WO2007073624&DISPLAY=CLAIMS","/w/index.php?title=Translation_lookaside_buffer&action=edit&section=9","/wiki/Memory_management","/wiki/Paging","/wiki/Template:CPU_technologies","/wiki/Template_talk:CPU_technologies","//en.wikipedia.org/w/index.php?title=Template:CPU_technologies&action=edit","/wiki/Central_processing_unit","/wiki/Computer_architecture","/wiki/Harvard_architecture","/wiki/Modified_Harvard_architecture","/wiki/Von_Neumann_architecture","/wiki/Dataflow_architecture","/wiki/Comparison_of_CPU_architectures","/wiki/Instruction_set","/wiki/Application_Specific_Instruction_Set_Processor","/wiki/Complex_instruction_set_computing","/wiki/Explicit_Data_Graph_Execution","/wiki/Explicitly_parallel_instruction_computing","/wiki/Minimal_instruction_set_computer","/wiki/One_instruction_set_computer","/wiki/Reduced_instruction_set_computing","/wiki/Very_long_instruction_word","/wiki/No_instruction_set_computing","/wiki/Zero_instruction_set_computer","/wiki/Word_(computer_architecture)","/wiki/1-bit_architecture","/wiki/4-bit","/wiki/8-bit","/wiki/Word_(computer_architecture)#Table_of_word_sizes","/wiki/Ferranti_Mercury","/wiki/12-bit","/wiki/Apollo_Guidance_Computer","/wiki/16-bit","/wiki/18-bit","/wiki/Z3_(computer)","/wiki/24-bit","/wiki/UNIVAC_III","/wiki/Saturn_Launch_Vehicle_Digital_Computer","/wiki/D-17B","/wiki/31-bit","/wiki/32-bit","/wiki/ZEBRA_(computer)","/wiki/Fast_Universal_Digital_Computer_M-2","/wiki/36-bit","/wiki/Word_(computer_architecture)#Table_of_word_sizes","/wiki/IAS_machine","/wiki/48-bit","/wiki/Atanasoff%E2%80%93Berry_Computer","/wiki/60-bit","/wiki/64-bit_computing","/wiki/128-bit","/wiki/256-bit","/wiki/512-bit","/wiki/Word_(computer_architecture)","/wiki/Pipeline_(computing)","/wiki/Instruction_pipeline","/wiki/Out-of-order_execution","/wiki/Branch_predictor","/wiki/Register_renaming","/wiki/Speculative_execution","/wiki/Hazard_(computer_architecture)","/wiki/Bubble_(computing)","/wiki/Parallel_computing","/wiki/Bit-level_parallelism","/wiki/Instruction-level_parallelism","/wiki/Scalar_processor","/wiki/Superscalar","/wiki/Data_parallelism","/wiki/Vector_processor","/wiki/Task_parallelism","/wiki/Thread_(computing)","/wiki/Multithreading_(computer_architecture)","/wiki/Simultaneous_multithreading","/wiki/Hyper-threading","/wiki/Super-threading","/wiki/Flynn%27s_taxonomy","/wiki/SISD","/wiki/SIMD","/wiki/MISD","/wiki/MIMD","/wiki/SPMD","/wiki/Digital_signal_processor","/wiki/Microcontroller","/wiki/System_on_a_chip","/wiki/Cellular_architecture","/wiki/Arithmetic_logic_unit","/wiki/Barrel_shifter","/wiki/Floating-point_unit","/wiki/Back-side_bus","/wiki/Multiplexer","/wiki/Demultiplexer","/wiki/Processor_register","/wiki/Memory_management_unit","/wiki/CPU_cache","/wiki/Register_file","/wiki/Microcode","/wiki/Control_unit","/wiki/Clock_rate","/wiki/Power_management","/wiki/Advanced_power_management","/wiki/Advanced_Configuration_and_Power_Interface","/wiki/Dynamic_frequency_scaling","/wiki/Dynamic_voltage_scaling","/wiki/Clock_gating","//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","http://en.wikipedia.org/w/index.php?title=Translation_lookaside_buffer&oldid=556895262","/wiki/Help:Categories","/wiki/Category:Virtual_memory","/wiki/Category:Computer_memory","/wiki/Category:Central_processing_unit","/wiki/Category:Use_dmy_dates_from_September_2010","/w/index.php?title=Special:UserLogin&returnto=Translation+lookaside+buffer&type=signup","/w/index.php?title=Special:UserLogin&returnto=Translation+lookaside+buffer","/wiki/Translation_lookaside_buffer","/wiki/Talk:Translation_lookaside_buffer","#","/wiki/Translation_lookaside_buffer","/w/index.php?title=Translation_lookaside_buffer&action=edit","/w/index.php?title=Translation_lookaside_buffer&action=history","#","/w/index.php","//bits.wikimedia.org/static-1.22wmf10/skins/vector/images/search-ltr.png?303-4","/wiki/Main_Page","/wiki/Main_Page","/wiki/Portal:Contents","/wiki/Portal:Featured_content","/wiki/Portal:Current_events","/wiki/Special:Random","//donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&utm_medium=sidebar&utm_campaign=C13_en.wikipedia.org&uselang=en","/wiki/Help:Contents","/wiki/Wikipedia:About","/wiki/Wikipedia:Community_portal","/wiki/Special:RecentChanges","//en.wikipedia.org/wiki/Wikipedia:Contact_us","/wiki/Special:WhatLinksHere/Translation_lookaside_buffer","/wiki/Special:RecentChangesLinked/Translation_lookaside_buffer","/wiki/Wikipedia:File_Upload_Wizard","/wiki/Special:SpecialPages","/w/index.php?title=Translation_lookaside_buffer&oldid=556895262","/w/index.php?title=Translation_lookaside_buffer&action=info","//www.wikidata.org/wiki/Q1071403","/w/index.php?title=Special:Cite&page=Translation_lookaside_buffer&id=556895262","/w/index.php?title=Special:Book&bookcmd=book_creator&referer=Translation+lookaside+buffer","/w/index.php?title=Special:Book&bookcmd=render_article&arttitle=Translation+lookaside+buffer&oldid=556895262&writer=rl","/w/index.php?title=Translation_lookaside_buffer&printable=yes","//cs.wikipedia.org/wiki/Translation_Lookaside_Buffer","//de.wikipedia.org/wiki/Translation_Lookaside_Buffer","//es.wikipedia.org/wiki/Translation_Lookaside_Buffer","//fa.wikipedia.org/wiki/%D8%AA%DB%8C%E2%80%8C%D8%A7%D9%84%E2%80%8C%D8%A8%DB%8C","//fr.wikipedia.org/wiki/Translation_Lookaside_Buffer","//ko.wikipedia.org/wiki/%EB%B3%80%ED%99%98_%EC%83%89%EC%9D%B8_%EB%B2%84%ED%8D%BC","//it.wikipedia.org/wiki/Translation_Lookaside_Buffer","//nl.wikipedia.org/wiki/Translation_look-aside_buffer","//ja.wikipedia.org/wiki/%E3%83%88%E3%83%A9%E3%83%B3%E3%82%B9%E3%83%AC%E3%83%BC%E3%82%B7%E3%83%A7%E3%83%B3%E3%83%BB%E3%83%AB%E3%83%83%E3%82%AF%E3%82%A2%E3%82%B5%E3%82%A4%E3%83%89%E3%83%BB%E3%83%90%E3%83%83%E3%83%95%E3%82%A1","//pl.wikipedia.org/wiki/Translation_Lookaside_Buffer","//pt.wikipedia.org/wiki/Translation_lookaside_buffer","//ru.wikipedia.org/wiki/%D0%91%D1%83%D1%84%D0%B5%D1%80_%D0%B0%D1%81%D1%81%D0%BE%D1%86%D0%B8%D0%B0%D1%82%D0%B8%D0%B2%D0%BD%D0%BE%D0%B9_%D1%82%D1%80%D0%B0%D0%BD%D1%81%D0%BB%D1%8F%D1%86%D0%B8%D0%B8","//tr.wikipedia.org/wiki/Etkin_sayfalar_%C3%B6nbelle%C4%9Fi","//uk.wikipedia.org/wiki/%D0%91%D1%83%D1%84%D0%B5%D1%80_%D0%B0%D1%81%D0%BE%D1%86%D1%96%D0%B0%D1%82%D0%B8%D0%B2%D0%BD%D0%BE%D1%97_%D1%82%D1%80%D0%B0%D0%BD%D1%81%D0%BB%D1%8F%D1%86%D1%96%D1%97","//zh.wikipedia.org/wiki/%E8%BD%89%E8%AD%AF%E5%BE%8C%E5%82%99%E7%B7%A9%E8%A1%9D%E5%8D%80","#","//www.wikidata.org/wiki/Q1071403#sitelinks-wikipedia","//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License","//creativecommons.org/licenses/by-sa/3.0/","//wikimediafoundation.org/wiki/Terms_of_Use","//wikimediafoundation.org/wiki/Privacy_policy","//www.wikimediafoundation.org/","//wikimediafoundation.org/wiki/Privacy_policy","/wiki/Wikipedia:About","/wiki/Wikipedia:General_disclaimer","//en.wikipedia.org/wiki/Wikipedia:Contact_us","//en.m.wikipedia.org/wiki/Translation_lookaside_buffer","//wikimediafoundation.org/","//bits.wikimedia.org/images/wikimedia-button.png","//www.mediawiki.org/","//bits.wikimedia.org/static-1.22wmf10/skins/common/images/poweredby_mediawiki_88x31.png","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=scripts&skin=vector&*"],"instances":["microarchitecture","computing"],"pdf":["http://www.sparc.org/standards/SPARCV9.pdf","http://opensparc-t1.sunsource.net/specs/UA2005-current-draft-HP-EXT.pdf","http://h18000.www1.hp.com/alphaserver/technology/literature/alphaahb.pdf"],"categories":["Virtual memory","Computer memory","Central processing unit"],"headings":["Overview","Implications for performance","Multiple TLBs","TLB miss handling","Typical TLB","Context switch","Virtualization and x86 TLB","References","See also"],"image":["//upload.wikimedia.org/math/8/4/d/84ddcd31e5190414aca4b8549ab7f823.png","//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","//bits.wikimedia.org/static-1.22wmf10/skins/vector/images/search-ltr.png?303-4","//bits.wikimedia.org/images/wikimedia-button.png","//bits.wikimedia.org/static-1.22wmf10/skins/common/images/poweredby_mediawiki_88x31.png"],"tags":[["cache","computing"],["nehalem","microarchitecture"],["nehalem","microarchitecture"]],"members":["nehalem","cache"],"related":["Cache_(computing)","Memory_management_unit","Virtual_address_space","Physical_address","Virtual_memory","Content-addressable_memory","Page_table","Page_table","Physical_address","Virtual_memory","Page_table","Page_table","CPU_cache","Primary_storage","Context_switch","Multiprocessing","Harvard_architecture","Virtual_memory","Intel","Nehalem_(microarchitecture)","Page_table","X86","Page_fault","Exception_handling","Operating_system","Page_fault","Instruction_Set","MIPS_architecture","SPARC_V9","Itanium","DEC_Alpha","PALcode","Context_switch","Alpha_21264","Intel_Pentium_Pro","Intel_80386","Intel_80486","ARM_architecture","Intel_Technology_Journal","Intel","Nehalem_(microarchitecture)","AMD","Secure_Virtual_Machine","AMD","Secure_Virtual_Machine","Memory_management","Paging"]}