#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Feb 26 15:27:52 2018
# Process ID: 11575
# Current directory: /home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer
# Command line: vivado
# Log file: /home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer/vivado.log
# Journal file: /home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer/bit_synchronizer.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 6161.289 ; gain = 78.566 ; free physical = 1329 ; free virtual = 46116
update_compile_order -fileset sources_1
file mkdir /home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer/bit_synchronizer.srcs/constrs_1
file mkdir /home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer/bit_synchronizer.srcs/constrs_1/new
close [ open /home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer/bit_synchronizer.srcs/constrs_1/new/timing.xdc w ]
add_files -fileset constrs_1 /home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer/bit_synchronizer.srcs/constrs_1/new/timing.xdc
set_property target_constrs_file /home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer/bit_synchronizer.srcs/constrs_1/new/timing.xdc [current_fileset -constrset]
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx690tffg1157-2
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7vx690tffg1157-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer/bit_synchronizer.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [/home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer/bit_synchronizer.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:01:11 . Memory (MB): peak = 6822.891 ; gain = 630.609 ; free physical = 832 ; free virtual = 45664
set_false_path -through [get_pins {sync_reg_reg[0]/D}]
save_constraints
ipx::open_ipxact_file /home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer/component.xml
WARNING: [IP_Flow 19-4308] Project file 'bit_synchronizer.srcs/constrs_1/new/timing.xdc' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::unload_core /home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer/component.xml
ipx::open_ipxact_file /home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer/component.xml
WARNING: [IP_Flow 19-4308] Project file 'bit_synchronizer.srcs/constrs_1/new/timing.xdc' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::package_project -root_dir /home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer -vendor user.org -library user -taxonomy /UserIP -generated_files -force
WARNING: [IP_Flow 19-1834] The constraints file "timing.xdc" is added to the synthesis file group only, but will be used for both synthesis and implementation in the IP generation.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'sync_clk' as interface 'sync_clk'.
component component_3
set_property vendor dlyma.org [ipx::current_core]
set_property library dlyma [ipx::current_core]
set_property display_name {Single Bit CDC Synchronizer} [ipx::current_core]
set_property description {Single Bit CDC Synchronizer} [ipx::current_core]
set_property name bit_synchronizer [ipx::current_core]
set_property supported_families {virtex7 Production virtex7 Production qvirtex7 Production kintex7 Production kintex7l Production qkintex7 Production qkintex7l Production artix7 Production artix7l Production aartix7 Production qartix7 Production zynq Production qzynq Production azynq Production spartan7 Production aspartan7 Production virtexu Production virtexuplus Production kintexuplus Production zynquplus Production kintexu Production} [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer'
set_false_path -to [get_pins {sync_reg_reg[0]/D}]
save_constraints
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer'
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer/bit_synchronizer.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [/home/madanie1/Documents/2017.4/8v3/repo/bit_synchronizer/bit_synchronizer.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 7459.230 ; gain = 557.039 ; free physical = 3110 ; free virtual = 47863
