#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x146606350 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1466064c0 .scope module, "tb_cpu" "tb_cpu" 3 3;
 .timescale -9 -12;
P_0x146606630 .param/l "DATA_WIDTH" 0 3 6, +C4<00000000000000000000000000010000>;
P_0x146606670 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000001100>;
v0x146618750_0 .array/port v0x146618750, 0;
L_0x146625ef0 .functor BUFZ 16, v0x146618750_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x146618750_1 .array/port v0x146618750, 1;
L_0x146625f60 .functor BUFZ 16, v0x146618750_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x146618750_2 .array/port v0x146618750, 2;
L_0x146625fd0 .functor BUFZ 16, v0x146618750_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x146618750_3 .array/port v0x146618750, 3;
L_0x146626040 .functor BUFZ 16, v0x146618750_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x146618750_4 .array/port v0x146618750, 4;
L_0x1466260b0 .functor BUFZ 16, v0x146618750_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x146618750_5 .array/port v0x146618750, 5;
L_0x146626170 .functor BUFZ 16, v0x146618750_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x146618750_6 .array/port v0x146618750, 6;
L_0x146626200 .functor BUFZ 16, v0x146618750_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x146618750_7 .array/port v0x146618750, 7;
L_0x1466262f0 .functor BUFZ 16, v0x146618750_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x146618750_8 .array/port v0x146618750, 8;
L_0x146626380 .functor BUFZ 16, v0x146618750_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x146618750_9 .array/port v0x146618750, 9;
L_0x146626480 .functor BUFZ 16, v0x146618750_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x146618750_10 .array/port v0x146618750, 10;
L_0x146626510 .functor BUFZ 16, v0x146618750_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x146618750_11 .array/port v0x146618750, 11;
L_0x146626600 .functor BUFZ 16, v0x146618750_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x146618750_12 .array/port v0x146618750, 12;
L_0x146626690 .functor BUFZ 16, v0x146618750_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x146618750_13 .array/port v0x146618750, 13;
L_0x146626790 .functor BUFZ 16, v0x146618750_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x146618750_14 .array/port v0x146618750, 14;
L_0x146626820 .functor BUFZ 16, v0x146618750_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x146618750_15 .array/port v0x146618750, 15;
L_0x146626720 .functor BUFZ 16, v0x146618750_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x14661d9f0_1 .array/port v0x14661d9f0, 1;
L_0x146626950 .functor BUFZ 16, v0x14661d9f0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x14661d9f0_2 .array/port v0x14661d9f0, 2;
L_0x146626a70 .functor BUFZ 16, v0x14661d9f0_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1466233d0_0 .var "clk", 0 0;
v0x146623560_0 .net "dmem0", 15 0, L_0x146625ef0;  1 drivers
v0x1466235f0_0 .net "dmem1", 15 0, L_0x146625f60;  1 drivers
v0x146623680_0 .net "dmem10", 15 0, L_0x146626510;  1 drivers
v0x146623710_0 .net "dmem11", 15 0, L_0x146626600;  1 drivers
v0x1466237a0_0 .net "dmem12", 15 0, L_0x146626690;  1 drivers
v0x146623830_0 .net "dmem13", 15 0, L_0x146626790;  1 drivers
v0x1466238c0_0 .net "dmem14", 15 0, L_0x146626820;  1 drivers
v0x146623950_0 .net "dmem15", 15 0, L_0x146626720;  1 drivers
v0x146623a60_0 .net "dmem2", 15 0, L_0x146625fd0;  1 drivers
v0x146623b10_0 .net "dmem3", 15 0, L_0x146626040;  1 drivers
v0x146623bc0_0 .net "dmem4", 15 0, L_0x1466260b0;  1 drivers
v0x146623c70_0 .net "dmem5", 15 0, L_0x146626170;  1 drivers
v0x146623d20_0 .net "dmem6", 15 0, L_0x146626200;  1 drivers
v0x146623dd0_0 .net "dmem7", 15 0, L_0x1466262f0;  1 drivers
v0x146623e80_0 .net "dmem8", 15 0, L_0x146626380;  1 drivers
v0x146623f30_0 .net "dmem9", 15 0, L_0x146626480;  1 drivers
v0x1466240c0_0 .var/i "i", 31 0;
v0x146624150_0 .net "r1", 15 0, L_0x146626950;  1 drivers
v0x146624200_0 .net "r2", 15 0, L_0x146626a70;  1 drivers
v0x1466242b0_0 .var "reset", 0 0;
S_0x146606770 .scope module, "DUT" "cpu" 3 16, 4 7 0, S_0x1466064c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_0x1466068e0 .param/l "DATA_WIDTH" 0 4 9, +C4<00000000000000000000000000010000>;
P_0x146606920 .param/l "DMEM_DEPTH" 0 4 12, +C4<00000000000000000000000100000000>;
P_0x146606960 .param/l "IMEM_DEPTH" 0 4 11, +C4<00000000000000000000000100000000>;
P_0x1466069a0 .param/l "REGADDR_W" 0 4 10, +C4<00000000000000000000000000000011>;
P_0x1466069e0 .param/l "WIDTH" 0 4 8, +C4<00000000000000000000000000001100>;
L_0x138040298 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v0x146620c30_0 .net/2u *"_ivl_26", 11 0, L_0x138040298;  1 drivers
v0x146620cd0_0 .net "alu_op", 1 0, v0x146617720_0;  1 drivers
v0x146620db0_0 .net "alu_src", 0 0, v0x1466177b0_0;  1 drivers
v0x146620e80_0 .net "branch", 0 0, v0x146617850_0;  1 drivers
v0x146620f50_0 .net "clk", 0 0, v0x1466233d0_0;  1 drivers
v0x146621020_0 .net "ex_alu_result", 15 0, v0x146617210_0;  1 drivers
v0x1466210f0_0 .net "ex_operand2", 15 0, L_0x1466256a0;  1 drivers
v0x146621180_0 .net "id_ex_alu_op", 1 0, v0x14661b6c0_0;  1 drivers
v0x146621250_0 .net "id_ex_alu_src", 0 0, v0x14661b750_0;  1 drivers
v0x146621360_0 .net "id_ex_branch", 0 0, v0x14661b7e0_0;  1 drivers
v0x1466213f0_0 .net "id_ex_imm_ext", 15 0, v0x14661b870_0;  1 drivers
v0x146621480_0 .net "id_ex_mem_read", 0 0, v0x14661b940_0;  1 drivers
v0x146621550_0 .net "id_ex_mem_write", 0 0, v0x14661b9d0_0;  1 drivers
v0x146621620_0 .net "id_ex_pc", 11 0, v0x14661ba60_0;  1 drivers
v0x1466216f0_0 .net "id_ex_rd", 2 0, v0x14661bb10_0;  1 drivers
v0x1466217c0_0 .net "id_ex_reg_data1", 15 0, v0x14661bc40_0;  1 drivers
v0x146621890_0 .net "id_ex_reg_data2", 15 0, v0x14661bcd0_0;  1 drivers
v0x146621a60_0 .net "id_ex_reg_write", 0 0, v0x14661bd60_0;  1 drivers
v0x146621af0_0 .net "id_ex_rs", 2 0, v0x14661be10_0;  1 drivers
v0x146621b80_0 .net "id_ex_rt", 2 0, v0x14661bea0_0;  1 drivers
v0x146621c10_0 .net "id_imm6", 5 0, L_0x146624ac0;  1 drivers
v0x146621ca0_0 .net "id_imm_ext", 15 0, L_0x146624ec0;  1 drivers
v0x146621d30_0 .net "id_opcode", 2 0, L_0x1466246d0;  1 drivers
v0x146621dc0_0 .net "id_rd", 2 0, L_0x1466247f0;  1 drivers
v0x146621e50_0 .net "id_reg_data1", 15 0, L_0x146625340;  1 drivers
v0x146621ee0_0 .net "id_reg_data2", 15 0, L_0x1466255f0;  1 drivers
v0x146621fb0_0 .net "id_rs", 2 0, L_0x1466248d0;  1 drivers
v0x146622080_0 .net "id_rt", 2 0, L_0x1466249f0;  1 drivers
v0x146622150_0 .net "if_id_instr", 11 0, v0x14661e420_0;  1 drivers
v0x1466221e0_0 .net "if_id_pc", 11 0, v0x14661e4b0_0;  1 drivers
v0x1466222b0_0 .net "instr", 11 0, L_0x146624540;  1 drivers
v0x146622380_0 .net "mem_alu_result", 15 0, v0x14661a6c0_0;  1 drivers
v0x146622450_0 .net "mem_branch", 0 0, v0x14661a760_0;  1 drivers
v0x146621920_0 .net "mem_mem_read", 0 0, v0x14661a800_0;  1 drivers
v0x1466226e0_0 .net "mem_mem_write", 0 0, v0x14661a8b0_0;  1 drivers
v0x146622770_0 .net "mem_pc", 11 0, v0x14661a940_0;  1 drivers
v0x146622800_0 .net "mem_rd", 2 0, v0x14661a9d0_0;  1 drivers
v0x1466228d0_0 .net "mem_read", 0 0, v0x1466179a0_0;  1 drivers
v0x1466229a0_0 .net "mem_read_data", 15 0, L_0x146625b60;  1 drivers
v0x146622a70_0 .net "mem_reg_write", 0 0, v0x14661aa60_0;  1 drivers
v0x146622b40_0 .net "mem_write", 0 0, v0x146617a80_0;  1 drivers
v0x146622c10_0 .net "mem_write_data", 15 0, v0x14661ab00_0;  1 drivers
v0x146622ce0_0 .net "pc_current", 11 0, v0x146620980_0;  1 drivers
v0x146622d70_0 .net "pc_next", 11 0, L_0x146625d70;  1 drivers
v0x146622e00_0 .net "reg_write", 0 0, v0x146617bd0_0;  1 drivers
v0x146622ed0_0 .net "reset", 0 0, v0x1466242b0_0;  1 drivers
v0x146622f60_0 .net "wb_alu_result", 15 0, v0x146620140_0;  1 drivers
v0x146622ff0_0 .net "wb_mem_to_reg", 0 0, v0x1466201d0_0;  1 drivers
v0x146623080_0 .net "wb_rd", 2 0, v0x1466202e0_0;  1 drivers
v0x146623150_0 .net "wb_read_data", 15 0, v0x146620370_0;  1 drivers
v0x1466231e0_0 .net "wb_reg_write", 0 0, v0x146620400_0;  1 drivers
v0x1466232b0_0 .net "wb_write_data", 15 0, L_0x146624f60;  1 drivers
v0x146623340_0 .net "zero_flag", 0 0, L_0x146625800;  1 drivers
L_0x1466245f0 .part v0x146620980_0, 0, 8;
L_0x1466246d0 .part v0x14661e420_0, 9, 3;
L_0x1466247f0 .part v0x14661e420_0, 6, 3;
L_0x1466248d0 .part v0x14661e420_0, 3, 3;
L_0x1466249f0 .part v0x14661e420_0, 0, 3;
L_0x146624ac0 .part v0x14661e420_0, 0, 6;
L_0x146624f60 .functor MUXZ 16, v0x146620140_0, v0x146620370_0, v0x1466201d0_0, C4<>;
L_0x1466256a0 .functor MUXZ 16, v0x14661bcd0_0, v0x14661b870_0, v0x14661b750_0, C4<>;
L_0x146625c80 .part v0x14661a6c0_0, 0, 8;
L_0x146625d70 .arith/sum 12, v0x146620980_0, L_0x138040298;
S_0x146606c30 .scope module, "ALU" "alu" 4 175, 5 7 0, S_0x146606770;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "alu_op";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0x146606df0 .param/l "DATA_WIDTH" 0 5 8, +C4<00000000000000000000000000010000>;
L_0x138040208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146606f30_0 .net/2u *"_ivl_0", 15 0, L_0x138040208;  1 drivers
v0x146616ff0_0 .net "a", 15 0, v0x14661bc40_0;  alias, 1 drivers
v0x1466170a0_0 .net "alu_op", 1 0, v0x14661b6c0_0;  alias, 1 drivers
v0x146617160_0 .net "b", 15 0, L_0x1466256a0;  alias, 1 drivers
v0x146617210_0 .var "result", 15 0;
v0x146617300_0 .net "zero", 0 0, L_0x146625800;  alias, 1 drivers
E_0x146606ec0 .event anyedge, v0x1466170a0_0, v0x146616ff0_0, v0x146617160_0;
L_0x146625800 .cmp/eq 16, v0x146617210_0, L_0x138040208;
S_0x146617420 .scope module, "CONTROL" "control" 4 78, 6 1 0, S_0x146606770;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_read";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 2 "alu_op";
    .port_info 5 /OUTPUT 1 "alu_src";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "ldpc";
v0x146617720_0 .var "alu_op", 1 0;
v0x1466177b0_0 .var "alu_src", 0 0;
v0x146617850_0 .var "branch", 0 0;
v0x146617900_0 .var "ldpc", 0 0;
v0x1466179a0_0 .var "mem_read", 0 0;
v0x146617a80_0 .var "mem_write", 0 0;
v0x146617b20_0 .net "opcode", 2 0, L_0x1466246d0;  alias, 1 drivers
v0x146617bd0_0 .var "reg_write", 0 0;
E_0x1466176e0 .event anyedge, v0x146617b20_0;
S_0x146617d30 .scope module, "DMEM" "data_mem" 4 222, 7 6 0, S_0x146606770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 8 "addr";
    .port_info 4 /INPUT 16 "write_data";
    .port_info 5 /OUTPUT 16 "read_data";
P_0x146617ef0 .param/l "ADDR_WIDTH" 0 7 7, +C4<00000000000000000000000000001000>;
P_0x146617f30 .param/l "DATA_WIDTH" 0 7 8, +C4<00000000000000000000000000010000>;
P_0x146617f70 .param/str "MEMFILE" 0 7 9, "../IDM/data_init.hex";
v0x146618220_0 .net *"_ivl_0", 15 0, L_0x146625920;  1 drivers
v0x1466182e0_0 .net *"_ivl_2", 9 0, L_0x1466259c0;  1 drivers
L_0x138040250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146618380_0 .net *"_ivl_5", 1 0, L_0x138040250;  1 drivers
o0x1380085b0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x146618410_0 name=_ivl_6
v0x1466184a0_0 .net "addr", 7 0, L_0x146625c80;  1 drivers
v0x146618570_0 .net "clk", 0 0, v0x1466233d0_0;  alias, 1 drivers
v0x146618610_0 .net "mem_read", 0 0, v0x14661a800_0;  alias, 1 drivers
v0x1466186b0_0 .net "mem_write", 0 0, v0x14661a8b0_0;  alias, 1 drivers
v0x146618750 .array "memory", 255 0, 15 0;
v0x146619850_0 .net "read_data", 15 0, L_0x146625b60;  alias, 1 drivers
v0x146619900_0 .net "write_data", 15 0, v0x14661ab00_0;  alias, 1 drivers
E_0x1466181d0 .event posedge, v0x146618570_0;
L_0x146625920 .array/port v0x146618750, L_0x1466259c0;
L_0x1466259c0 .concat [ 8 2 0 0], L_0x146625c80, L_0x138040250;
L_0x146625b60 .functor MUXZ 16, o0x1380085b0, L_0x146625920, v0x14661a800_0, C4<>;
S_0x146619a40 .scope module, "EX_MEM" "ex_mem" 4 193, 8 1 0, S_0x146606770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ex_reg_write";
    .port_info 3 /INPUT 1 "ex_mem_read";
    .port_info 4 /INPUT 1 "ex_mem_write";
    .port_info 5 /INPUT 1 "ex_branch";
    .port_info 6 /INPUT 12 "ex_pc";
    .port_info 7 /INPUT 16 "ex_alu_result";
    .port_info 8 /INPUT 16 "ex_read_data2";
    .port_info 9 /INPUT 3 "ex_rd";
    .port_info 10 /OUTPUT 1 "mem_reg_write";
    .port_info 11 /OUTPUT 1 "mem_mem_read";
    .port_info 12 /OUTPUT 1 "mem_mem_write";
    .port_info 13 /OUTPUT 1 "mem_branch";
    .port_info 14 /OUTPUT 12 "mem_pc";
    .port_info 15 /OUTPUT 16 "mem_alu_result";
    .port_info 16 /OUTPUT 16 "mem_write_data";
    .port_info 17 /OUTPUT 3 "mem_rd";
P_0x146619c00 .param/l "DATA_WIDTH" 0 8 3, +C4<00000000000000000000000000010000>;
P_0x146619c40 .param/l "PC_WIDTH" 0 8 2, +C4<00000000000000000000000000001100>;
P_0x146619c80 .param/l "REGADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000000011>;
v0x14661a090_0 .net "clk", 0 0, v0x1466233d0_0;  alias, 1 drivers
v0x14661a150_0 .net "ex_alu_result", 15 0, v0x146617210_0;  alias, 1 drivers
v0x14661a1e0_0 .net "ex_branch", 0 0, v0x14661b7e0_0;  alias, 1 drivers
v0x14661a270_0 .net "ex_mem_read", 0 0, v0x14661b940_0;  alias, 1 drivers
v0x14661a300_0 .net "ex_mem_write", 0 0, v0x14661b9d0_0;  alias, 1 drivers
v0x14661a3a0_0 .net "ex_pc", 11 0, v0x14661ba60_0;  alias, 1 drivers
v0x14661a450_0 .net "ex_rd", 2 0, v0x14661bb10_0;  alias, 1 drivers
v0x14661a500_0 .net "ex_read_data2", 15 0, v0x14661bcd0_0;  alias, 1 drivers
v0x14661a5b0_0 .net "ex_reg_write", 0 0, v0x14661bd60_0;  alias, 1 drivers
v0x14661a6c0_0 .var "mem_alu_result", 15 0;
v0x14661a760_0 .var "mem_branch", 0 0;
v0x14661a800_0 .var "mem_mem_read", 0 0;
v0x14661a8b0_0 .var "mem_mem_write", 0 0;
v0x14661a940_0 .var "mem_pc", 11 0;
v0x14661a9d0_0 .var "mem_rd", 2 0;
v0x14661aa60_0 .var "mem_reg_write", 0 0;
v0x14661ab00_0 .var "mem_write_data", 15 0;
v0x14661acc0_0 .net "reset", 0 0, v0x1466242b0_0;  alias, 1 drivers
E_0x14661a040 .event posedge, v0x14661acc0_0, v0x146618570_0;
S_0x14661ae80 .scope module, "ID_EX" "id_ex" 4 127, 9 5 0, S_0x146606770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "id_reg_write";
    .port_info 4 /INPUT 1 "id_mem_read";
    .port_info 5 /INPUT 1 "id_mem_write";
    .port_info 6 /INPUT 2 "id_alu_op";
    .port_info 7 /INPUT 1 "id_alu_src";
    .port_info 8 /INPUT 1 "id_branch";
    .port_info 9 /INPUT 12 "id_pc";
    .port_info 10 /INPUT 16 "id_read_data1";
    .port_info 11 /INPUT 16 "id_read_data2";
    .port_info 12 /INPUT 16 "id_imm";
    .port_info 13 /INPUT 3 "id_rs";
    .port_info 14 /INPUT 3 "id_rt";
    .port_info 15 /INPUT 3 "id_rd";
    .port_info 16 /OUTPUT 1 "ex_reg_write";
    .port_info 17 /OUTPUT 1 "ex_mem_read";
    .port_info 18 /OUTPUT 1 "ex_mem_write";
    .port_info 19 /OUTPUT 2 "ex_alu_op";
    .port_info 20 /OUTPUT 1 "ex_alu_src";
    .port_info 21 /OUTPUT 1 "ex_branch";
    .port_info 22 /OUTPUT 12 "ex_pc";
    .port_info 23 /OUTPUT 16 "ex_read_data1";
    .port_info 24 /OUTPUT 16 "ex_read_data2";
    .port_info 25 /OUTPUT 16 "ex_imm";
    .port_info 26 /OUTPUT 3 "ex_rs";
    .port_info 27 /OUTPUT 3 "ex_rt";
    .port_info 28 /OUTPUT 3 "ex_rd";
P_0x14661b080 .param/l "DATA_WIDTH" 0 9 7, +C4<00000000000000000000000000010000>;
P_0x14661b0c0 .param/l "PC_WIDTH" 0 9 6, +C4<00000000000000000000000000001100>;
P_0x14661b100 .param/l "REGADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000000011>;
v0x14661b5f0_0 .net "clk", 0 0, v0x1466233d0_0;  alias, 1 drivers
v0x14661b6c0_0 .var "ex_alu_op", 1 0;
v0x14661b750_0 .var "ex_alu_src", 0 0;
v0x14661b7e0_0 .var "ex_branch", 0 0;
v0x14661b870_0 .var "ex_imm", 15 0;
v0x14661b940_0 .var "ex_mem_read", 0 0;
v0x14661b9d0_0 .var "ex_mem_write", 0 0;
v0x14661ba60_0 .var "ex_pc", 11 0;
v0x14661bb10_0 .var "ex_rd", 2 0;
v0x14661bc40_0 .var "ex_read_data1", 15 0;
v0x14661bcd0_0 .var "ex_read_data2", 15 0;
v0x14661bd60_0 .var "ex_reg_write", 0 0;
v0x14661be10_0 .var "ex_rs", 2 0;
v0x14661bea0_0 .var "ex_rt", 2 0;
L_0x1380401c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14661bf30_0 .net "flush", 0 0, L_0x1380401c0;  1 drivers
v0x14661bfd0_0 .net "id_alu_op", 1 0, v0x146617720_0;  alias, 1 drivers
v0x14661c090_0 .net "id_alu_src", 0 0, v0x1466177b0_0;  alias, 1 drivers
v0x14661c240_0 .net "id_branch", 0 0, v0x146617850_0;  alias, 1 drivers
v0x14661c2d0_0 .net "id_imm", 15 0, L_0x146624ec0;  alias, 1 drivers
v0x14661c360_0 .net "id_mem_read", 0 0, v0x1466179a0_0;  alias, 1 drivers
v0x14661c3f0_0 .net "id_mem_write", 0 0, v0x146617a80_0;  alias, 1 drivers
v0x14661c480_0 .net "id_pc", 11 0, v0x14661e4b0_0;  alias, 1 drivers
v0x14661c510_0 .net "id_rd", 2 0, L_0x1466247f0;  alias, 1 drivers
v0x14661c5a0_0 .net "id_read_data1", 15 0, L_0x146625340;  alias, 1 drivers
v0x14661c640_0 .net "id_read_data2", 15 0, L_0x1466255f0;  alias, 1 drivers
v0x14661c6f0_0 .net "id_reg_write", 0 0, v0x146617bd0_0;  alias, 1 drivers
v0x14661c7a0_0 .net "id_rs", 2 0, L_0x1466248d0;  alias, 1 drivers
v0x14661c840_0 .net "id_rt", 2 0, L_0x1466249f0;  alias, 1 drivers
v0x14661c8f0_0 .net "reset", 0 0, v0x1466242b0_0;  alias, 1 drivers
S_0x14661cc50 .scope module, "ID_REGFILE" "regfile" 4 104, 10 5 0, S_0x146606770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 3 "read_reg1";
    .port_info 4 /INPUT 3 "read_reg2";
    .port_info 5 /INPUT 3 "write_reg";
    .port_info 6 /INPUT 16 "write_data";
    .port_info 7 /OUTPUT 16 "read_data1";
    .port_info 8 /OUTPUT 16 "read_data2";
P_0x14661ce10 .param/l "DATA_WIDTH" 0 10 6, +C4<00000000000000000000000000010000>;
P_0x14661ce50 .param/l "NUM_REGS" 0 10 8, +C4<00000000000000000000000000000001000>;
P_0x14661ce90 .param/l "REGADDR_WIDTH" 0 10 7, +C4<00000000000000000000000000000011>;
L_0x146625340 .functor BUFZ 16, L_0x146625100, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1466255f0 .functor BUFZ 16, L_0x1466253f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x14661d140_0 .net *"_ivl_0", 15 0, L_0x146625100;  1 drivers
v0x14661d1e0_0 .net *"_ivl_10", 4 0, L_0x146625490;  1 drivers
L_0x138040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14661d280_0 .net *"_ivl_13", 1 0, L_0x138040178;  1 drivers
v0x14661d310_0 .net *"_ivl_2", 4 0, L_0x1466251a0;  1 drivers
L_0x138040130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14661d3a0_0 .net *"_ivl_5", 1 0, L_0x138040130;  1 drivers
v0x14661d470_0 .net *"_ivl_8", 15 0, L_0x1466253f0;  1 drivers
v0x14661d520_0 .net "clk", 0 0, v0x1466233d0_0;  alias, 1 drivers
v0x14661d5b0_0 .var/i "i", 31 0;
v0x14661d660_0 .net "read_data1", 15 0, L_0x146625340;  alias, 1 drivers
v0x14661d790_0 .net "read_data2", 15 0, L_0x1466255f0;  alias, 1 drivers
v0x14661d820_0 .net "read_reg1", 2 0, L_0x1466248d0;  alias, 1 drivers
v0x14661d8b0_0 .net "read_reg2", 2 0, L_0x1466249f0;  alias, 1 drivers
v0x14661d960_0 .net "reg_write", 0 0, v0x146620400_0;  alias, 1 drivers
v0x14661d9f0 .array "regs", 7 0, 15 0;
v0x14661db40_0 .net "reset", 0 0, v0x1466242b0_0;  alias, 1 drivers
v0x14661dc10_0 .net "write_data", 15 0, L_0x146624f60;  alias, 1 drivers
v0x14661dcc0_0 .net "write_reg", 2 0, v0x1466202e0_0;  alias, 1 drivers
E_0x14661b2d0 .event posedge, v0x14661acc0_0;
L_0x146625100 .array/port v0x14661d9f0, L_0x1466251a0;
L_0x1466251a0 .concat [ 3 2 0 0], L_0x1466248d0, L_0x138040130;
L_0x1466253f0 .array/port v0x14661d9f0, L_0x146625490;
L_0x146625490 .concat [ 3 2 0 0], L_0x1466249f0, L_0x138040178;
S_0x14661df30 .scope module, "IF_ID" "if_id" 4 46, 11 5 0, S_0x146606770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 12 "if_pc";
    .port_info 5 /INPUT 12 "if_instr";
    .port_info 6 /OUTPUT 12 "id_pc";
    .port_info 7 /OUTPUT 12 "id_instr";
P_0x14661d6f0 .param/l "INSTR_WIDTH" 0 11 7, +C4<00000000000000000000000000001100>;
P_0x14661d730 .param/l "PC_WIDTH" 0 11 6, +C4<00000000000000000000000000001100>;
v0x14661e2e0_0 .net "clk", 0 0, v0x1466233d0_0;  alias, 1 drivers
L_0x1380400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14661e380_0 .net "flush", 0 0, L_0x1380400e8;  1 drivers
v0x14661e420_0 .var "id_instr", 11 0;
v0x14661e4b0_0 .var "id_pc", 11 0;
v0x14661e560_0 .net "if_instr", 11 0, L_0x146624540;  alias, 1 drivers
v0x14661e640_0 .net "if_pc", 11 0, v0x146620980_0;  alias, 1 drivers
v0x14661e6f0_0 .net "reset", 0 0, v0x1466242b0_0;  alias, 1 drivers
L_0x1380400a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14661e780_0 .net "stall", 0 0, L_0x1380400a0;  1 drivers
S_0x14661e8e0 .scope module, "IMEM" "instr_mem" 4 36, 12 8 0, S_0x146606770;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addr";
    .port_info 1 /OUTPUT 12 "instr";
P_0x14661eaa0 .param/l "ADDR_WIDTH" 0 12 9, +C4<00000000000000000000000000001000>;
P_0x14661eae0 .param/l "DATA_WIDTH" 0 12 10, +C4<00000000000000000000000000001100>;
P_0x14661eb20 .param/str "MEMFILE" 0 12 11, "../IDM/instr_init.hex";
L_0x146624540 .functor BUFZ 12, L_0x146624360, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x14661ece0_0 .net *"_ivl_0", 11 0, L_0x146624360;  1 drivers
v0x14661eda0_0 .net *"_ivl_2", 9 0, L_0x146624400;  1 drivers
L_0x138040058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14661ee40_0 .net *"_ivl_5", 1 0, L_0x138040058;  1 drivers
v0x14661eed0_0 .net "addr", 7 0, L_0x1466245f0;  1 drivers
v0x14661ef60_0 .net "instr", 11 0, L_0x146624540;  alias, 1 drivers
v0x14661f030 .array "mem", 255 0, 11 0;
L_0x146624360 .array/port v0x14661f030, L_0x146624400;
L_0x146624400 .concat [ 8 2 0 0], L_0x1466245f0, L_0x138040058;
S_0x14661f0e0 .scope module, "IMM_GEN" "imm_gen" 4 70, 13 5 0, S_0x146606770;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "imm_in";
    .port_info 1 /OUTPUT 16 "imm_out";
P_0x14661f320 .param/l "IN_WIDTH" 0 13 6, +C4<00000000000000000000000000000110>;
P_0x14661f360 .param/l "OUT_WIDTH" 0 13 7, +C4<00000000000000000000000000010000>;
v0x14661f4d0_0 .net *"_ivl_1", 0 0, L_0x146624b60;  1 drivers
v0x14661f590_0 .net *"_ivl_2", 9 0, L_0x146624c00;  1 drivers
v0x14661f630_0 .net "imm_in", 5 0, L_0x146624ac0;  alias, 1 drivers
v0x14661f6c0_0 .net "imm_out", 15 0, L_0x146624ec0;  alias, 1 drivers
L_0x146624b60 .part L_0x146624ac0, 5, 1;
LS_0x146624c00_0_0 .concat [ 1 1 1 1], L_0x146624b60, L_0x146624b60, L_0x146624b60, L_0x146624b60;
LS_0x146624c00_0_4 .concat [ 1 1 1 1], L_0x146624b60, L_0x146624b60, L_0x146624b60, L_0x146624b60;
LS_0x146624c00_0_8 .concat [ 1 1 0 0], L_0x146624b60, L_0x146624b60;
L_0x146624c00 .concat [ 4 4 2 0], LS_0x146624c00_0_0, LS_0x146624c00_0_4, LS_0x146624c00_0_8;
L_0x146624ec0 .concat [ 6 10 0 0], L_0x146624ac0, L_0x146624c00;
S_0x14661f760 .scope module, "MEM_WB" "mem_wb" 4 235, 14 5 0, S_0x146606770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_reg_write";
    .port_info 3 /INPUT 1 "mem_mem_read";
    .port_info 4 /INPUT 16 "mem_read_data";
    .port_info 5 /INPUT 16 "mem_alu_result";
    .port_info 6 /INPUT 3 "mem_rd";
    .port_info 7 /OUTPUT 1 "wb_reg_write";
    .port_info 8 /OUTPUT 1 "wb_mem_to_reg";
    .port_info 9 /OUTPUT 16 "wb_read_data";
    .port_info 10 /OUTPUT 16 "wb_alu_result";
    .port_info 11 /OUTPUT 3 "wb_rd";
P_0x14661f920 .param/l "DATA_WIDTH" 0 14 6, +C4<00000000000000000000000000010000>;
P_0x14661f960 .param/l "REGADDR_WIDTH" 0 14 7, +C4<00000000000000000000000000000011>;
v0x14661fc60_0 .net "clk", 0 0, v0x1466233d0_0;  alias, 1 drivers
v0x14661fcf0_0 .net "mem_alu_result", 15 0, v0x14661a6c0_0;  alias, 1 drivers
v0x14661fd90_0 .net "mem_mem_read", 0 0, v0x14661a800_0;  alias, 1 drivers
v0x14661fe20_0 .net "mem_rd", 2 0, v0x14661a9d0_0;  alias, 1 drivers
v0x14661feb0_0 .net "mem_read_data", 15 0, L_0x146625b60;  alias, 1 drivers
v0x14661ff80_0 .net "mem_reg_write", 0 0, v0x14661aa60_0;  alias, 1 drivers
v0x146620030_0 .net "reset", 0 0, v0x1466242b0_0;  alias, 1 drivers
v0x146620140_0 .var "wb_alu_result", 15 0;
v0x1466201d0_0 .var "wb_mem_to_reg", 0 0;
v0x1466202e0_0 .var "wb_rd", 2 0;
v0x146620370_0 .var "wb_read_data", 15 0;
v0x146620400_0 .var "wb_reg_write", 0 0;
S_0x146620580 .scope module, "PC" "pc" 4 23, 15 6 0, S_0x146606770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_write";
    .port_info 3 /INPUT 12 "pc_in";
    .port_info 4 /OUTPUT 12 "pc_out";
P_0x146620740 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000001100>;
v0x146620860_0 .net "clk", 0 0, v0x1466233d0_0;  alias, 1 drivers
v0x1466208f0_0 .net "pc_in", 11 0, L_0x146625d70;  alias, 1 drivers
v0x146620980_0 .var "pc_out", 11 0;
L_0x138040010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x146620a50_0 .net "pc_write", 0 0, L_0x138040010;  1 drivers
v0x146620ae0_0 .net "reset", 0 0, v0x1466242b0_0;  alias, 1 drivers
    .scope S_0x146620580;
T_0 ;
    %wait E_0x14661a040;
    %load/vec4 v0x146620ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x146620980_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x146620a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1466208f0_0;
    %assign/vec4 v0x146620980_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14661e8e0;
T_1 ;
    %vpi_call/w 12 22 "$readmemh", P_0x14661eb20, v0x14661f030 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x14661df30;
T_2 ;
    %wait E_0x14661a040;
    %load/vec4 v0x14661e6f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.2, 8;
    %load/vec4 v0x14661e380_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.2;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x14661e4b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x14661e420_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14661e780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %load/vec4 v0x14661e640_0;
    %assign/vec4 v0x14661e4b0_0, 0;
    %load/vec4 v0x14661e560_0;
    %assign/vec4 v0x14661e420_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x146617420;
T_3 ;
    %wait E_0x1466176e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146617bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1466179a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146617a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1466177b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146617850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146617900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x146617720_0, 0, 2;
    %load/vec4 v0x146617b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146617bd0_0, 0, 1;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146617bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1466177b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x146617720_0, 0, 2;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146617bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1466177b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x146617720_0, 0, 2;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146617bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1466177b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x146617720_0, 0, 2;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14661cc50;
T_4 ;
    %wait E_0x14661b2d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14661d5b0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x14661d5b0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x14661d5b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14661d9f0, 0, 4;
    %load/vec4 v0x14661d5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14661d5b0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14661cc50;
T_5 ;
    %wait E_0x1466181d0;
    %load/vec4 v0x14661d960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x14661dc10_0;
    %load/vec4 v0x14661dcc0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14661d9f0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14661ae80;
T_6 ;
    %wait E_0x14661a040;
    %load/vec4 v0x14661c8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 5;
    %split/vec4 1;
    %assign/vec4 v0x14661b7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14661b750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14661b9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14661b940_0, 0;
    %assign/vec4 v0x14661bd60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14661b6c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x14661ba60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14661bc40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14661bcd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14661b870_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14661be10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14661bea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14661bb10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14661bf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 5;
    %split/vec4 1;
    %assign/vec4 v0x14661b7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14661b750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14661b9d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14661b940_0, 0;
    %assign/vec4 v0x14661bd60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14661b6c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x14661ba60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14661bc40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14661bcd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14661b870_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14661be10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14661bea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14661bb10_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x14661c6f0_0;
    %assign/vec4 v0x14661bd60_0, 0;
    %load/vec4 v0x14661c360_0;
    %assign/vec4 v0x14661b940_0, 0;
    %load/vec4 v0x14661c3f0_0;
    %assign/vec4 v0x14661b9d0_0, 0;
    %load/vec4 v0x14661bfd0_0;
    %assign/vec4 v0x14661b6c0_0, 0;
    %load/vec4 v0x14661c090_0;
    %assign/vec4 v0x14661b750_0, 0;
    %load/vec4 v0x14661c240_0;
    %assign/vec4 v0x14661b7e0_0, 0;
    %load/vec4 v0x14661c480_0;
    %assign/vec4 v0x14661ba60_0, 0;
    %load/vec4 v0x14661c5a0_0;
    %assign/vec4 v0x14661bc40_0, 0;
    %load/vec4 v0x14661c640_0;
    %assign/vec4 v0x14661bcd0_0, 0;
    %load/vec4 v0x14661c2d0_0;
    %assign/vec4 v0x14661b870_0, 0;
    %load/vec4 v0x14661c7a0_0;
    %assign/vec4 v0x14661be10_0, 0;
    %load/vec4 v0x14661c840_0;
    %assign/vec4 v0x14661bea0_0, 0;
    %load/vec4 v0x14661c510_0;
    %assign/vec4 v0x14661bb10_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x146606c30;
T_7 ;
    %wait E_0x146606ec0;
    %load/vec4 v0x1466170a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x146617210_0, 0, 16;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x146616ff0_0;
    %load/vec4 v0x146617160_0;
    %add;
    %store/vec4 v0x146617210_0, 0, 16;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x146616ff0_0;
    %load/vec4 v0x146617160_0;
    %xor;
    %store/vec4 v0x146617210_0, 0, 16;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x146617160_0;
    %store/vec4 v0x146617210_0, 0, 16;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x146616ff0_0;
    %load/vec4 v0x146617160_0;
    %sub;
    %store/vec4 v0x146617210_0, 0, 16;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x146619a40;
T_8 ;
    %wait E_0x14661a040;
    %load/vec4 v0x14661acc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14661aa60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14661a800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14661a8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14661a760_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x14661a940_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14661a6c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14661ab00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14661a9d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14661a5b0_0;
    %assign/vec4 v0x14661aa60_0, 0;
    %load/vec4 v0x14661a270_0;
    %assign/vec4 v0x14661a800_0, 0;
    %load/vec4 v0x14661a300_0;
    %assign/vec4 v0x14661a8b0_0, 0;
    %load/vec4 v0x14661a1e0_0;
    %assign/vec4 v0x14661a760_0, 0;
    %load/vec4 v0x14661a3a0_0;
    %assign/vec4 v0x14661a940_0, 0;
    %load/vec4 v0x14661a150_0;
    %assign/vec4 v0x14661a6c0_0, 0;
    %load/vec4 v0x14661a500_0;
    %assign/vec4 v0x14661ab00_0, 0;
    %load/vec4 v0x14661a450_0;
    %assign/vec4 v0x14661a9d0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x146617d30;
T_9 ;
    %vpi_call/w 7 24 "$readmemh", P_0x146617f70, v0x146618750 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x146617d30;
T_10 ;
    %wait E_0x1466181d0;
    %load/vec4 v0x1466186b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x146619900_0;
    %load/vec4 v0x1466184a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146618750, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14661f760;
T_11 ;
    %wait E_0x14661a040;
    %load/vec4 v0x146620030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146620400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1466201d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x146620370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x146620140_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1466202e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x14661ff80_0;
    %assign/vec4 v0x146620400_0, 0;
    %load/vec4 v0x14661fd90_0;
    %assign/vec4 v0x1466201d0_0, 0;
    %load/vec4 v0x14661feb0_0;
    %assign/vec4 v0x146620370_0, 0;
    %load/vec4 v0x14661fcf0_0;
    %assign/vec4 v0x146620140_0, 0;
    %load/vec4 v0x14661fe20_0;
    %assign/vec4 v0x1466202e0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1466064c0;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0x1466233d0_0;
    %inv;
    %store/vec4 v0x1466233d0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1466064c0;
T_13 ;
    %vpi_call/w 3 47 "$dumpfile", "tb_cpu.vcd" {0 0 0};
    %vpi_call/w 3 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1466064c0 {0 0 0};
    %vpi_call/w 3 51 "$dumpvars", 32'sb00000000000000000000000000000001, v0x146623560_0, v0x1466235f0_0, v0x146623a60_0, v0x146623b10_0, v0x146623bc0_0, v0x146623c70_0, v0x146623d20_0, v0x146623dd0_0, v0x146623e80_0, v0x146623f30_0, v0x146623680_0, v0x146623710_0, v0x1466237a0_0, v0x146623830_0, v0x1466238c0_0, v0x146623950_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1466233d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1466242b0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1466242b0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x1466064c0;
T_14 ;
    %vpi_call/w 3 66 "$display", "Time    PC     INSTR        ALU_OUT" {0 0 0};
    %vpi_call/w 3 68 "$monitor", "%0t   %0h   %0b   %0d", $time, v0x146620980_0, v0x14661ef60_0, v0x146617210_0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x1466064c0;
T_15 ;
    %delay 250000, 0;
    %vpi_call/w 3 78 "$display", "final DMEM contents:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1466240c0_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x1466240c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_15.1, 5;
    %vpi_call/w 3 80 "$display", "DMEM[%0d] = %0h", v0x1466240c0_0, &A<v0x146618750, v0x1466240c0_0 > {0 0 0};
    %load/vec4 v0x1466240c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1466240c0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_0x1466064c0;
T_16 ;
    %delay 200000, 0;
    %vpi_call/w 3 84 "$display", "R1=%0d, R2=%0d", v0x146624150_0, v0x146624200_0 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x1466064c0;
T_17 ;
    %delay 250000, 0;
    %vpi_call/w 3 88 "$display", "R1=%0d, R2=%0d", v0x146624150_0, v0x146624200_0 {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "tb_cpu.v";
    "cpu.v";
    "../ALU/ALU.v";
    "../CCU/control.v";
    "../IDM/data_mem.v";
    "../PIP/ex_mem.v";
    "../PIP/id_ex.v";
    "../REG/regfile.v";
    "../PIP/if_id.v";
    "../IDM/instr_mem.v";
    "../IMGEN/imm_gen.v";
    "../PIP/mem_wb.v";
    "../BPC/pc.v";
