srcscan starts
INFO: Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/multi_cpu/multi_cpu.srcs/sources_1/imports/include/RegisterFile.v" into library work (VERI-1482)
INFO: analyzing module RegisterFile (VERI-9002)
INFO: Analyzing Verilog file "D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp" into library work (VERI-1482)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp(1): INFO: Compiling verilog file "D:/Users/lkh116/Desktop/C.O_2018/multi_cpu/multi_cpu.srcs/sources_1/imports/include/opcodes.v" included at line 1. (VERI-9003)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp(2): INFO: Compiling verilog file "D:/Users/lkh116/Desktop/C.O_2018/multi_cpu/multi_cpu.srcs/sources_1/imports/include/ALU.v" included at line 2. (VERI-9003)
INFO: analyzing module ALU (VERI-9002)
INFO: analyzing module control_unit (VERI-9002)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp(26): WARNING: redeclaration of ansi port PCWriteCond is not allowed (VERI-1372)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp(27): WARNING: redeclaration of ansi port PCWrite is not allowed (VERI-1372)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp(28): WARNING: redeclaration of ansi port IorD is not allowed (VERI-1372)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp(29): WARNING: redeclaration of ansi port MemRead is not allowed (VERI-1372)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp(30): WARNING: redeclaration of ansi port MemWrite is not allowed (VERI-1372)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp(31): WARNING: redeclaration of ansi port MemtoReg is not allowed (VERI-1372)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp(32): WARNING: redeclaration of ansi port IRWrite is not allowed (VERI-1372)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp(34): WARNING: redeclaration of ansi port PCSource is not allowed (VERI-1372)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp(35): WARNING: redeclaration of ansi port ALUOp is not allowed (VERI-1372)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp(36): WARNING: redeclaration of ansi port ALUSrcB is not allowed (VERI-1372)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp(37): WARNING: redeclaration of ansi port ALUSrcA is not allowed (VERI-1372)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp(38): WARNING: redeclaration of ansi port RegWrite is not allowed (VERI-1372)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp(39): WARNING: redeclaration of ansi port RegDst is not allowed (VERI-1372)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp(123): WARNING: use of undefined macro OP_AND (VERI-1158)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp(123): ERROR: syntax error near ; (VERI-1137)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp(150): ERROR: syntax error near end (VERI-1137)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp(66): ERROR: opocde is not declared (VERI-1128)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist9001205704682350578.tmp(129): ERROR: default case should appear only once (VERI-1020)
INFO: Analyzing Verilog file "D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp" into library work (VERI-1482)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(3): INFO: Compiling verilog file "D:/Users/lkh116/Desktop/C.O_2018/multi_cpu/multi_cpu.srcs/sources_1/imports/include/opcodes.v" included at line 3. (VERI-9003)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(4): INFO: Compiling verilog file "D:/Users/lkh116/Desktop/C.O_2018/multi_cpu/multi_cpu.srcs/sources_1/imports/include/constants.v" included at line 4. (VERI-9003)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(5): INFO: Compiling verilog file "D:/Users/lkh116/Desktop/C.O_2018/multi_cpu/multi_cpu.srcs/sources_1/imports/include/ALU.v" included at line 5. (VERI-9003)
INFO: analyzing module ALU (VERI-9002)
D:/Users/lkh116/Desktop/C.O_2018/multi_cpu/multi_cpu.srcs/sources_1/imports/include/ALU.v(37): WARNING: overwriting previous definition of module ALU (VERI-1206)
D:/Users/lkh116/Desktop/C.O_2018/multi_cpu/multi_cpu.srcs/sources_1/imports/include/ALU.v(37): INFO: previous definition of module ALU is here (VERI-2142)
INFO: analyzing module cpu (VERI-9002)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(35): INFO: undeclared symbol PCWriteCond, assumed default net type wire (VERI-9004)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(36): INFO: undeclared symbol PCWrite, assumed default net type wire (VERI-9004)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(37): INFO: undeclared symbol IorD, assumed default net type wire (VERI-9004)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(38): INFO: undeclared symbol MemRead, assumed default net type wire (VERI-9004)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(39): INFO: undeclared symbol MemWrite, assumed default net type wire (VERI-9004)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(40): INFO: undeclared symbol MemtoReg, assumed default net type wire (VERI-9004)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(41): INFO: undeclared symbol IRWrite, assumed default net type wire (VERI-9004)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(43): INFO: undeclared symbol PCSource, assumed default net type wire (VERI-9004)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(44): INFO: undeclared symbol ALUOp, assumed default net type wire (VERI-9004)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(45): INFO: undeclared symbol ALUSrcB, assumed default net type wire (VERI-9004)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(46): INFO: undeclared symbol ALUSrcA, assumed default net type wire (VERI-9004)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(47): INFO: undeclared symbol RegWrite, assumed default net type wire (VERI-9004)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(48): INFO: undeclared symbol RegDst, assumed default net type wire (VERI-9004)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(50): INFO: undeclared symbol opcode, assumed default net type wire (VERI-9004)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(51): INFO: undeclared symbol func_code, assumed default net type wire (VERI-9004)
INFO: analyzing module datapath (VERI-9002)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(129): WARNING: redeclaration of ansi port num_inst is not allowed (VERI-1372)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(130): WARNING: redeclaration of ansi port output_port is not allowed (VERI-1372)
D:/Users/lkh116/AppData/Local/Temp/VivadoEditorAssist896318466991124480.tmp(216): ERROR: ALUout is not declared (VERI-1128)
INFO: analyzing module sign_extension (VERI-9002)
INFO: Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/multi_cpu/multi_cpu.srcs/sources_1/imports/include/memory.v" into library work (VERI-1482)
D:/Users/lkh116/Desktop/C.O_2018/multi_cpu/multi_cpu.srcs/sources_1/imports/include/memory.v(2): INFO: Compiling verilog file "D:/Users/lkh116/Desktop/C.O_2018/multi_cpu/multi_cpu.srcs/sources_1/imports/include/constants.v" included at line 2. (VERI-9003)
INFO: analyzing module memory (VERI-9002)
D:/Users/lkh116/Desktop/C.O_2018/multi_cpu/multi_cpu.srcs/sources_1/imports/include/memory.v(11): WARNING: redeclaration of ansi port data is not allowed (VERI-1372)
D:/Users/lkh116/Desktop/C.O_2018/multi_cpu/multi_cpu.srcs/sources_1/imports/include/memory.v(13): WARNING: redeclaration of ansi port inputReady is not allowed (VERI-1372)
srcscan exits with return value 0
