<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>EA076_PE: /home/guilherme/workspace.kds/EA076_PE/Generated_Code/CPU.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="pex.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">EA076_PE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_c_p_u_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">CPU.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="_p_e___types_8h_source.html">PE_Types.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="_p_e___error_8h_source.html">PE_Error.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="_p_e___const_8h_source.html">PE_Const.h</a>&quot;</code><br />
<code>#include &quot;IO_Map.h&quot;</code><br />
</div>
<p><a href="_c_p_u_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_cpu_clock_configuration.html">TCpuClockConfiguration</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structt_vector_table.html">tVectorTable</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae2f84b335ab99b9e98d41e8a530b1540"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PEcfg_FLASH</b>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:gae2f84b335ab99b9e98d41e8a530b1540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae675667345a8afb6e8d2f05ef1d84ad7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OnNMIINT_EVENT_ENABLED</b></td></tr>
<tr class="separator:gae675667345a8afb6e8d2f05ef1d84ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532954dc988486bfe48200c796380120"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_BUS_CLK_HZ</b>&#160;&#160;&#160;20971520U /* Initial value of the bus clock frequency in Hz */</td></tr>
<tr class="separator:ga532954dc988486bfe48200c796380120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dee0abd722c849e54c662ab11a1d2cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CORE_CLK_HZ</b>&#160;&#160;&#160;20971520U /* Initial value of the core/system clock frequency in Hz.  */</td></tr>
<tr class="separator:ga9dee0abd722c849e54c662ab11a1d2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d43e31f65dd620040aec363e95b5a8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_CONFIG_NUMBER</b>&#160;&#160;&#160;0x01U /* Specifies number of defined clock configurations. */</td></tr>
<tr class="separator:ga37d43e31f65dd620040aec363e95b5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39018ca5854bea36700d3b30f6c08195"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_BUS_CLK_HZ_CLOCK_CONFIG0</b>&#160;&#160;&#160;20971520U /* Value of the bus clock frequency in the clock configuration 0 in Hz. */</td></tr>
<tr class="separator:ga39018ca5854bea36700d3b30f6c08195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b9007ea0c78e588ed565373bcec805"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CORE_CLK_HZ_CLOCK_CONFIG0</b>&#160;&#160;&#160;20971520U /* Value of the core/system clock frequency in the clock configuration 0 in Hz. */</td></tr>
<tr class="separator:ga64b9007ea0c78e588ed565373bcec805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga925e4835a9fdb52f03bd354d62d6ba0a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_INT_SLOW_CLK_HZ</b>&#160;&#160;&#160;32768U /* Value of the slow internal oscillator clock frequency in Hz  */</td></tr>
<tr class="separator:ga925e4835a9fdb52f03bd354d62d6ba0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741ad9275688de8051f4bebd98a682bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_INT_FAST_CLK_HZ</b>&#160;&#160;&#160;4000000U /* Value of the fast internal oscillator clock frequency in Hz  */</td></tr>
<tr class="separator:ga741ad9275688de8051f4bebd98a682bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bf3022570d9bb7a0d666f2dd9db6a34"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_FAMILY_Kinetis</b>&#160;&#160;&#160;/* Specification of the core type of the selected cpu */</td></tr>
<tr class="separator:ga5bf3022570d9bb7a0d666f2dd9db6a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a3e9dd6039080eb14febb4170e28908"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DERIVATIVE_MKL25Z128LK4</b>&#160;&#160;&#160;/* Name of the selected cpu derivative */</td></tr>
<tr class="separator:ga2a3e9dd6039080eb14febb4170e28908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7935d3a36bc77e04bc16409e9ecdec3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_PARTNUM_MKL25Z128VLK4</b>&#160;&#160;&#160;/* Part number of the selected cpu */</td></tr>
<tr class="separator:gac7935d3a36bc77e04bc16409e9ecdec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab62ca27d0a6a531f35842a6e3a94b454"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_LITTLE_ENDIAN</b>&#160;&#160;&#160;/* The selected cpu uses little endian */</td></tr>
<tr class="separator:gab62ca27d0a6a531f35842a6e3a94b454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7ade6a1c335a7e5233938aa9197157"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_CONFIG_0</b>&#160;&#160;&#160;0x00U /* Clock configuration 0 identifier */</td></tr>
<tr class="separator:ga4d7ade6a1c335a7e5233938aa9197157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe0b841d40421ee48af4a4e01e48ddf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CORE_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;20971520UL /* Core clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga6fe0b841d40421ee48af4a4e01e48ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf060a047649b9537eb77354ab7917a8b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_BUS_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;20971520UL /* Bus clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:gaf060a047649b9537eb77354ab7917a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706c0d4dd14c93181b7a99badddc9a51"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_FLEXBUS_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;0UL /* Flexbus clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga706c0d4dd14c93181b7a99badddc9a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c9820f38d931a0400b832d2582c6f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_FLASH_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;0UL /* FLASH clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga09c9820f38d931a0400b832d2582c6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf843fdf59af5fcaf48bea898884a3e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_USB_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;0UL /* USB clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga7bf843fdf59af5fcaf48bea898884a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2aaa2918b640ae3833fc84e8f983c3c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_PLL_FLL_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;20971520UL /* PLL/FLL clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:gad2aaa2918b640ae3833fc84e8f983c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860e7441eac7d5e35385bcd62b019d9d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCGIR_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;32768UL /* MCG internal reference clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga860e7441eac7d5e35385bcd62b019d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2960ebfe6475f475999ea8f1d5448483"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OSCER_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;0UL /* System OSC external reference clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga2960ebfe6475f475999ea8f1d5448483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga092702a75fd1041eb311850abb022240"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ERCLK32K_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;32768UL /* External reference clock 32k frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga092702a75fd1041eb311850abb022240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd8ec2ac4ea47574f95d0e5a6f80807e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCGFF_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;32768UL /* MCG fixed frequency clock */</td></tr>
<tr class="separator:gafd8ec2ac4ea47574f95d0e5a6f80807e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gafea04d3e8135767c03ce099f02e97437"><td class="memItemLeft" align="right" valign="top">
typedef void(*const&#160;</td><td class="memItemRight" valign="bottom"><b>tIsrFunc</b>) (void)</td></tr>
<tr class="separator:gafea04d3e8135767c03ce099f02e97437"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga95039f54c45f24c1b4ed640fa2f63f11"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>PE_low_level_init</b> (void)</td></tr>
<tr class="separator:ga95039f54c45f24c1b4ed640fa2f63f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e4ab6e892671366e6f93ea9e2a8e89"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_INT_NMIInterrupt)</td></tr>
<tr class="separator:ga67e4ab6e892671366e6f93ea9e2a8e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97bf64e9c0cfb93879bfe57f6d565684"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_Hard_Fault)</td></tr>
<tr class="separator:ga97bf64e9c0cfb93879bfe57f6d565684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea62bfbafb14fc8dc5b316b1bb3d35d1"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_Reserved4)</td></tr>
<tr class="separator:gaea62bfbafb14fc8dc5b316b1bb3d35d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7c0ce744dd6f75bce88eda82eb1f309"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_Reserved5)</td></tr>
<tr class="separator:gaf7c0ce744dd6f75bce88eda82eb1f309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2ad6f128d877a15b7ab2a9db5a00759"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_Reserved6)</td></tr>
<tr class="separator:gab2ad6f128d877a15b7ab2a9db5a00759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac556d186e574d6c1115e9a032cd93fbd"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_Reserved7)</td></tr>
<tr class="separator:gac556d186e574d6c1115e9a032cd93fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b4b45c3527bd67608604669ff81b5d3"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_Reserved8)</td></tr>
<tr class="separator:ga0b4b45c3527bd67608604669ff81b5d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa39f1d0a32a07453930717b2c48224c1"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_Reserved9)</td></tr>
<tr class="separator:gaa39f1d0a32a07453930717b2c48224c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d7db3963cc285cc21b0619de5e8a98"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_Reserved10)</td></tr>
<tr class="separator:gad2d7db3963cc285cc21b0619de5e8a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd854592f124d8e3fe372b62e2d9f2f"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_SVCall)</td></tr>
<tr class="separator:ga8bd854592f124d8e3fe372b62e2d9f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad942b9d512ffa350e04b7a0bceb7897f"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_Reserved12)</td></tr>
<tr class="separator:gad942b9d512ffa350e04b7a0bceb7897f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2f5b18fa4389f710a9977c5d26d77e"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_Reserved13)</td></tr>
<tr class="separator:ga0f2f5b18fa4389f710a9977c5d26d77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53281e09aaf7525f0fb54abe72e023a6"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_PendableSrvReq)</td></tr>
<tr class="separator:ga53281e09aaf7525f0fb54abe72e023a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51b3d8b6bd74500e8b3d0b25572e0ac"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_SysTick)</td></tr>
<tr class="separator:gab51b3d8b6bd74500e8b3d0b25572e0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb94a828b83b7c9b32c61c9be8b1c69"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_DMA0)</td></tr>
<tr class="separator:gacfb94a828b83b7c9b32c61c9be8b1c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga464f0ecff6a00c34cf28f4c075acf9ce"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_DMA1)</td></tr>
<tr class="separator:ga464f0ecff6a00c34cf28f4c075acf9ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0e9f6f889e8addd246315ebb28d3172"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_DMA2)</td></tr>
<tr class="separator:gab0e9f6f889e8addd246315ebb28d3172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d3a5f689ff466faa478fad0821bf79"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_DMA3)</td></tr>
<tr class="separator:ga05d3a5f689ff466faa478fad0821bf79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ad4a1afe336e34a83cfd6ef9aee96f"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_Reserved20)</td></tr>
<tr class="separator:gae1ad4a1afe336e34a83cfd6ef9aee96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga732a201f744dc0d6bd0303c1a33c21e2"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_FTFA)</td></tr>
<tr class="separator:ga732a201f744dc0d6bd0303c1a33c21e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca9c172e5dff8f97509da2b6251e38c"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_LVD_LVW)</td></tr>
<tr class="separator:ga5ca9c172e5dff8f97509da2b6251e38c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7843467e2a95e44bb0e57f55825225f2"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_LLWU)</td></tr>
<tr class="separator:ga7843467e2a95e44bb0e57f55825225f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab84add0e6cca6ab4ec3b3658cdcde64d"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_I2C0)</td></tr>
<tr class="separator:gab84add0e6cca6ab4ec3b3658cdcde64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae584d989bb09dc2a8e864ebda96bbf75"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_I2C1)</td></tr>
<tr class="separator:gae584d989bb09dc2a8e864ebda96bbf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga533a027fab3a59c524bb1b508cc4f0d9"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_SPI0)</td></tr>
<tr class="separator:ga533a027fab3a59c524bb1b508cc4f0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee942da2ea058a99a0e6e01d63d6c006"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_SPI1)</td></tr>
<tr class="separator:gaee942da2ea058a99a0e6e01d63d6c006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9a176f66cb1d4dffb3d81ef6b700ab"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_UART1)</td></tr>
<tr class="separator:gaeb9a176f66cb1d4dffb3d81ef6b700ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd2544e4516088b2fb814926a4343fb"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_UART2)</td></tr>
<tr class="separator:ga5dd2544e4516088b2fb814926a4343fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bc6a675ab376ec12bb44b87e2a8187d"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_ADC0)</td></tr>
<tr class="separator:ga7bc6a675ab376ec12bb44b87e2a8187d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b60bbcebefa2eb9b1c48c020c942960"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_CMP0)</td></tr>
<tr class="separator:ga2b60bbcebefa2eb9b1c48c020c942960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0742dfca140f8d30703e82b9b9f4fe7b"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_TPM0)</td></tr>
<tr class="separator:ga0742dfca140f8d30703e82b9b9f4fe7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1493d11d4b885230f2b674e8a8d953d6"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_TPM1)</td></tr>
<tr class="separator:ga1493d11d4b885230f2b674e8a8d953d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878580446611a8e03fde496dd7e7025c"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_TPM2)</td></tr>
<tr class="separator:ga878580446611a8e03fde496dd7e7025c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923620ce4f43d3d0745a005748825dc2"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_RTC)</td></tr>
<tr class="separator:ga923620ce4f43d3d0745a005748825dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d8f6d933c89a0f0da9587aec3356fc"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_RTC_Seconds)</td></tr>
<tr class="separator:ga28d8f6d933c89a0f0da9587aec3356fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f8cf69ba95c10466386957c2b9b6785"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_PIT)</td></tr>
<tr class="separator:ga8f8cf69ba95c10466386957c2b9b6785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e042ef12ddda40f53489964bf56b45"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_Reserved39)</td></tr>
<tr class="separator:ga22e042ef12ddda40f53489964bf56b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f67df61e8f0a303fa4582ec2a69dd60"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_USB0)</td></tr>
<tr class="separator:ga7f67df61e8f0a303fa4582ec2a69dd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04488c84166fe03eb5f90aef678c9103"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_DAC0)</td></tr>
<tr class="separator:ga04488c84166fe03eb5f90aef678c9103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55bcacc59d6bf5c4141dd4cb24d3fed0"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_TSI0)</td></tr>
<tr class="separator:ga55bcacc59d6bf5c4141dd4cb24d3fed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga635941e1ce4adb02b7cf24eff16035f6"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_MCG)</td></tr>
<tr class="separator:ga635941e1ce4adb02b7cf24eff16035f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ec6e55327f3e6b619fda74eb550c4e"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_LPTMR0)</td></tr>
<tr class="separator:ga05ec6e55327f3e6b619fda74eb550c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c4e46cecd425e2de68cf0e73162512"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_Reserved45)</td></tr>
<tr class="separator:ga37c4e46cecd425e2de68cf0e73162512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad764b244bfe3c09b6cc37232bd2f1961"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_PORTA)</td></tr>
<tr class="separator:gad764b244bfe3c09b6cc37232bd2f1961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24e5f7e840e2090e99b9df8debcc8db"><td class="memItemLeft" align="right" valign="top">
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (CPU_ivINT_PORTD)</td></tr>
<tr class="separator:gad24e5f7e840e2090e99b9df8debcc8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a8d86789a3326b3120bf1e1c1d4252"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>__init_hardware</b> (void)</td></tr>
<tr class="separator:ga32a8d86789a3326b3120bf1e1c1d4252"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gab69281f0e90d16198a5595ed7f471441"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="struct_t_cpu_clock_configuration.html">TCpuClockConfiguration</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_p_u__module.html#gab69281f0e90d16198a5595ed7f471441">PE_CpuClockConfigurations</a> [CPU_CLOCK_CONFIG_NUMBER]</td></tr>
<tr class="separator:gab69281f0e90d16198a5595ed7f471441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17baaa5ab2c8895394c51a01248c5195"><td class="memItemLeft" align="right" valign="top">
const <a class="el" href="structt_vector_table.html">tVectorTable</a>&#160;</td><td class="memItemRight" valign="bottom"><b>__vect_table</b></td></tr>
<tr class="separator:ga17baaa5ab2c8895394c51a01248c5195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326c16dd0db38f80ec48c7727d764481"><td class="memItemLeft" align="right" valign="top">
volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>SR_reg</b></td></tr>
<tr class="separator:ga326c16dd0db38f80ec48c7727d764481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ee8b0f642aeef5bbbce3bb4ec1bb28"><td class="memItemLeft" align="right" valign="top">
volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>SR_lock</b></td></tr>
<tr class="separator:ga08ee8b0f642aeef5bbbce3bb4ec1bb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><dl class="section version"><dt>Version</dt><dd>01.04 </dd></dl>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_5ee4f4c790f0b84ba8f281983ad9ea7d.html">Generated_Code</a></li><li class="navelem"><a class="el" href="_c_p_u_8h.html">CPU.h</a></li>
    <li class="footer">Generated on Mon Apr 22 2019 00:30:13 for EA076_PE by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
