{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605932175897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605932175898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 01:16:15 2020 " "Processing started: Sat Nov 21 01:16:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605932175898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605932175898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Reg_Despl -c Reg_Despl " "Command: quartus_map --read_settings_files=on --write_settings_files=off Reg_Despl -c Reg_Despl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605932175898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605932176106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605932176107 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../FFD/FFD.vhd " "Can't analyze file -- file ../FFD/FFD.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1605932187972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg_Despl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Reg_Despl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Despl-behav " "Found design unit 1: Reg_Despl-behav" {  } { { "Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Reg_despl/Reg_Despl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605932188445 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Despl " "Found entity 1: Reg_Despl" {  } { { "Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Reg_despl/Reg_Despl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605932188445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605932188445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_Reg_Despl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_Reg_Despl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Reg_Despl-behav " "Found design unit 1: tb_Reg_Despl-behav" {  } { { "tb_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Reg_despl/tb_Reg_Despl.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605932188448 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Reg_Despl " "Found entity 1: tb_Reg_Despl" {  } { { "tb_Reg_Despl.vhd" "" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Reg_despl/tb_Reg_Despl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605932188448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605932188448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Reg_Despl " "Elaborating entity \"Reg_Despl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605932188597 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\reg_despl:0:primero:priff FFD " "Node instance \"\\reg_despl:0:primero:priff\" instantiates undefined entity \"FFD\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Reg_Despl.vhd" "\\reg_despl:0:primero:priff" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Reg_despl/Reg_Despl.vhd" 43 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605932188634 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\reg_despl:1:medios:medff FFD " "Node instance \"\\reg_despl:1:medios:medff\" instantiates undefined entity \"FFD\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Reg_Despl.vhd" "\\reg_despl:1:medios:medff" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Reg_despl/Reg_Despl.vhd" 47 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605932188634 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\reg_despl:2:medios:medff FFD " "Node instance \"\\reg_despl:2:medios:medff\" instantiates undefined entity \"FFD\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Reg_Despl.vhd" "\\reg_despl:2:medios:medff" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Reg_despl/Reg_Despl.vhd" 47 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605932188634 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\reg_despl:3:medios:medff FFD " "Node instance \"\\reg_despl:3:medios:medff\" instantiates undefined entity \"FFD\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Reg_Despl.vhd" "\\reg_despl:3:medios:medff" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Reg_despl/Reg_Despl.vhd" 47 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605932188634 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\reg_despl:4:medios:medff FFD " "Node instance \"\\reg_despl:4:medios:medff\" instantiates undefined entity \"FFD\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Reg_Despl.vhd" "\\reg_despl:4:medios:medff" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Reg_despl/Reg_Despl.vhd" 47 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605932188634 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\reg_despl:5:medios:medff FFD " "Node instance \"\\reg_despl:5:medios:medff\" instantiates undefined entity \"FFD\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Reg_Despl.vhd" "\\reg_despl:5:medios:medff" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Reg_despl/Reg_Despl.vhd" 47 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605932188634 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\reg_despl:6:medios:medff FFD " "Node instance \"\\reg_despl:6:medios:medff\" instantiates undefined entity \"FFD\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Reg_Despl.vhd" "\\reg_despl:6:medios:medff" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Reg_despl/Reg_Despl.vhd" 47 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605932188635 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\reg_despl:7:medios:medff FFD " "Node instance \"\\reg_despl:7:medios:medff\" instantiates undefined entity \"FFD\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Reg_Despl.vhd" "\\reg_despl:7:medios:medff" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Reg_despl/Reg_Despl.vhd" 47 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605932188635 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\reg_despl:8:medios:medff FFD " "Node instance \"\\reg_despl:8:medios:medff\" instantiates undefined entity \"FFD\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Reg_Despl.vhd" "\\reg_despl:8:medios:medff" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Reg_despl/Reg_Despl.vhd" 47 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605932188635 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\reg_despl:9:medios:medff FFD " "Node instance \"\\reg_despl:9:medios:medff\" instantiates undefined entity \"FFD\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Reg_Despl.vhd" "\\reg_despl:9:medios:medff" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Reg_despl/Reg_Despl.vhd" 47 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605932188635 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\reg_despl:10:ultimo:ultff FFD " "Node instance \"\\reg_despl:10:ultimo:ultff\" instantiates undefined entity \"FFD\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Reg_Despl.vhd" "\\reg_despl:10:ultimo:ultff" { Text "/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Reg_despl/Reg_Despl.vhd" 51 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605932188635 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "928 " "Peak virtual memory: 928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605932188721 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 21 01:16:28 2020 " "Processing ended: Sat Nov 21 01:16:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605932188721 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605932188721 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605932188721 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605932188721 ""}
