# SIKE_Verilog
This code is a explaination from paper --A High-Performance SIKE Hardware Accelerator in IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS. Contains the complete code for the multiplier in SIKE434.

In karatsuba_parameter, f_thr is 3^137, f_thr_3 is 3 \cdot 3^137 and x is barrett reduction constant.

DSP_MUL

   -- karatsuba_parameter
   
   -- mul
   
   -- CSA2
   
   -- add_sub_gen
   
       -- adder
       
       -- compact
       
       -- expand
       
   -- ADD1
   
       —— CSA1
   —— ADD2
