0.7
2020.2
May 22 2024
19:03:11
C:/Users/mingl/Desktop/test/VHDL/vivado_prg/synfifo_pite/synfifo_pite.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/Users/mingl/Desktop/test/share/codes/4.2_sync_fifo/sync_fifo.v,1721568522,verilog,,,,sync_fifo,,uvm,,,,,,
C:/Users/mingl/Desktop/test/share/codes/4.2_sync_fifo/tb.v,1721572785,systemVerilog,,,,tb,,uvm,,,,,,
