#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 17 16:53:05 2019
# Process ID: 12220
# Current directory: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7964 C:\Users\lenovo\Desktop\7.17\AD_TX\ad_tx\ad_tx.xpr
# Log file: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/vivado.log
# Journal file: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_ad_tx_0_0' generated file not found 'c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_ad_tx_0_0/design_1_ad_tx_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ad_tx_0_0' generated file not found 'c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_ad_tx_0_0/design_1_ad_tx_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ad_tx_0_0' generated file not found 'c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_ad_tx_0_0/design_1_ad_tx_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ad_tx_0_0' generated file not found 'c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_ad_tx_0_0/design_1_ad_tx_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ad_tx_0_0' generated file not found 'c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_ad_tx_0_0/design_1_ad_tx_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ad_0_0' generated file not found 'c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_ad_0_0/design_1_ad_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ad_0_0' generated file not found 'c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_ad_0_0/design_1_ad_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ad_0_0' generated file not found 'c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_ad_0_0/design_1_ad_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ad_0_0' generated file not found 'c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_ad_0_0/design_1_ad_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ad_0_0' generated file not found 'c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_ad_0_0/design_1_ad_0_0_sim_netlist.vhdl'. Please regenerate to continue.open_project: Time (s): cpu = 00:01:00 ; elapsed = 00:01:13 . Memory (MB): peak = 825.906 ; gain = 156.859
update_compile_order -fileset sources_1
open_bd_design {C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:ad:1.0 - ad_0
Adding cell -- xilinx.com:module_ref:ad_tx:1.0 - ad_tx_0
Successfully read diagram <design_1> from BD file <C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 850.074 ; gain = 21.406
update_module_reference design_1_ad_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'adc_clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ad_0_0 from ad_v1_0 1.0 to ad_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'oe'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'txd'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_ad_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_ad_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 856.512 ; gain = 6.438
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /ad_tx_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=clk_100M 
WARNING: [BD 41-927] Following properties on pin /ad_tx_0/tx_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_ad_tx_0_0_synth_1 design_1_ad_0_0_synth_1}
[Wed Jul 17 16:57:28 2019] Launched design_1_ad_tx_0_0_synth_1, design_1_ad_0_0_synth_1...
Run output will be captured here:
design_1_ad_tx_0_0_synth_1: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.runs/design_1_ad_tx_0_0_synth_1/runme.log
design_1_ad_0_0_synth_1: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.runs/design_1_ad_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 967.188 ; gain = 4.527
export_simulation -of_objects [get_files C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd] -top
wait_on_run design_1_ad_tx_0_0_synth_1
[Wed Jul 17 16:58:46 2019] Waiting for design_1_ad_tx_0_0_synth_1 to finish...
[Wed Jul 17 16:58:53 2019] Waiting for design_1_ad_tx_0_0_synth_1 to finish...
[Wed Jul 17 16:58:59 2019] Waiting for design_1_ad_tx_0_0_synth_1 to finish...
[Wed Jul 17 16:59:05 2019] Waiting for design_1_ad_tx_0_0_synth_1 to finish...
[Wed Jul 17 16:59:18 2019] Waiting for design_1_ad_tx_0_0_synth_1 to finish...
[Wed Jul 17 16:59:30 2019] Waiting for design_1_ad_tx_0_0_synth_1 to finish...
[Wed Jul 17 16:59:42 2019] Waiting for design_1_ad_tx_0_0_synth_1 to finish...
[Wed Jul 17 16:59:54 2019] Waiting for design_1_ad_tx_0_0_synth_1 to finish...
[Wed Jul 17 17:00:18 2019] Waiting for design_1_ad_tx_0_0_synth_1 to finish...
[Wed Jul 17 17:00:42 2019] Waiting for design_1_ad_tx_0_0_synth_1 to finish...
[Wed Jul 17 17:01:06 2019] Waiting for design_1_ad_tx_0_0_synth_1 to finish...
[Wed Jul 17 17:01:29 2019] Waiting for design_1_ad_tx_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_ad_tx_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ad_tx_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_ad_tx_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 300.359 ; gain = 70.770
Command: synth_design -top design_1_ad_tx_0_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1148 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 445.570 ; gain = 103.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_ad_tx_0_0' [c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_ad_tx_0_0/synth/design_1_ad_tx_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ad_tx' [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/imports/AD_TX/ad_tx1.v:1]
	Parameter S_IDLE bound to: 4'b0000 
	Parameter S_START bound to: 4'b0001 
	Parameter S_BIT0 bound to: 4'b0010 
	Parameter S_BIT1 bound to: 4'b0011 
	Parameter S_BIT2 bound to: 4'b0100 
	Parameter S_BIT3 bound to: 4'b0101 
	Parameter S_BIT4 bound to: 4'b0110 
	Parameter S_BIT5 bound to: 4'b0111 
	Parameter S_BIT6 bound to: 4'b1000 
	Parameter S_BIT7 bound to: 4'b1001 
	Parameter S_STOP bound to: 4'b1010 
WARNING: [Synth 8-3848] Net oe in module/entity ad_tx does not have driver. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/imports/AD_TX/ad_tx1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ad_tx' (1#1) [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/imports/AD_TX/ad_tx1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ad_tx_0_0' (2#1) [c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_ad_tx_0_0/synth/design_1_ad_tx_0_0.v:58]
WARNING: [Synth 8-3331] design ad_tx has unconnected port oe
WARNING: [Synth 8-3331] design ad_tx has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 500.219 ; gain = 157.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 500.219 ; gain = 157.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 500.219 ; gain = 157.793
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.477 . Memory (MB): peak = 752.223 ; gain = 1.676
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:01:01 . Memory (MB): peak = 752.223 ; gain = 409.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:01:01 . Memory (MB): peak = 752.223 ; gain = 409.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 752.223 ; gain = 409.797
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ad_tx'
INFO: [Synth 8-5544] ROM "txd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                      00000000001 |                             0000
                 S_START |                      00000000010 |                             0001
                  S_BIT0 |                      00000000100 |                             0010
                  S_BIT1 |                      00000001000 |                             0011
                  S_BIT2 |                      00000010000 |                             0100
                  S_BIT3 |                      00000100000 |                             0101
                  S_BIT4 |                      00001000000 |                             0110
                  S_BIT5 |                      00010000000 |                             0111
                  S_BIT6 |                      00100000000 |                             1000
                  S_BIT7 |                      01000000000 |                             1001
                  S_STOP |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ad_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:01:04 . Memory (MB): peak = 752.223 ; gain = 409.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ad_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design design_1_ad_tx_0_0 has unconnected port oe
WARNING: [Synth 8-3331] design design_1_ad_tx_0_0 has unconnected port clk
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 752.223 ; gain = 409.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:49 . Memory (MB): peak = 790.383 ; gain = 447.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:49 . Memory (MB): peak = 790.457 ; gain = 448.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:49 . Memory (MB): peak = 810.156 ; gain = 467.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:54 . Memory (MB): peak = 810.156 ; gain = 467.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:54 . Memory (MB): peak = 810.156 ; gain = 467.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:54 . Memory (MB): peak = 810.156 ; gain = 467.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:54 . Memory (MB): peak = 810.156 ; gain = 467.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:54 . Memory (MB): peak = 810.156 ; gain = 467.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:54 . Memory (MB): peak = 810.156 ; gain = 467.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT4   |     8|
|3     |LUT5   |    17|
|4     |LUT6   |     6|
|5     |FDRE   |    28|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    63|
|2     |  inst   |ad_tx  |    63|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:54 . Memory (MB): peak = 810.156 ; gain = 467.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:26 . Memory (MB): peak = 810.156 ; gain = 215.727
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:01:55 . Memory (MB): peak = 810.156 ; gain = 467.730
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:02:10 . Memory (MB): peak = 810.270 ; gain = 480.598
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.runs/design_1_ad_tx_0_0_synth_1/design_1_ad_tx_0_0.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.runs/design_1_ad_tx_0_0_synth_1/design_1_ad_tx_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_ad_tx_0_0_utilization_synth.rpt -pb design_1_ad_tx_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.487 . Memory (MB): peak = 810.270 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 17 17:01:15 2019...
[Wed Jul 17 17:01:35 2019] design_1_ad_tx_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:07 ; elapsed = 00:02:49 . Memory (MB): peak = 981.121 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s15ftgb196-1
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1093.973 ; gain = 111.328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_ad_0_0' [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/.Xil/Vivado-2996-DESKTOP-P7F927J/realtime/design_1_ad_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ad_0_0' (1#1) [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/.Xil/Vivado-2996-DESKTOP-P7F927J/realtime/design_1_ad_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ad_0' of module 'design_1_ad_0_0' requires 11 connections, but only 9 given [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/synth/design_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'design_1_ad_tx_0_0' [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/.Xil/Vivado-2996-DESKTOP-P7F927J/realtime/design_1_ad_tx_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ad_tx_0_0' (2#1) [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/.Xil/Vivado-2996-DESKTOP-P7F927J/realtime/design_1_ad_tx_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_1' [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/.Xil/Vivado-2996-DESKTOP-P7F927J/realtime/design_1_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_1' (3#1) [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/.Xil/Vivado-2996-DESKTOP-P7F927J/realtime/design_1_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/.Xil/Vivado-2996-DESKTOP-P7F927J/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (4#1) [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/.Xil/Vivado-2996-DESKTOP-P7F927J/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/.Xil/Vivado-2996-DESKTOP-P7F927J/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (5#1) [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/.Xil/Vivado-2996-DESKTOP-P7F927J/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (6#1) [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (7#1) [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1135.387 ; gain = 152.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1135.387 ; gain = 152.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1135.387 ; gain = 152.742
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_ad_0_0/design_1_ad_0_0.dcp' for cell 'design_1_i/ad_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_ad_tx_0_0/design_1_ad_tx_0_0.dcp' for cell 'design_1_i/ad_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: clk_in1_0 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.edf but preserved for implementation. [c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.edf:295]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc]
WARNING: [Vivado 12-584] No ports matched 'adc_data[7]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'adc_data[6]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'adc_data[5]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'adc_data[4]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'adc_data[3]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'adc_data[2]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'adc_data[1]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'adc_data[0]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'adc_data[7]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'adc_data[6]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'adc_data[5]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'adc_data[4]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'adc_data[3]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'adc_data[2]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'adc_data[1]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'adc_data[0]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'adc_clk'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'adc_oe'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'oe'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'txd'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'txd'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'oe'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'adc_oe'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'adc_clk'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:26]
Finished Parsing XDC File [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1374.277 ; gain = 391.633
30 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:02 . Memory (MB): peak = 1374.277 ; gain = 393.156
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_in1_0]]
set_property package_pin "" [get_ports [list  clk_in1_0]]
set_property package_pin "" [get_ports [list  clk_in1_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {adc_data_0[7]} {adc_data_0[6]} {adc_data_0[5]} {adc_data_0[4]} {adc_data_0[3]} {adc_data_0[2]} {adc_data_0[1]} {adc_data_0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list adc_oe_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list oe_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list txd_0]]
place_ports clk_in1_0 H4
place_ports {adc_data_0[7]} H12
place_ports {adc_data_0[6]} H11
place_ports {adc_data_0[5]} C11
place_ports {adc_data_0[4]} F12
place_ports {adc_data_0[3]} E12
place_ports {adc_data_0[2]} D12
place_ports {adc_data_0[1]} J2
place_ports {adc_data_0[0]} J3
place_ports adc_oe_0 J4
place_ports oe_0 N4
place_ports txd_0 C12
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jul 17 17:12:30 2019] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.runs/synth_1/runme.log
[Wed Jul 17 17:12:30 2019] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 17 17:22:12 2019...
