# MIPS-SingleCycle-Verilog
A single-cycle MIPS processor implemented in Verilog. This project includes key components such as instruction memory, data memory, ALU, registers, and control logic. Designed for educational purposes, it demonstrates the functionality of the MIPS architecture with modular, testable Verilog code.
