
 PARAMETER VERSION = 2.1.0


# Fix for newer SO-DIMM / external memory.
# See http://www.xilinx.com/support/answers/44814.htm
 PORT fpga_0_DDR2_SDRAM_DIMM0_DDR2_RowAddr_pin_13 = fpga_0_DDR2_SDRAM_DIMM0_DDR2_RowAddr_pin_13, DIR = O
 PORT fpga_0_RS232_Uart_1_RX_pin = fpga_0_RS232_Uart_1_RX_pin, DIR = I
 PORT fpga_0_RS232_Uart_1_TX_pin = fpga_0_RS232_Uart_1_TX_pin, DIR = O
 PORT fpga_0_FLASH_Mem_A_pin = fpga_0_FLASH_Mem_A_pin_vslice_7_30_concat, DIR = O, VEC = [7:30]
 PORT fpga_0_DDR3_SDRAM_DDR3_Clk_pin = fpga_0_DDR3_SDRAM_DDR3_Clk_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_Clk_n_pin = fpga_0_DDR3_SDRAM_DDR3_Clk_n_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_CE_pin = fpga_0_DDR3_SDRAM_DDR3_CE_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_CS_n_pin = fpga_0_DDR3_SDRAM_DDR3_CS_n_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_ODT_pin = fpga_0_DDR3_SDRAM_DDR3_ODT_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_RAS_n_pin = fpga_0_DDR3_SDRAM_DDR3_RAS_n_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_CAS_n_pin = fpga_0_DDR3_SDRAM_DDR3_CAS_n_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_WE_n_pin = fpga_0_DDR3_SDRAM_DDR3_WE_n_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_BankAddr_pin = fpga_0_DDR3_SDRAM_DDR3_BankAddr_pin, DIR = O, VEC = [2:0]
 PORT fpga_0_DDR3_SDRAM_DDR3_Addr_pin = fpga_0_DDR3_SDRAM_DDR3_Addr_pin, DIR = O, VEC = [12:0]
 PORT fpga_0_DDR3_SDRAM_DDR3_DQ_pin = fpga_0_DDR3_SDRAM_DDR3_DQ_pin, DIR = IO, VEC = [31:0]
 PORT fpga_0_DDR3_SDRAM_DDR3_DM_pin = fpga_0_DDR3_SDRAM_DDR3_DM_pin, DIR = O, VEC = [3:0]
 PORT fpga_0_DDR3_SDRAM_DDR3_Reset_n_pin = fpga_0_DDR3_SDRAM_DDR3_Reset_n_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_DQS_pin = fpga_0_DDR3_SDRAM_DDR3_DQS_pin, DIR = IO, VEC = [3:0]
 PORT fpga_0_DDR3_SDRAM_DDR3_DQS_n_pin = fpga_0_DDR3_SDRAM_DDR3_DQS_n_pin, DIR = IO, VEC = [3:0]
 PORT fpga_0_clk_1_sys_clk_p_pin = dcm_clk_s, DIR = I, SIGIS = CLK, DIFFERENTIAL_POLARITY = P, CLK_FREQ = 200000000
 PORT fpga_0_clk_1_sys_clk_n_pin = dcm_clk_s, DIR = I, SIGIS = CLK, DIFFERENTIAL_POLARITY = N, CLK_FREQ = 200000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT fpga_0_FLASH_CE_inverter_Res_pin = fpga_0_FLASH_CE_inverter_Res_pin, DIR = O
 PORT fpga_0_PCIe_Diff_Clk_IBUF_DS_P_pin = fpga_0_PCIe_Diff_Clk_IBUF_DS_P_pin, DIR = I
 PORT fpga_0_PCIe_Diff_Clk_IBUF_DS_N_pin = fpga_0_PCIe_Diff_Clk_IBUF_DS_N_pin, DIR = I
 PORT fsl_ila_0_FSL_S_Read_pin = FSL_S_Read, DIR = I
 PORT xps_sysace_0_SysACE_MPA_pin = xps_sysace_0_SysACE_MPA, DIR = O, VEC = [6:0]
 PORT xps_sysace_0_SysACE_MPIRQ_pin = xps_sysace_0_SysACE_MPIRQ, DIR = I
 PORT xps_sysace_0_SysACE_OEN_pin = xps_sysace_0_SysACE_OEN, DIR = O
 PORT xps_sysace_0_SysACE_CEN_pin = xps_sysace_0_SysACE_CEN, DIR = O
 PORT xps_sysace_0_SysACE_MPD = xps_sysace_0_SysACE_MPD, DIR = IO, VEC = [7:0]
 PORT xps_sysace_0_SysACE_WEN_pin = xps_sysace_0_SysACE_WEN, DIR = O
 PORT xps_sysace_0_SysACE_CLK_pin = xps_sysace_0_SysACE_CLK, DIR = I
 PORT TXP = TXP, DIR = O
 PORT TXN = TXN, DIR = O
 PORT RXP = RXP, DIR = I
 PORT RXN = RXN, DIR = I
 PORT MGTCLK_P = MGTCLK_P, DIR = I
 PORT MGTCLK_N = MGTCLK_N, DIR = I
 PORT PHY_RESET = PHY_RESET, DIR = O


BEGIN hwt_pr
 PARAMETER INSTANCE = hwt_pr_0
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE OS_SFSL = fsl_v20_3b
 BUS_INTERFACE OS_MFSL = fsl_v20_3a
 BUS_INTERFACE SFIFO32 = fifo32_3b_sfifo32
 BUS_INTERFACE MFIFO32 = fifo32_3a_mfifo32
 PORT Rst = proc_control_0_reset3
 PORT Clk = clk_100_0000MHzMMCM0
 PORT switch_data_rdy = s2b_src_rdy_2
 PORT switch_data = s2b_data_2
 PORT thread_read_rdy = s2b_dst_rdy_2
 PORT thread_data_rdy = b2s_src_rdy_2
 PORT thread_data = b2s_data_2
 PORT switch_read_rdy = b2s_dst_rdy_2
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = RS232_Uart_1
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT RX = fpga_0_RS232_Uart_1_RX_pin
 PORT TX = fpga_0_RS232_Uart_1_TX_pin
 PORT Interrupt = RS232_Uart_1_Interrupt
END

BEGIN mpmc
 PARAMETER INSTANCE = DDR3_SDRAM
 PARAMETER C_NUM_PORTS = 3
 PARAMETER C_MMCM_EXT_LOC = MMCM_ADV_X0Y9
 PARAMETER C_MEM_TYPE = DDR3
 PARAMETER C_MEM_PARTNO = MT4JSF6464HY-1G1
 PARAMETER C_MEM_ODT_TYPE = 1
 PARAMETER C_MEM_REG_DIMM = 0
 PARAMETER C_MEM_CLK_WIDTH = 1
 PARAMETER C_MEM_ODT_WIDTH = 1
 PARAMETER C_MEM_CE_WIDTH = 1
 PARAMETER C_MEM_CS_N_WIDTH = 1
 PARAMETER C_MEM_DATA_WIDTH = 32
 PARAMETER C_MEM_NDQS_COL0 = 3
 PARAMETER C_MEM_NDQS_COL1 = 1
 PARAMETER C_MEM_DQS_LOC_COL0 = 0x000000000000000000000000000000020100
 PARAMETER C_MEM_DQS_LOC_COL1 = 0x000000000000000000000000000000000003
 PARAMETER C_PIM0_BASETYPE = 2
 PARAMETER C_PIM1_BASETYPE = 1
 PARAMETER C_PIM2_BASETYPE = 1
 PARAMETER HW_VER = 6.06.a
 PARAMETER C_MPMC_BASEADDR = 0x00000000
 PARAMETER C_MPMC_HIGHADDR = 0x0FFFFFFF
 BUS_INTERFACE SPLB0 = mb_plb
 BUS_INTERFACE XCL1 = microblaze_0_IXCL
 BUS_INTERFACE XCL2 = microblaze_0_DXCL
 PORT MPMC_Clk0 = clk_200_0000MHzMMCM0
 PORT MPMC_Clk_200MHz = clk_200_0000MHzMMCM0
 PORT MPMC_Rst = sys_periph_reset
 PORT MPMC_Clk_Mem = clk_400_0000MHzMMCM0
 PORT MPMC_Clk_Rd_Base = clk_400_0000MHzMMCM0_nobuf_varphase
 PORT MPMC_DCM_PSEN = MPMC_DCM_PSEN
 PORT MPMC_DCM_PSINCDEC = MPMC_DCM_PSINCDEC
 PORT MPMC_DCM_PSDONE = MPMC_DCM_PSDONE
 PORT DDR3_Clk = fpga_0_DDR3_SDRAM_DDR3_Clk_pin
 PORT DDR3_Clk_n = fpga_0_DDR3_SDRAM_DDR3_Clk_n_pin
 PORT DDR3_CE = fpga_0_DDR3_SDRAM_DDR3_CE_pin
 PORT DDR3_CS_n = fpga_0_DDR3_SDRAM_DDR3_CS_n_pin
 PORT DDR3_ODT = fpga_0_DDR3_SDRAM_DDR3_ODT_pin
 PORT DDR3_RAS_n = fpga_0_DDR3_SDRAM_DDR3_RAS_n_pin
 PORT DDR3_CAS_n = fpga_0_DDR3_SDRAM_DDR3_CAS_n_pin
 PORT DDR3_WE_n = fpga_0_DDR3_SDRAM_DDR3_WE_n_pin
 PORT DDR3_BankAddr = fpga_0_DDR3_SDRAM_DDR3_BankAddr_pin
 PORT DDR3_Addr = fpga_0_DDR3_SDRAM_DDR3_Addr_pin
 PORT DDR3_DQ = fpga_0_DDR3_SDRAM_DDR3_DQ_pin
 PORT DDR3_DM = fpga_0_DDR3_SDRAM_DDR3_DM_pin
 PORT DDR3_Reset_n = fpga_0_DDR3_SDRAM_DDR3_Reset_n_pin
 PORT DDR3_DQS = fpga_0_DDR3_SDRAM_DDR3_DQS_pin
 PORT DDR3_DQS_n = fpga_0_DDR3_SDRAM_DDR3_DQS_n_pin
END

BEGIN util_vector_logic
 PARAMETER INSTANCE = FLASH_CE_inverter
 PARAMETER C_OPERATION = not
 PARAMETER C_SIZE = 1
 PARAMETER HW_VER = 1.00.a
 PORT Res = fpga_0_FLASH_CE_inverter_Res_pin
END

BEGIN util_ds_buf
 PARAMETER INSTANCE = PCIe_Diff_Clk
 PARAMETER C_BUF_TYPE = IBUFDSGTXE
 PARAMETER HW_VER = 1.01.a
 PORT IBUF_DS_P = fpga_0_PCIe_Diff_Clk_IBUF_DS_P_pin
 PORT IBUF_DS_N = fpga_0_PCIe_Diff_Clk_IBUF_DS_N_pin
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 200000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = MMCM0
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_CLKOUT1_FREQ = 200000000
 PARAMETER C_CLKOUT1_PHASE = 0
 PARAMETER C_CLKOUT1_GROUP = MMCM0
 PARAMETER C_CLKOUT1_BUF = TRUE
 PARAMETER C_CLKOUT2_FREQ = 400000000
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT2_GROUP = MMCM0
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT3_FREQ = 400000000
 PARAMETER C_CLKOUT3_PHASE = 0
 PARAMETER C_CLKOUT3_GROUP = MMCM0
 PARAMETER C_CLKOUT3_BUF = FALSE
 PARAMETER C_CLKOUT3_VARIABLE_PHASE = TRUE
 PARAMETER C_CLKOUT4_FREQ = 80000000
 PARAMETER C_CLKOUT4_PHASE = 0
 PARAMETER C_CLKOUT4_GROUP = MMCM0
 PARAMETER C_CLKOUT4_BUF = TRUE
 PARAMETER C_PSDONE_GROUP = MMCM0
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 4.03.a
 PORT CLKIN = dcm_clk_s
 PORT CLKOUT0 = clk_100_0000MHzMMCM0
 PORT CLKOUT1 = clk_200_0000MHzMMCM0
 PORT CLKOUT2 = clk_400_0000MHzMMCM0
 PORT CLKOUT3 = clk_400_0000MHzMMCM0_nobuf_varphase
 PORT CLKOUT4 = clk_80_ICAP
 PORT PSCLK = clk_200_0000MHzMMCM0
 PORT PSEN = MPMC_DCM_PSEN
 PORT PSINCDEC = MPMC_DCM_PSINCDEC
 PORT PSDONE = MPMC_DCM_PSDONE
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_mdm_bus
 PORT Debug_SYS_Rst = Debug_SYS_Rst
 PORT Interrupt = mdm_0_Interrupt
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_100_0000MHzMMCM0
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
 PORT Dcm_locked = Dcm_all_locked
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN xps_intc
 PARAMETER INSTANCE = xps_intc_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_BASEADDR = 0x81800000
 PARAMETER C_HIGHADDR = 0x8180ffff
 PARAMETER C_NUM_INTR_INPUTS = 4
 BUS_INTERFACE SPLB = mb_plb
 PORT Intr = xps_timer_0_Interrupt & xps_hwicap_0_IP2INTC_Irpt & mdm_0_Interrupt & RS232_Uart_1_Interrupt & gnd2int_0_gnd15 & gnd2int_0_gnd14 & gnd2int_0_gnd13 & gnd2int_0_gnd12 & gnd2int_0_gnd11 & gnd2int_0_gnd10 & gnd2int_0_gnd9 & gnd2int_0_gnd8 & gnd2int_0_gnd7 & gnd2int_0_gnd6 & fsl_v20_5a_FSL_Has_Data & fsl_v20_4a_FSL_Has_Data & fsl_v20_3a_FSL_Has_Data & fsl_v20_2a_FSL_Has_Data & fsl_v20_1a_FSL_Has_Data & fsl_v20_0a_FSL_Has_Data & xps_sysace_0_SysACE_IRQ
 PORT Irq = microblaze_0_Interrupt
END

# Fix for newer SO-DIMM / external memory.
# See http://www.xilinx.com/support/answers/44814.htm
BEGIN util_reduced_logic
 PARAMETER INSTANCE = AND_Gate
 PARAMETER C_OPERATION = and
 PARAMETER C_SIZE = 2
 PARAMETER HW_VER = 1.00.a
 PORT Op1 = 0b0 & 0b0
 PORT Res = fpga_0_DDR2_SDRAM_DIMM0_DDR2_RowAddr_pin_13
END

BEGIN xps_timer
 PARAMETER INSTANCE = xps_timer_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x85000000
 PARAMETER C_HIGHADDR = 0x850000FF
 BUS_INTERFACE SPLB = mb_plb
 PORT Interrupt = xps_timer_0_Interrupt
END

BEGIN hwt_s2h
 PARAMETER INSTANCE = hwt_s2h_0
 PARAMETER HW_VER = v1.00.b
 BUS_INTERFACE OS_SFSL = fsl_v20_0b
 BUS_INTERFACE OS_MFSL = fsl_v20_0a
 BUS_INTERFACE SFIFO32 = fifo32_0b_sfifo32
 BUS_INTERFACE MFIFO32 = fifo32_0a_mfifo32
 PORT Rst = proc_control_0_reset0
 PORT Clk = clk_100_0000MHzMMCM0
 PORT switch_data_rdy = s2a_src_rdy
 PORT switch_data = s2a_data
 PORT thread_read_rdy = s2a_dst_rdy
 PORT thread_data_rdy = a2s_src_rdy
 PORT thread_data = a2s_data
 PORT switch_read_rdy = a2s_dst_rdy
END

BEGIN hwt_h2s
 PARAMETER INSTANCE = hwt_h2s_0
 PARAMETER HW_VER = v1.00.b
 BUS_INTERFACE OS_SFSL = fsl_v20_1b
 BUS_INTERFACE OS_MFSL = fsl_v20_1a
 BUS_INTERFACE SFIFO32 = fifo32_1b_sfifo32
 BUS_INTERFACE MFIFO32 = fifo32_1a_mfifo32
 PORT Rst = proc_control_0_reset1
 PORT Clk = clk_100_0000MHzMMCM0
 PORT switch_data_rdy = s2d_src_rdy
 PORT switch_data = s2d_data
 PORT thread_read_rdy = s2d_dst_rdy
 PORT thread_data_rdy = d2s_src_rdy
 PORT thread_data = d2s_data
 PORT switch_read_rdy = d2s_dst_rdy
END

BEGIN hwt_ethernet_test
 PARAMETER INSTANCE = hwt_ethernet_test_0
 PARAMETER HW_VER = v1.00.b
 BUS_INTERFACE OS_SFSL = fsl_v20_2b
 BUS_INTERFACE OS_MFSL = fsl_v20_2a
 BUS_INTERFACE SFIFO32 = fifo32_2b_sfifo32
 BUS_INTERFACE MFIFO32 = fifo32_2a_mfifo32
 PORT Rst = proc_control_0_reset2
 PORT Clk = clk_100_0000MHzMMCM0
 PORT TXP = TXP
 PORT TXN = TXN
 PORT RXP = RXP
 PORT RXN = RXN
 PORT MGTCLK_P = MGTCLK_P
 PORT MGTCLK_N = MGTCLK_N
 PORT PRE_PHY_RESET = sys_rst_s
 PORT PHY_RESET = PHY_RESET
# Decoder
 PORT switch_data_rdy = s2c_src_rdy
 PORT switch_data = s2c_data
 PORT thread_read_rdy = s2c_dst_rdy
# Encoder
 PORT thread_data_rdy = c2s_src_rdy
 PORT thread_data = c2s_data
 PORT switch_read_rdy = c2s_dst_rdy
END

BEGIN noc_rst_block
 PARAMETER INSTANCE = noc_rst_block_0
 PARAMETER HW_VER = v1.00.a
 PORT rst = proc_control_0_reset3
 PORT switch_data_rdy_in = s2b_src_rdy
 PORT switch_data_in = s2b_data
 PORT switch_read_rdy_in = b2s_dst_rdy
 PORT thread_read_rdy_in = s2b_dst_rdy_2
 PORT thread_data_rdy_in = b2s_src_rdy_2
 PORT thread_data_in = b2s_data_2
 PORT switch_data_rdy_out = s2b_src_rdy_2
 PORT switch_data_out = s2b_data_2
 PORT switch_read_rdy_out = b2s_dst_rdy_2
 PORT thread_read_rdy_out = s2b_dst_rdy
 PORT thread_data_rdy_out = b2s_src_rdy
 PORT thread_data_out = b2s_data
END

BEGIN fsl_v20
 PARAMETER INSTANCE = fsl_v20_0a
 PARAMETER HW_VER = 2.11.f
 PARAMETER C_USE_CONTROL = 0
 PORT FSL_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = proc_control_0_reset0
 PORT FSL_Has_Data = fsl_v20_0a_FSL_Has_Data
END

BEGIN fsl_v20
 PARAMETER INSTANCE = fsl_v20_0b
 PARAMETER HW_VER = 2.11.f
 PARAMETER C_USE_CONTROL = 0
 PORT FSL_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = proc_control_0_reset0
END

BEGIN fsl_v20
 PARAMETER INSTANCE = fsl_v20_1a
 PARAMETER HW_VER = 2.11.f
 PARAMETER C_USE_CONTROL = 0
 PORT FSL_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = proc_control_0_reset1
 PORT FSL_Has_Data = fsl_v20_1a_FSL_Has_Data
END

BEGIN fsl_v20
 PARAMETER INSTANCE = fsl_v20_1b
 PARAMETER HW_VER = 2.11.f
 PARAMETER C_USE_CONTROL = 0
 PORT FSL_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = proc_control_0_reset1
END

BEGIN fsl_v20
 PARAMETER INSTANCE = fsl_v20_2a
 PARAMETER HW_VER = 2.11.f
 PARAMETER C_USE_CONTROL = 0
 PORT FSL_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = proc_control_0_reset2
 PORT FSL_Has_Data = fsl_v20_2a_FSL_Has_Data
END

BEGIN fsl_v20
 PARAMETER INSTANCE = fsl_v20_2b
 PARAMETER HW_VER = 2.11.f
 PARAMETER C_USE_CONTROL = 0
 PORT FSL_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = proc_control_0_reset2
END

BEGIN fsl_v20
 PARAMETER INSTANCE = fsl_v20_3a
 PARAMETER HW_VER = 2.11.f
 PARAMETER C_USE_CONTROL = 0
 PORT FSL_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = proc_control_0_reset3
 PORT FSL_Has_Data = fsl_v20_3a_FSL_Has_Data
END

BEGIN fsl_v20
 PARAMETER INSTANCE = fsl_v20_3b
 PARAMETER HW_VER = 2.11.f
 PARAMETER C_USE_CONTROL = 0
 PORT FSL_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = proc_control_0_reset3
END

BEGIN fsl_v20
 PARAMETER INSTANCE = fsl_v20_4a
 PARAMETER HW_VER = 2.11.f
 PARAMETER C_USE_CONTROL = 0
 PORT FSL_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = proc_control_0_reconos_reset
 PORT FSL_Has_Data = fsl_v20_4a_FSL_Has_Data
END

BEGIN fsl_v20
 PARAMETER INSTANCE = fsl_v20_4b
 PARAMETER HW_VER = 2.11.f
 PARAMETER C_USE_CONTROL = 0
 PORT FSL_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = proc_control_0_reconos_reset
END

BEGIN fsl_v20
 PARAMETER INSTANCE = fsl_v20_5a
 PARAMETER HW_VER = 2.11.f
 PARAMETER C_USE_CONTROL = 0
 PORT FSL_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = proc_control_0_reconos_reset
 PORT FSL_Has_Data = fsl_v20_5a_FSL_Has_Data
END

BEGIN fsl_v20
 PARAMETER INSTANCE = fsl_v20_5b
 PARAMETER HW_VER = 2.11.f
 PARAMETER C_USE_CONTROL = 0
 PORT FSL_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = proc_control_0_reconos_reset
END

BEGIN fifo32
 PARAMETER INSTANCE = fifo32_0b
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO32_DEPTH = 128
 BUS_INTERFACE SFIFO32 = fifo32_0b_sfifo32
 BUS_INTERFACE MFIFO32 = fifo32_0b_mfifo32
 PORT FIFO32_S_Clk = clk_100_0000MHzMMCM0
 PORT FIFO32_M_Clk = clk_100_0000MHzMMCM0
 PORT rst = proc_control_0_reset0
END

BEGIN fifo32
 PARAMETER INSTANCE = fifo32_1b
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO32_DEPTH = 128
 BUS_INTERFACE SFIFO32 = fifo32_1b_sfifo32
 BUS_INTERFACE MFIFO32 = fifo32_1b_mfifo32
 PORT FIFO32_S_Clk = clk_100_0000MHzMMCM0
 PORT FIFO32_M_Clk = clk_100_0000MHzMMCM0
 PORT rst = proc_control_0_reset1
END

BEGIN fifo32
 PARAMETER INSTANCE = fifo32_2b
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO32_DEPTH = 128
 BUS_INTERFACE SFIFO32 = fifo32_2b_sfifo32
 BUS_INTERFACE MFIFO32 = fifo32_2b_mfifo32
 PORT FIFO32_S_Clk = clk_100_0000MHzMMCM0
 PORT FIFO32_M_Clk = clk_100_0000MHzMMCM0
 PORT rst = proc_control_0_reset2
END

BEGIN fifo32
 PARAMETER INSTANCE = fifo32_3b
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO32_DEPTH = 128
 BUS_INTERFACE SFIFO32 = fifo32_3b_sfifo32
 BUS_INTERFACE MFIFO32 = fifo32_3b_mfifo32
 PORT FIFO32_S_Clk = clk_100_0000MHzMMCM0
 PORT FIFO32_M_Clk = clk_100_0000MHzMMCM0
 PORT rst = proc_control_0_reset3
END

BEGIN fifo32
 PARAMETER INSTANCE = fifo32_0a
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO32_DEPTH = 128
 BUS_INTERFACE SFIFO32 = fifo32_0a_sfifo32
 BUS_INTERFACE MFIFO32 = fifo32_0a_mfifo32
 PORT FIFO32_S_Clk = clk_100_0000MHzMMCM0
 PORT FIFO32_M_Clk = clk_100_0000MHzMMCM0
 PORT rst = proc_control_0_reset0
END

BEGIN fifo32
 PARAMETER INSTANCE = fifo32_1a
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO32_DEPTH = 128
 BUS_INTERFACE SFIFO32 = fifo32_1a_sfifo32
 BUS_INTERFACE MFIFO32 = fifo32_1a_mfifo32
 PORT FIFO32_S_Clk = clk_100_0000MHzMMCM0
 PORT FIFO32_M_Clk = clk_100_0000MHzMMCM0
 PORT rst = proc_control_0_reset1
END

BEGIN fifo32
 PARAMETER INSTANCE = fifo32_2a
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO32_DEPTH = 128
 BUS_INTERFACE SFIFO32 = fifo32_2a_sfifo32
 BUS_INTERFACE MFIFO32 = fifo32_2a_mfifo32
 PORT FIFO32_S_Clk = clk_100_0000MHzMMCM0
 PORT FIFO32_M_Clk = clk_100_0000MHzMMCM0
 PORT rst = proc_control_0_reset2
END

BEGIN fifo32
 PARAMETER INSTANCE = fifo32_3a
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_FIFO32_DEPTH = 128
 BUS_INTERFACE SFIFO32 = fifo32_3a_sfifo32
 BUS_INTERFACE MFIFO32 = fifo32_3a_mfifo32
 PORT FIFO32_S_Clk = clk_100_0000MHzMMCM0
 PORT FIFO32_M_Clk = clk_100_0000MHzMMCM0
 PORT rst = proc_control_0_reset3
END

BEGIN fifo32_arbiter
 PARAMETER INSTANCE = fifo32_arbiter_0
 PARAMETER HW_VER = 1.00.b
 PARAMETER FIFO32_PORTS = 4
 BUS_INTERFACE MFIFO32_A = fifo32_0b_mfifo32
 BUS_INTERFACE SFIFO32_A = fifo32_0a_sfifo32
 BUS_INTERFACE MFIFO32_B = fifo32_1b_mfifo32
 BUS_INTERFACE SFIFO32_B = fifo32_1a_sfifo32
 BUS_INTERFACE MFIFO32_C = fifo32_2b_mfifo32
 BUS_INTERFACE SFIFO32_C = fifo32_2a_sfifo32
 BUS_INTERFACE MFIFO32_D = fifo32_3b_mfifo32
 BUS_INTERFACE SFIFO32_D = fifo32_3a_sfifo32
 BUS_INTERFACE SFIFO32_MEMCTRL = fifo32_arbiter_0_SFIFO32
 BUS_INTERFACE MFIFO32_MEMCTRL = fifo32_arbiter_0_MFIFO32
 PORT Rst = proc_control_0_reconos_reset
 PORT Clk = clk_100_0000MHzMMCM0
END

BEGIN fifo32_burst_converter
 PARAMETER INSTANCE = fifo32_burst_converter_0
 PARAMETER HW_VER = 1.00.b
 BUS_INTERFACE SFIFO32_MEMCTRL = fifo32_burst_converter_0_SFIFO32_MEMCTRL
 BUS_INTERFACE MFIFO32_MEMCTRL = fifo32_burst_converter_0_MFIFO32_MEMCTRL
 BUS_INTERFACE SFIFO32 = fifo32_arbiter_0_SFIFO32
 BUS_INTERFACE MFIFO32 = fifo32_arbiter_0_MFIFO32
 PORT Rst = proc_control_0_reconos_reset
 PORT Clk = clk_100_0000MHzMMCM0
END

BEGIN mmu
 PARAMETER INSTANCE = mmu_0
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE MEM_SFIFO32 = mmu_0_MEM_SFIFO32
 BUS_INTERFACE MEM_MFIFO32 = mmu_0_MEM_MFIFO32
 BUS_INTERFACE HWT_SFIFO32 = fifo32_burst_converter_0_SFIFO32_MEMCTRL
 BUS_INTERFACE HWT_MFIFO32 = fifo32_burst_converter_0_MFIFO32_MEMCTRL
 PORT Rst = proc_control_0_reconos_reset
 PORT Clk = clk_100_0000MHzMMCM0
 PORT PGD = proc_control_0_pgd
 PORT PAGE_FAULT = mmu_0_page_fault
 PORT FAULT_ADDR = mmu_0_fault_addr
 PORT RETRY = proc_control_0_retry
 PORT TLB_HITS = mmu_0_TLB_HITS
 PORT TLB_MISSES = mmu_0_TLB_MISSES
END

BEGIN xps_mem
 PARAMETER INSTANCE = xps_mem_0
 PARAMETER HW_VER = 1.00.b
 BUS_INTERFACE MPLB = mb_plb
 BUS_INTERFACE SFIFO32 = mmu_0_MEM_SFIFO32
 BUS_INTERFACE MFIFO32 = mmu_0_MEM_MFIFO32
END

BEGIN proc_control
 PARAMETER INSTANCE = proc_control_0
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_ENABLE_ILA = 0
 BUS_INTERFACE SFSLA = fsl_v20_4b
 BUS_INTERFACE MFSLA = fsl_v20_4a
 BUS_INTERFACE SFSLB = fsl_v20_5b
 BUS_INTERFACE MFSLB = fsl_v20_5a
 PORT Clk = clk_100_0000MHzMMCM0
 PORT Rst = sys_bus_reset
 PORT reset0 = proc_control_0_reset0
 PORT reset1 = proc_control_0_reset1
 PORT reset2 = proc_control_0_reset2
 PORT reset3 = proc_control_0_reset3
 PORT pgd = proc_control_0_pgd
 PORT page_fault = mmu_0_page_fault
 PORT fault_addr = mmu_0_fault_addr
 PORT tlb_hits = mmu_0_tlb_hits
 PORT tlb_misses = mmu_0_tlb_misses
 PORT retry = proc_control_0_retry
 PORT reconos_reset = proc_control_0_reconos_reset
END

BEGIN gnd2int
 PARAMETER INSTANCE = gnd2int_0
 PARAMETER HW_VER = 1.00.a
 PORT GND0 = gnd2int_0_gnd0
 PORT GND1 = gnd2int_0_gnd1
 PORT GND2 = gnd2int_0_gnd2
 PORT GND3 = gnd2int_0_gnd3
 PORT GND4 = gnd2int_0_gnd4
 PORT GND5 = gnd2int_0_gnd5
 PORT GND6 = gnd2int_0_gnd6
 PORT GND7 = gnd2int_0_gnd7
 PORT GND8 = gnd2int_0_gnd8
 PORT GND9 = gnd2int_0_gnd9
 PORT GNDA = gnd2int_0_gnd10
 PORT GNDB = gnd2int_0_gnd11
 PORT GNDC = gnd2int_0_gnd12
 PORT GNDD = gnd2int_0_gnd13
 PORT GNDE = gnd2int_0_gnd14
 PORT GNDF = gnd2int_0_gnd15
END

BEGIN xps_sysace
 PARAMETER INSTANCE = xps_sysace_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x85010000
 PARAMETER C_HIGHADDR = 0x8501FFFF
 PARAMETER C_MEM_WIDTH = 8
 BUS_INTERFACE SPLB = mb_plb
 PORT SysACE_IRQ = xps_sysace_0_SysACE_IRQ
 PORT SysACE_MPA = xps_sysace_0_SysACE_MPA
 PORT SysACE_MPIRQ = xps_sysace_0_SysACE_MPIRQ
 PORT SysACE_OEN = xps_sysace_0_SysACE_OEN
 PORT SysACE_CEN = xps_sysace_0_SysACE_CEN
 PORT SysACE_MPD = xps_sysace_0_SysACE_MPD
 PORT SysACE_WEN = xps_sysace_0_SysACE_WEN
 PORT SysACE_CLK = xps_sysace_0_SysACE_CLK
END

BEGIN xps_hwicap
 PARAMETER INSTANCE = xps_hwicap_0
 PARAMETER HW_VER = 5.01.a
 PARAMETER C_BASEADDR = 0x86000000
 PARAMETER C_HIGHADDR = 0x8600FFFF
 BUS_INTERFACE SPLB = mb_plb
 PORT IP2INTC_Irpt = xps_hwicap_0_IP2INTC_Irpt
# clk_100_0000MHzMMCM0
 PORT ICAP_Clk = clk_80_ICAP
END

# PORT ICAP_Clk = clk_80_ICAP
BEGIN noc_switch
 PARAMETER INSTANCE = noc_switch_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER globalAddr = 0b0001
 BUS_INTERFACE ringInput = noc_switch_2_ring_output
 BUS_INTERFACE ringOutput = noc_switch_1_ring_output
 PORT downstream0ReadEnable = s2c_dst_rdy
 PORT o_downstream0_rdy = s2c_src_rdy
 PORT downstream0Data = s2c_data
 PORT downstream0ReadClock = clk_100_0000MHzMMCM0
 PORT downstream1ReadEnable = s2d_dst_rdy
 PORT o_downstream1_rdy = s2d_src_rdy
 PORT downstream1Data = s2d_data
 PORT downstream1ReadClock = clk_100_0000MHzMMCM0
 PORT upstream0WriteEnable = c2s_src_rdy
 PORT upstream0Data = c2s_data
 PORT o_upstream0_rdy = c2s_dst_rdy
 PORT upstream0WriteClock = clk_100_0000MHzMMCM0
 PORT upstream1WriteEnable = d2s_src_rdy
 PORT upstream1Data = d2s_data
 PORT o_upstream1_rdy = d2s_dst_rdy
 PORT upstream1WriteClock = clk_100_0000MHzMMCM0
 PORT reset = proc_control_0_reset0
 PORT clk125 = clk_100_0000MHzMMCM0
END

BEGIN noc_switch
 PARAMETER INSTANCE = noc_switch_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER globalAddr = 0b0000
 BUS_INTERFACE ringInput = noc_switch_1_ring_output
 BUS_INTERFACE ringOutput = noc_switch_2_ring_output
 PORT downstream0ReadEnable = s2a_dst_rdy
 PORT o_downstream0_rdy = s2a_src_rdy
 PORT downstream0Data = s2a_data
 PORT downstream0ReadClock = clk_100_0000MHzMMCM0
 PORT downstream1ReadEnable = s2b_dst_rdy
 PORT o_downstream1_rdy = s2b_src_rdy
 PORT downstream1Data = s2b_data
 PORT downstream1ReadClock = clk_100_0000MHzMMCM0
 PORT upstream0WriteEnable = a2s_src_rdy
 PORT upstream0Data = a2s_data
 PORT o_upstream0_rdy = a2s_dst_rdy
 PORT upstream0WriteClock = clk_100_0000MHzMMCM0
 PORT upstream1WriteEnable = b2s_src_rdy
 PORT upstream1Data = b2s_data
 PORT o_upstream1_rdy = b2s_dst_rdy
 PORT upstream1WriteClock = clk_100_0000MHzMMCM0
 PORT reset = proc_control_0_reset0
 PORT clk125 = clk_100_0000MHzMMCM0
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_CACHE_BYTE_SIZE = 65536
 PARAMETER C_DCACHE_BYTE_SIZE = 65536
 PARAMETER HW_VER = 8.50.a
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_PVR = 2
 PARAMETER C_USE_MMU = 3
 PARAMETER C_MMU_ZONES = 2
 PARAMETER C_ICACHE_LINE_LEN = 8
 PARAMETER C_ICACHE_STREAMS = 1
 PARAMETER C_ICACHE_VICTIMS = 8
 PARAMETER C_DIV_ZERO_EXCEPTION = 1
 PARAMETER C_IPLB_BUS_EXCEPTION = 1
 PARAMETER C_DPLB_BUS_EXCEPTION = 1
 PARAMETER C_ILL_OPCODE_EXCEPTION = 1
 PARAMETER C_OPCODE_0x0_ILLEGAL = 1
 PARAMETER C_UNALIGNED_EXCEPTIONS = 1
 PARAMETER C_USE_HW_MUL = 2
 PARAMETER C_USE_DIV = 1
 PARAMETER C_FSL_LINKS = 6
 PARAMETER C_DCACHE_LINE_LEN = 8
 PARAMETER C_USE_FPU = 2
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE DXCL = microblaze_0_DXCL
 BUS_INTERFACE IXCL = microblaze_0_IXCL
 BUS_INTERFACE DEBUG = microblaze_0_mdm_bus
 BUS_INTERFACE SFSL0 = fsl_v20_0a
 BUS_INTERFACE SFSL1 = fsl_v20_1a
 BUS_INTERFACE SFSL2 = fsl_v20_2a
 BUS_INTERFACE SFSL3 = fsl_v20_3a
 BUS_INTERFACE SFSL4 = fsl_v20_4a
 BUS_INTERFACE SFSL5 = fsl_v20_5a
 BUS_INTERFACE MFSL0 = fsl_v20_0b
 BUS_INTERFACE MFSL1 = fsl_v20_1b
 BUS_INTERFACE MFSL2 = fsl_v20_2b
 BUS_INTERFACE MFSL3 = fsl_v20_3b
 BUS_INTERFACE MFSL4 = fsl_v20_4b
 BUS_INTERFACE MFSL5 = fsl_v20_5b
 PORT MB_RESET = mb_reset
 PORT INTERRUPT = microblaze_0_Interrupt
END

