ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Mar 09, 2021 at 20:40:42 CST
ncverilog
	testfixture.v
	RFILE.v
	+define+PAT1
	+access+r
file: testfixture.v
	module worklib.test:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.test:v <0x057662ef>
			streams:  11, words: 17820
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  5       3
		Registers:               34      32
		Scalar wires:             7       -
		Vectored wires:          26       -
		Always blocks:           13      11
		Initial blocks:           6       6
		Cont. assignments:       15      15
		Pseudo assignments:       3       3
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.test:v
Loading snapshot worklib.test:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'RFILE.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
-----------------------------------------------------

Start to Send RSSI & Compare ...


T00:  your xt=33  yt=08 == expect xt=34 yt=07   =>  difference=     2 =>  PASS
Simulation interrupted at 224051700 NS + 0
ncsim> exit
ncsim: *W,CNTRCW: Multiple control-C's detected. One more will exit simulation.
ncsim: *F,CNTRCF: Multiple control-C's detected. Exiting simulation.
TOOL:	ncverilog	15.20-s039: Exiting on Mar 09, 2021 at 21:39:42 CST  (total: 00:59:00)
