Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Apr 17 14:10:15 2019
| Host         : INDIUM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U1/FSM_sequential_cs_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U1/FSM_sequential_cs_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U1/FSM_sequential_cs_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U4/tmp_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.238        0.000                      0                   85        0.048        0.000                      0                   85        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.238        0.000                      0                   59        0.048        0.000                      0                   59        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.772        0.000                      0                   26        0.535        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.238ns  (required time - arrival time)
  Source:                 U4/cnt_div_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/tmp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 1.968ns (54.416%)  route 1.649ns (45.584%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.726     5.329    U4/CLK
    SLICE_X3Y97          FDCE                                         r  U4/cnt_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U4/cnt_div_reg[3]/Q
                         net (fo=3, routed)           0.823     6.608    U4/cnt_div_reg[3]
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  U4/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     6.732    U4/ltOp_carry_i_7_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.265 r  U4/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.265    U4/ltOp_carry_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.382 r  U4/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.383    U4/ltOp_carry__0_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.500 r  U4/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.500    U4/ltOp_carry__1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.754 r  U4/ltOp_carry__2/CO[0]
                         net (fo=1, routed)           0.825     8.578    U1/tmp_clk
    SLICE_X4Y101         LUT5 (Prop_lut5_I4_O)        0.367     8.945 r  U1/tmp_clk_i_1/O
                         net (fo=1, routed)           0.000     8.945    U4/tmp_clk_reg_0
    SLICE_X4Y101         FDRE                                         r  U4/tmp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.588    15.010    U4/CLK
    SLICE_X4Y101         FDRE                                         r  U4/tmp_clk_reg/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y101         FDRE (Setup_fdre_C_D)        0.029    15.184    U4/tmp_clk_reg
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  6.238    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 U4/cnt_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 2.034ns (80.579%)  route 0.490ns (19.421%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.726     5.329    U4/CLK
    SLICE_X3Y97          FDCE                                         r  U4/cnt_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U4/cnt_div_reg[1]/Q
                         net (fo=3, routed)           0.490     6.274    U4/cnt_div_reg[1]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.948 r  U4/cnt_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    U4/cnt_div_reg[0]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  U4/cnt_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    U4/cnt_div_reg[4]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  U4/cnt_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.177    U4/cnt_div_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  U4/cnt_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.291    U4/cnt_div_reg[12]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  U4/cnt_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.405    U4/cnt_div_reg[16]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  U4/cnt_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.519    U4/cnt_div_reg[20]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.853 r  U4/cnt_div_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.853    U4/cnt_div_reg[24]_i_1_n_6
    SLICE_X3Y103         FDCE                                         r  U4/cnt_div_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.589    15.011    U4/CLK
    SLICE_X3Y103         FDCE                                         r  U4/cnt_div_reg[25]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y103         FDCE (Setup_fdce_C_D)        0.062    15.218    U4/cnt_div_reg[25]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 U4/cnt_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.923ns (79.686%)  route 0.490ns (20.314%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.726     5.329    U4/CLK
    SLICE_X3Y97          FDCE                                         r  U4/cnt_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U4/cnt_div_reg[1]/Q
                         net (fo=3, routed)           0.490     6.274    U4/cnt_div_reg[1]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.948 r  U4/cnt_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    U4/cnt_div_reg[0]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  U4/cnt_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    U4/cnt_div_reg[4]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  U4/cnt_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.177    U4/cnt_div_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  U4/cnt_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.291    U4/cnt_div_reg[12]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  U4/cnt_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.405    U4/cnt_div_reg[16]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  U4/cnt_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.519    U4/cnt_div_reg[20]_i_1_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.742 r  U4/cnt_div_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.742    U4/cnt_div_reg[24]_i_1_n_7
    SLICE_X3Y103         FDCE                                         r  U4/cnt_div_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.589    15.011    U4/CLK
    SLICE_X3Y103         FDCE                                         r  U4/cnt_div_reg[24]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y103         FDCE (Setup_fdce_C_D)        0.062    15.218    U4/cnt_div_reg[24]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  7.476    

Slack (MET) :             7.480ns  (required time - arrival time)
  Source:                 U4/cnt_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 1.920ns (79.661%)  route 0.490ns (20.339%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.726     5.329    U4/CLK
    SLICE_X3Y97          FDCE                                         r  U4/cnt_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U4/cnt_div_reg[1]/Q
                         net (fo=3, routed)           0.490     6.274    U4/cnt_div_reg[1]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.948 r  U4/cnt_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    U4/cnt_div_reg[0]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  U4/cnt_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    U4/cnt_div_reg[4]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  U4/cnt_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.177    U4/cnt_div_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  U4/cnt_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.291    U4/cnt_div_reg[12]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  U4/cnt_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.405    U4/cnt_div_reg[16]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.739 r  U4/cnt_div_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.739    U4/cnt_div_reg[20]_i_1_n_6
    SLICE_X3Y102         FDCE                                         r  U4/cnt_div_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.590    15.012    U4/CLK
    SLICE_X3Y102         FDCE                                         r  U4/cnt_div_reg[21]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y102         FDCE (Setup_fdce_C_D)        0.062    15.219    U4/cnt_div_reg[21]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  7.480    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 U5/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 1.657ns (68.802%)  route 0.751ns (31.198%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.726     5.329    U5/CLK
    SLICE_X0Y97          FDRE                                         r  U5/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  U5/count_reg[3]/Q
                         net (fo=1, routed)           0.751     6.535    U5/count_reg_n_0_[3]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.060 r  U5/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    U5/count_reg[0]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  U5/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    U5/count_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  U5/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.289    U5/count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  U5/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    U5/count_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.737 r  U5/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.737    U5/count_reg[16]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  U5/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.590    15.012    U5/CLK
    SLICE_X0Y101         FDRE                                         r  U5/count_reg[17]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    U5/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 U4/cnt_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 1.899ns (79.482%)  route 0.490ns (20.518%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.726     5.329    U4/CLK
    SLICE_X3Y97          FDCE                                         r  U4/cnt_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U4/cnt_div_reg[1]/Q
                         net (fo=3, routed)           0.490     6.274    U4/cnt_div_reg[1]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.948 r  U4/cnt_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    U4/cnt_div_reg[0]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  U4/cnt_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    U4/cnt_div_reg[4]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  U4/cnt_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.177    U4/cnt_div_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  U4/cnt_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.291    U4/cnt_div_reg[12]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  U4/cnt_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.405    U4/cnt_div_reg[16]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.718 r  U4/cnt_div_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.718    U4/cnt_div_reg[20]_i_1_n_4
    SLICE_X3Y102         FDCE                                         r  U4/cnt_div_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.590    15.012    U4/CLK
    SLICE_X3Y102         FDCE                                         r  U4/cnt_div_reg[23]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y102         FDCE (Setup_fdce_C_D)        0.062    15.219    U4/cnt_div_reg[23]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.575ns  (required time - arrival time)
  Source:                 U4/cnt_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 1.825ns (78.826%)  route 0.490ns (21.174%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.726     5.329    U4/CLK
    SLICE_X3Y97          FDCE                                         r  U4/cnt_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U4/cnt_div_reg[1]/Q
                         net (fo=3, routed)           0.490     6.274    U4/cnt_div_reg[1]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.948 r  U4/cnt_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    U4/cnt_div_reg[0]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  U4/cnt_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    U4/cnt_div_reg[4]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  U4/cnt_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.177    U4/cnt_div_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  U4/cnt_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.291    U4/cnt_div_reg[12]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  U4/cnt_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.405    U4/cnt_div_reg[16]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.644 r  U4/cnt_div_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.644    U4/cnt_div_reg[20]_i_1_n_5
    SLICE_X3Y102         FDCE                                         r  U4/cnt_div_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.590    15.012    U4/CLK
    SLICE_X3Y102         FDCE                                         r  U4/cnt_div_reg[22]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y102         FDCE (Setup_fdce_C_D)        0.062    15.219    U4/cnt_div_reg[22]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                  7.575    

Slack (MET) :             7.591ns  (required time - arrival time)
  Source:                 U4/cnt_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 1.809ns (78.679%)  route 0.490ns (21.321%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.726     5.329    U4/CLK
    SLICE_X3Y97          FDCE                                         r  U4/cnt_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U4/cnt_div_reg[1]/Q
                         net (fo=3, routed)           0.490     6.274    U4/cnt_div_reg[1]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.948 r  U4/cnt_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    U4/cnt_div_reg[0]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  U4/cnt_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    U4/cnt_div_reg[4]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  U4/cnt_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.177    U4/cnt_div_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  U4/cnt_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.291    U4/cnt_div_reg[12]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  U4/cnt_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.405    U4/cnt_div_reg[16]_i_1_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.628 r  U4/cnt_div_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.628    U4/cnt_div_reg[20]_i_1_n_7
    SLICE_X3Y102         FDCE                                         r  U4/cnt_div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.590    15.012    U4/CLK
    SLICE_X3Y102         FDCE                                         r  U4/cnt_div_reg[20]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y102         FDCE (Setup_fdce_C_D)        0.062    15.219    U4/cnt_div_reg[20]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                  7.591    

Slack (MET) :             7.593ns  (required time - arrival time)
  Source:                 U5/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 1.546ns (67.295%)  route 0.751ns (32.705%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.726     5.329    U5/CLK
    SLICE_X0Y97          FDRE                                         r  U5/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  U5/count_reg[3]/Q
                         net (fo=1, routed)           0.751     6.535    U5/count_reg_n_0_[3]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.060 r  U5/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    U5/count_reg[0]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  U5/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    U5/count_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  U5/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.289    U5/count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  U5/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.403    U5/count_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.626 r  U5/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.626    U5/count_reg[16]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  U5/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.590    15.012    U5/CLK
    SLICE_X0Y101         FDRE                                         r  U5/count_reg[16]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    U5/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  7.593    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 U4/cnt_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 1.806ns (78.651%)  route 0.490ns (21.349%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.726     5.329    U4/CLK
    SLICE_X3Y97          FDCE                                         r  U4/cnt_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  U4/cnt_div_reg[1]/Q
                         net (fo=3, routed)           0.490     6.274    U4/cnt_div_reg[1]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.948 r  U4/cnt_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    U4/cnt_div_reg[0]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  U4/cnt_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    U4/cnt_div_reg[4]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  U4/cnt_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.177    U4/cnt_div_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  U4/cnt_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.291    U4/cnt_div_reg[12]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.625 r  U4/cnt_div_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.625    U4/cnt_div_reg[16]_i_1_n_6
    SLICE_X3Y101         FDCE                                         r  U4/cnt_div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.590    15.012    U4/CLK
    SLICE_X3Y101         FDCE                                         r  U4/cnt_div_reg[17]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y101         FDCE (Setup_fdce_C_D)        0.062    15.219    U4/cnt_div_reg[17]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  7.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 U5/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/an_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.183ns (42.171%)  route 0.251ns (57.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.599     1.518    U5/CLK
    SLICE_X0Y100         FDRE                                         r  U5/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U5/count_reg[15]/Q
                         net (fo=10, routed)          0.251     1.910    U5/p_0_in[0]
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.042     1.952 r  U5/an[2]_i_1/O
                         net (fo=1, routed)           0.000     1.952    U5/an[2]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  U5/an_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.878     2.043    U5/CLK
    SLICE_X1Y99          FDRE                                         r  U5/an_reg[2]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.107     1.904    U5/an_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U5/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/an_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.184ns (42.110%)  route 0.253ns (57.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.599     1.518    U5/CLK
    SLICE_X0Y100         FDRE                                         r  U5/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  U5/count_reg[15]/Q
                         net (fo=10, routed)          0.253     1.912    U5/p_0_in[0]
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.043     1.955 r  U5/an[7]_i_1/O
                         net (fo=1, routed)           0.000     1.955    U5/an[7]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  U5/an_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.878     2.043    U5/CLK
    SLICE_X1Y99          FDRE                                         r  U5/an_reg[7]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.107     1.904    U5/an_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 U5/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/an_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.568%)  route 0.251ns (57.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.599     1.518    U5/CLK
    SLICE_X0Y100         FDRE                                         r  U5/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  U5/count_reg[15]/Q
                         net (fo=10, routed)          0.251     1.910    U5/p_0_in[0]
    SLICE_X1Y99          LUT3 (Prop_lut3_I2_O)        0.045     1.955 r  U5/an[1]_i_1/O
                         net (fo=1, routed)           0.000     1.955    U5/an[1]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  U5/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.878     2.043    U5/CLK
    SLICE_X1Y99          FDRE                                         r  U5/an_reg[1]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.091     1.888    U5/an_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U5/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/an_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.374%)  route 0.253ns (57.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.599     1.518    U5/CLK
    SLICE_X0Y100         FDRE                                         r  U5/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U5/count_reg[15]/Q
                         net (fo=10, routed)          0.253     1.912    U5/p_0_in[0]
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.957 r  U5/an[4]_i_1/O
                         net (fo=1, routed)           0.000     1.957    U5/an[4]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  U5/an_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.878     2.043    U5/CLK
    SLICE_X1Y99          FDRE                                         r  U5/an_reg[4]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.092     1.889    U5/an_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U4/cnt_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.605     1.524    U4/CLK
    SLICE_X3Y99          FDCE                                         r  U4/cnt_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  U4/cnt_div_reg[11]/Q
                         net (fo=2, routed)           0.119     1.785    U4/cnt_div_reg[11]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  U4/cnt_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    U4/cnt_div_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  U4/cnt_div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    U4/cnt_div_reg[12]_i_1_n_7
    SLICE_X3Y100         FDCE                                         r  U4/cnt_div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    U4/CLK
    SLICE_X3Y100         FDCE                                         r  U4/cnt_div_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    U4/cnt_div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U5/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.605     1.524    U5/CLK
    SLICE_X0Y99          FDRE                                         r  U5/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U5/count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.787    U5/count_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  U5/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    U5/count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  U5/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    U5/count_reg[12]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  U5/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    U5/CLK
    SLICE_X0Y100         FDRE                                         r  U5/count_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    U5/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 U5/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/an_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.185ns (37.340%)  route 0.310ns (62.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.599     1.518    U5/CLK
    SLICE_X0Y101         FDRE                                         r  U5/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  U5/count_reg[16]/Q
                         net (fo=9, routed)           0.310     1.970    U5/p_0_in[1]
    SLICE_X1Y99          LUT3 (Prop_lut3_I0_O)        0.044     2.014 r  U5/an[6]_i_1/O
                         net (fo=1, routed)           0.000     2.014    U5/an[6]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  U5/an_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.878     2.043    U5/CLK
    SLICE_X1Y99          FDRE                                         r  U5/an_reg[6]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.107     1.904    U5/an_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U4/cnt_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.605     1.524    U4/CLK
    SLICE_X3Y99          FDCE                                         r  U4/cnt_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  U4/cnt_div_reg[11]/Q
                         net (fo=2, routed)           0.119     1.785    U4/cnt_div_reg[11]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  U4/cnt_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    U4/cnt_div_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  U4/cnt_div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.010    U4/cnt_div_reg[12]_i_1_n_5
    SLICE_X3Y100         FDCE                                         r  U4/cnt_div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    U4/CLK
    SLICE_X3Y100         FDCE                                         r  U4/cnt_div_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    U4/cnt_div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U5/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.605     1.524    U5/CLK
    SLICE_X0Y99          FDRE                                         r  U5/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U5/count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.787    U5/count_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  U5/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    U5/count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.012 r  U5/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.012    U5/count_reg[12]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  U5/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    U5/CLK
    SLICE_X0Y100         FDRE                                         r  U5/count_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    U5/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U5/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/an_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.466%)  route 0.310ns (62.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.599     1.518    U5/CLK
    SLICE_X0Y101         FDRE                                         r  U5/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U5/count_reg[16]/Q
                         net (fo=9, routed)           0.310     1.970    U5/p_0_in[1]
    SLICE_X1Y99          LUT3 (Prop_lut3_I2_O)        0.045     2.015 r  U5/an[5]_i_1/O
                         net (fo=1, routed)           0.000     2.015    U5/an[5]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  U5/an_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.878     2.043    U5/CLK
    SLICE_X1Y99          FDRE                                         r  U5/an_reg[5]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.092     1.889    U5/an_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     U1/FSM_sequential_cs_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     U1/FSM_sequential_cs_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     U1/FSM_sequential_cs_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y97     U4/cnt_div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y99     U4/cnt_div_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y99     U4/cnt_div_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    U4/cnt_div_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    U4/cnt_div_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    U4/cnt_div_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    U4/tmp_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    U4/cnt_div_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    U4/cnt_div_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    U4/cnt_div_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    U4/cnt_div_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    U4/cnt_div_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    U4/cnt_div_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    U4/cnt_div_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    U4/cnt_div_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102    U4/cnt_div_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     U1/FSM_sequential_cs_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     U1/FSM_sequential_cs_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     U1/FSM_sequential_cs_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     U4/cnt_div_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99     U4/cnt_div_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99     U4/cnt_div_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    U4/cnt_div_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    U4/cnt_div_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    U4/cnt_div_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    U4/cnt_div_reg[15]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 U1/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.642ns (23.211%)  route 2.124ns (76.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.726     5.329    U1/CLK
    SLICE_X2Y97          FDCE                                         r  U1/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U1/FSM_sequential_cs_reg[2]/Q
                         net (fo=17, routed)          1.156     7.002    U1/out[2]
    SLICE_X4Y101         LUT3 (Prop_lut3_I2_O)        0.124     7.126 f  U1/W[4]_i_2/O
                         net (fo=31, routed)          0.968     8.095    U4/w2
    SLICE_X3Y97          FDCE                                         f  U4/cnt_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.606    15.029    U4/CLK
    SLICE_X3Y97          FDCE                                         r  U4/cnt_div_reg[0]/C
                         clock pessimism              0.278    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X3Y97          FDCE (Recov_fdce_C_CLR)     -0.405    14.866    U4/cnt_div_reg[0]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 U1/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.642ns (23.211%)  route 2.124ns (76.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.726     5.329    U1/CLK
    SLICE_X2Y97          FDCE                                         r  U1/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U1/FSM_sequential_cs_reg[2]/Q
                         net (fo=17, routed)          1.156     7.002    U1/out[2]
    SLICE_X4Y101         LUT3 (Prop_lut3_I2_O)        0.124     7.126 f  U1/W[4]_i_2/O
                         net (fo=31, routed)          0.968     8.095    U4/w2
    SLICE_X3Y97          FDCE                                         f  U4/cnt_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.606    15.029    U4/CLK
    SLICE_X3Y97          FDCE                                         r  U4/cnt_div_reg[1]/C
                         clock pessimism              0.278    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X3Y97          FDCE (Recov_fdce_C_CLR)     -0.405    14.866    U4/cnt_div_reg[1]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 U1/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.642ns (23.211%)  route 2.124ns (76.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.726     5.329    U1/CLK
    SLICE_X2Y97          FDCE                                         r  U1/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U1/FSM_sequential_cs_reg[2]/Q
                         net (fo=17, routed)          1.156     7.002    U1/out[2]
    SLICE_X4Y101         LUT3 (Prop_lut3_I2_O)        0.124     7.126 f  U1/W[4]_i_2/O
                         net (fo=31, routed)          0.968     8.095    U4/w2
    SLICE_X3Y97          FDCE                                         f  U4/cnt_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.606    15.029    U4/CLK
    SLICE_X3Y97          FDCE                                         r  U4/cnt_div_reg[2]/C
                         clock pessimism              0.278    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X3Y97          FDCE (Recov_fdce_C_CLR)     -0.405    14.866    U4/cnt_div_reg[2]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 U1/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.642ns (23.211%)  route 2.124ns (76.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.726     5.329    U1/CLK
    SLICE_X2Y97          FDCE                                         r  U1/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U1/FSM_sequential_cs_reg[2]/Q
                         net (fo=17, routed)          1.156     7.002    U1/out[2]
    SLICE_X4Y101         LUT3 (Prop_lut3_I2_O)        0.124     7.126 f  U1/W[4]_i_2/O
                         net (fo=31, routed)          0.968     8.095    U4/w2
    SLICE_X3Y97          FDCE                                         f  U4/cnt_div_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.606    15.029    U4/CLK
    SLICE_X3Y97          FDCE                                         r  U4/cnt_div_reg[3]/C
                         clock pessimism              0.278    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X3Y97          FDCE (Recov_fdce_C_CLR)     -0.405    14.866    U4/cnt_div_reg[3]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 U1/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.642ns (24.457%)  route 1.983ns (75.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.726     5.329    U1/CLK
    SLICE_X2Y97          FDCE                                         r  U1/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U1/FSM_sequential_cs_reg[2]/Q
                         net (fo=17, routed)          1.156     7.002    U1/out[2]
    SLICE_X4Y101         LUT3 (Prop_lut3_I2_O)        0.124     7.126 f  U1/W[4]_i_2/O
                         net (fo=31, routed)          0.828     7.954    U4/w2
    SLICE_X3Y98          FDCE                                         f  U4/cnt_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.606    15.029    U4/CLK
    SLICE_X3Y98          FDCE                                         r  U4/cnt_div_reg[4]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y98          FDCE (Recov_fdce_C_CLR)     -0.405    14.863    U4/cnt_div_reg[4]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 U1/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.642ns (24.457%)  route 1.983ns (75.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.726     5.329    U1/CLK
    SLICE_X2Y97          FDCE                                         r  U1/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U1/FSM_sequential_cs_reg[2]/Q
                         net (fo=17, routed)          1.156     7.002    U1/out[2]
    SLICE_X4Y101         LUT3 (Prop_lut3_I2_O)        0.124     7.126 f  U1/W[4]_i_2/O
                         net (fo=31, routed)          0.828     7.954    U4/w2
    SLICE_X3Y98          FDCE                                         f  U4/cnt_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.606    15.029    U4/CLK
    SLICE_X3Y98          FDCE                                         r  U4/cnt_div_reg[5]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y98          FDCE (Recov_fdce_C_CLR)     -0.405    14.863    U4/cnt_div_reg[5]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 U1/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.642ns (24.457%)  route 1.983ns (75.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.726     5.329    U1/CLK
    SLICE_X2Y97          FDCE                                         r  U1/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U1/FSM_sequential_cs_reg[2]/Q
                         net (fo=17, routed)          1.156     7.002    U1/out[2]
    SLICE_X4Y101         LUT3 (Prop_lut3_I2_O)        0.124     7.126 f  U1/W[4]_i_2/O
                         net (fo=31, routed)          0.828     7.954    U4/w2
    SLICE_X3Y98          FDCE                                         f  U4/cnt_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.606    15.029    U4/CLK
    SLICE_X3Y98          FDCE                                         r  U4/cnt_div_reg[6]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y98          FDCE (Recov_fdce_C_CLR)     -0.405    14.863    U4/cnt_div_reg[6]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 U1/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.642ns (24.457%)  route 1.983ns (75.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.726     5.329    U1/CLK
    SLICE_X2Y97          FDCE                                         r  U1/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U1/FSM_sequential_cs_reg[2]/Q
                         net (fo=17, routed)          1.156     7.002    U1/out[2]
    SLICE_X4Y101         LUT3 (Prop_lut3_I2_O)        0.124     7.126 f  U1/W[4]_i_2/O
                         net (fo=31, routed)          0.828     7.954    U4/w2
    SLICE_X3Y98          FDCE                                         f  U4/cnt_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.606    15.029    U4/CLK
    SLICE_X3Y98          FDCE                                         r  U4/cnt_div_reg[7]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y98          FDCE (Recov_fdce_C_CLR)     -0.405    14.863    U4/cnt_div_reg[7]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.960ns  (required time - arrival time)
  Source:                 U1/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.642ns (26.080%)  route 1.820ns (73.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.726     5.329    U1/CLK
    SLICE_X2Y97          FDCE                                         r  U1/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U1/FSM_sequential_cs_reg[2]/Q
                         net (fo=17, routed)          1.156     7.002    U1/out[2]
    SLICE_X4Y101         LUT3 (Prop_lut3_I2_O)        0.124     7.126 f  U1/W[4]_i_2/O
                         net (fo=31, routed)          0.664     7.790    U4/w2
    SLICE_X3Y103         FDCE                                         f  U4/cnt_div_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.589    15.011    U4/CLK
    SLICE_X3Y103         FDCE                                         r  U4/cnt_div_reg[24]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y103         FDCE (Recov_fdce_C_CLR)     -0.405    14.751    U4/cnt_div_reg[24]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  6.960    

Slack (MET) :             6.960ns  (required time - arrival time)
  Source:                 U1/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.642ns (26.080%)  route 1.820ns (73.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.726     5.329    U1/CLK
    SLICE_X2Y97          FDCE                                         r  U1/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.518     5.847 r  U1/FSM_sequential_cs_reg[2]/Q
                         net (fo=17, routed)          1.156     7.002    U1/out[2]
    SLICE_X4Y101         LUT3 (Prop_lut3_I2_O)        0.124     7.126 f  U1/W[4]_i_2/O
                         net (fo=31, routed)          0.664     7.790    U4/w2
    SLICE_X3Y103         FDCE                                         f  U4/cnt_div_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.589    15.011    U4/CLK
    SLICE_X3Y103         FDCE                                         r  U4/cnt_div_reg[25]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y103         FDCE (Recov_fdce_C_CLR)     -0.405    14.751    U4/cnt_div_reg[25]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  6.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 U1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.442%)  route 0.501ns (70.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.605     1.524    U1/CLK
    SLICE_X2Y97          FDCE                                         r  U1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  U1/FSM_sequential_cs_reg[1]/Q
                         net (fo=16, routed)          0.346     2.035    U1/out[1]
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.045     2.080 f  U1/W[4]_i_2/O
                         net (fo=31, routed)          0.154     2.234    U4/w2
    SLICE_X3Y101         FDCE                                         f  U4/cnt_div_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    U4/CLK
    SLICE_X3Y101         FDCE                                         r  U4/cnt_div_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    U4/cnt_div_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 U1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.442%)  route 0.501ns (70.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.605     1.524    U1/CLK
    SLICE_X2Y97          FDCE                                         r  U1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  U1/FSM_sequential_cs_reg[1]/Q
                         net (fo=16, routed)          0.346     2.035    U1/out[1]
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.045     2.080 f  U1/W[4]_i_2/O
                         net (fo=31, routed)          0.154     2.234    U4/w2
    SLICE_X3Y101         FDCE                                         f  U4/cnt_div_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    U4/CLK
    SLICE_X3Y101         FDCE                                         r  U4/cnt_div_reg[17]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    U4/cnt_div_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 U1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.442%)  route 0.501ns (70.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.605     1.524    U1/CLK
    SLICE_X2Y97          FDCE                                         r  U1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  U1/FSM_sequential_cs_reg[1]/Q
                         net (fo=16, routed)          0.346     2.035    U1/out[1]
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.045     2.080 f  U1/W[4]_i_2/O
                         net (fo=31, routed)          0.154     2.234    U4/w2
    SLICE_X3Y101         FDCE                                         f  U4/cnt_div_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    U4/CLK
    SLICE_X3Y101         FDCE                                         r  U4/cnt_div_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    U4/cnt_div_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 U1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.209ns (29.442%)  route 0.501ns (70.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.605     1.524    U1/CLK
    SLICE_X2Y97          FDCE                                         r  U1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  U1/FSM_sequential_cs_reg[1]/Q
                         net (fo=16, routed)          0.346     2.035    U1/out[1]
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.045     2.080 f  U1/W[4]_i_2/O
                         net (fo=31, routed)          0.154     2.234    U4/w2
    SLICE_X3Y101         FDCE                                         f  U4/cnt_div_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    U4/CLK
    SLICE_X3Y101         FDCE                                         r  U4/cnt_div_reg[19]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    U4/cnt_div_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 U1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.209ns (27.346%)  route 0.555ns (72.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.605     1.524    U1/CLK
    SLICE_X2Y97          FDCE                                         r  U1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  U1/FSM_sequential_cs_reg[1]/Q
                         net (fo=16, routed)          0.346     2.035    U1/out[1]
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.045     2.080 f  U1/W[4]_i_2/O
                         net (fo=31, routed)          0.209     2.289    U4/w2
    SLICE_X3Y100         FDCE                                         f  U4/cnt_div_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    U4/CLK
    SLICE_X3Y100         FDCE                                         r  U4/cnt_div_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    U4/cnt_div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 U1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.209ns (27.346%)  route 0.555ns (72.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.605     1.524    U1/CLK
    SLICE_X2Y97          FDCE                                         r  U1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  U1/FSM_sequential_cs_reg[1]/Q
                         net (fo=16, routed)          0.346     2.035    U1/out[1]
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.045     2.080 f  U1/W[4]_i_2/O
                         net (fo=31, routed)          0.209     2.289    U4/w2
    SLICE_X3Y100         FDCE                                         f  U4/cnt_div_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    U4/CLK
    SLICE_X3Y100         FDCE                                         r  U4/cnt_div_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    U4/cnt_div_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 U1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.209ns (27.346%)  route 0.555ns (72.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.605     1.524    U1/CLK
    SLICE_X2Y97          FDCE                                         r  U1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  U1/FSM_sequential_cs_reg[1]/Q
                         net (fo=16, routed)          0.346     2.035    U1/out[1]
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.045     2.080 f  U1/W[4]_i_2/O
                         net (fo=31, routed)          0.209     2.289    U4/w2
    SLICE_X3Y100         FDCE                                         f  U4/cnt_div_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    U4/CLK
    SLICE_X3Y100         FDCE                                         r  U4/cnt_div_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    U4/cnt_div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 U1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.209ns (27.346%)  route 0.555ns (72.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.605     1.524    U1/CLK
    SLICE_X2Y97          FDCE                                         r  U1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  U1/FSM_sequential_cs_reg[1]/Q
                         net (fo=16, routed)          0.346     2.035    U1/out[1]
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.045     2.080 f  U1/W[4]_i_2/O
                         net (fo=31, routed)          0.209     2.289    U4/w2
    SLICE_X3Y100         FDCE                                         f  U4/cnt_div_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    U4/CLK
    SLICE_X3Y100         FDCE                                         r  U4/cnt_div_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    U4/cnt_div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 U1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.330%)  route 0.556ns (72.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.605     1.524    U1/CLK
    SLICE_X2Y97          FDCE                                         r  U1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  U1/FSM_sequential_cs_reg[1]/Q
                         net (fo=16, routed)          0.346     2.035    U1/out[1]
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.045     2.080 f  U1/W[4]_i_2/O
                         net (fo=31, routed)          0.209     2.289    U4/w2
    SLICE_X3Y102         FDCE                                         f  U4/cnt_div_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    U4/CLK
    SLICE_X3Y102         FDCE                                         r  U4/cnt_div_reg[20]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y102         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    U4/cnt_div_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 U1/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/cnt_div_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.330%)  route 0.556ns (72.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.605     1.524    U1/CLK
    SLICE_X2Y97          FDCE                                         r  U1/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  U1/FSM_sequential_cs_reg[1]/Q
                         net (fo=16, routed)          0.346     2.035    U1/out[1]
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.045     2.080 f  U1/W[4]_i_2/O
                         net (fo=31, routed)          0.209     2.289    U4/w2
    SLICE_X3Y102         FDCE                                         f  U4/cnt_div_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    U4/CLK
    SLICE_X3Y102         FDCE                                         r  U4/cnt_div_reg[21]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y102         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    U4/cnt_div_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.590    





