Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Dec 06 21:16:21 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 58 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 54 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.220       -4.849                      4                 1600        0.076        0.000                      0                 1600        3.000        0.000                       0                   754  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_fpga_0              {0.000 5.000}        10.000          100.000         
clock                   {0.000 5.000}        10.000          100.000         
  clk_100M_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_25M_clk_wiz_0_1   {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_0_1  {0.000 20.833}       41.667          24.000          
  clk_out4_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
fpga_clk                {0.000 5.000}        10.000          100.000         
  clk_100M_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_25M_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_0    {0.000 20.833}       41.667          24.000          
  clk_out4_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                    4.013        0.000                      0                 1423        0.079        0.000                      0                 1423        4.020        0.000                       0                   690  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100M_clk_wiz_0_1        4.639        0.000                      0                   51        0.160        0.000                      0                   51        4.500        0.000                       0                    29  
  clk_25M_clk_wiz_0_1        34.885        0.000                      0                   83        0.191        0.000                      0                   83       19.500        0.000                       0                    27  
  clk_out3_clk_wiz_0_1                                                                                                                                                   39.511        0.000                       0                     2  
  clk_out4_clk_wiz_0_1                                                                                                                                                   13.360        0.000                       0                     2  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
fpga_clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_100M_clk_wiz_0          4.638        0.000                      0                   51        0.160        0.000                      0                   51        4.500        0.000                       0                    29  
  clk_25M_clk_wiz_0          34.882        0.000                      0                   83        0.191        0.000                      0                   83       19.500        0.000                       0                    27  
  clk_out3_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  clk_out4_clk_wiz_0                                                                                                                                                     13.360        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100M_clk_wiz_0_1  clk_fpga_0                  7.047        0.000                      0                    1        0.150        0.000                      0                    1  
clk_100M_clk_wiz_0    clk_fpga_0                  7.046        0.000                      0                    1        0.150        0.000                      0                    1  
clk_fpga_0            clk_100M_clk_wiz_0_1       -1.219       -4.847                      4                   61        1.675        0.000                      0                   61  
clk_100M_clk_wiz_0    clk_100M_clk_wiz_0_1        4.638        0.000                      0                   51        0.076        0.000                      0                   51  
clk_25M_clk_wiz_0     clk_25M_clk_wiz_0_1        34.882        0.000                      0                   83        0.085        0.000                      0                   83  
clk_fpga_0            clk_100M_clk_wiz_0         -1.220       -4.849                      4                   61        1.675        0.000                      0                   61  
clk_100M_clk_wiz_0_1  clk_100M_clk_wiz_0          4.638        0.000                      0                   51        0.076        0.000                      0                   51  
clk_25M_clk_wiz_0_1   clk_25M_clk_wiz_0          34.882        0.000                      0                   83        0.085        0.000                      0                   83  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.145ns (22.533%)  route 3.936ns (77.467%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.892     3.186    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.478     3.664 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           0.899     4.563    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X30Y101        SRL16E (Prop_srl16e_A1_Q)    0.301     4.864 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/Q
                         net (fo=1, routed)           0.832     5.696    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4_n_0
    SLICE_X30Y103        LUT5 (Prop_lut5_I1_O)        0.124     5.820 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.911     6.731    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.855 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.617     7.472    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X29Y102        LUT2 (Prop_lut2_I1_O)        0.118     7.590 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.678     8.267    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X30Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.699    12.878    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism              0.282    13.160    
                         clock uncertainty           -0.154    13.006    
    SLICE_X30Y103        FDRE (Setup_fdre_C_R)       -0.726    12.280    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.145ns (22.533%)  route 3.936ns (77.467%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.892     3.186    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.478     3.664 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           0.899     4.563    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X30Y101        SRL16E (Prop_srl16e_A1_Q)    0.301     4.864 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/Q
                         net (fo=1, routed)           0.832     5.696    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4_n_0
    SLICE_X30Y103        LUT5 (Prop_lut5_I1_O)        0.124     5.820 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.911     6.731    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.855 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.617     7.472    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X29Y102        LUT2 (Prop_lut2_I1_O)        0.118     7.590 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.678     8.267    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X30Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.699    12.878    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism              0.282    13.160    
                         clock uncertainty           -0.154    13.006    
    SLICE_X30Y103        FDRE (Setup_fdre_C_R)       -0.726    12.280    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.145ns (22.533%)  route 3.936ns (77.467%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.892     3.186    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.478     3.664 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           0.899     4.563    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X30Y101        SRL16E (Prop_srl16e_A1_Q)    0.301     4.864 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/Q
                         net (fo=1, routed)           0.832     5.696    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4_n_0
    SLICE_X30Y103        LUT5 (Prop_lut5_I1_O)        0.124     5.820 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.911     6.731    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.855 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.617     7.472    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X29Y102        LUT2 (Prop_lut2_I1_O)        0.118     7.590 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.678     8.267    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X30Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.699    12.878    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism              0.282    13.160    
                         clock uncertainty           -0.154    13.006    
    SLICE_X30Y103        FDRE (Setup_fdre_C_R)       -0.726    12.280    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.410ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 1.145ns (23.961%)  route 3.634ns (76.039%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.892     3.186    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.478     3.664 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           0.899     4.563    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X30Y101        SRL16E (Prop_srl16e_A1_Q)    0.301     4.864 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/Q
                         net (fo=1, routed)           0.832     5.696    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4_n_0
    SLICE_X30Y103        LUT5 (Prop_lut5_I1_O)        0.124     5.820 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.911     6.731    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.855 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.617     7.472    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X29Y102        LUT2 (Prop_lut2_I1_O)        0.118     7.590 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.375     7.965    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X29Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.699    12.878    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.282    13.160    
                         clock uncertainty           -0.154    13.006    
    SLICE_X29Y103        FDRE (Setup_fdre_C_R)       -0.631    12.375    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  4.410    

Slack (MET) :             4.410ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 1.145ns (23.961%)  route 3.634ns (76.039%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.892     3.186    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.478     3.664 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           0.899     4.563    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X30Y101        SRL16E (Prop_srl16e_A1_Q)    0.301     4.864 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/Q
                         net (fo=1, routed)           0.832     5.696    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4_n_0
    SLICE_X30Y103        LUT5 (Prop_lut5_I1_O)        0.124     5.820 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.911     6.731    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.855 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.617     7.472    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X29Y102        LUT2 (Prop_lut2_I1_O)        0.118     7.590 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.375     7.965    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X29Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.699    12.878    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism              0.282    13.160    
                         clock uncertainty           -0.154    13.006    
    SLICE_X29Y103        FDRE (Setup_fdre_C_R)       -0.631    12.375    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  4.410    

Slack (MET) :             4.410ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 1.145ns (23.961%)  route 3.634ns (76.039%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.892     3.186    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.478     3.664 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           0.899     4.563    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X30Y101        SRL16E (Prop_srl16e_A1_Q)    0.301     4.864 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/Q
                         net (fo=1, routed)           0.832     5.696    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4_n_0
    SLICE_X30Y103        LUT5 (Prop_lut5_I1_O)        0.124     5.820 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.911     6.731    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.855 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.617     7.472    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X29Y102        LUT2 (Prop_lut2_I1_O)        0.118     7.590 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.375     7.965    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X29Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.699    12.878    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism              0.282    13.160    
                         clock uncertainty           -0.154    13.006    
    SLICE_X29Y103        FDRE (Setup_fdre_C_R)       -0.631    12.375    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  4.410    

Slack (MET) :             4.410ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 1.145ns (23.961%)  route 3.634ns (76.039%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.892     3.186    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.478     3.664 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           0.899     4.563    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X30Y101        SRL16E (Prop_srl16e_A1_Q)    0.301     4.864 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/Q
                         net (fo=1, routed)           0.832     5.696    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4_n_0
    SLICE_X30Y103        LUT5 (Prop_lut5_I1_O)        0.124     5.820 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.911     6.731    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.855 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.617     7.472    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X29Y102        LUT2 (Prop_lut2_I1_O)        0.118     7.590 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.375     7.965    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X29Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.699    12.878    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism              0.282    13.160    
                         clock uncertainty           -0.154    13.006    
    SLICE_X29Y103        FDRE (Setup_fdre_C_R)       -0.631    12.375    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  4.410    

Slack (MET) :             4.410ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 1.145ns (23.961%)  route 3.634ns (76.039%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.892     3.186    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        FDSE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDSE (Prop_fdse_C_Q)         0.478     3.664 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=7, routed)           0.899     4.563    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X30Y101        SRL16E (Prop_srl16e_A1_Q)    0.301     4.864 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/Q
                         net (fo=1, routed)           0.832     5.696    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4_n_0
    SLICE_X30Y103        LUT5 (Prop_lut5_I1_O)        0.124     5.820 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.911     6.731    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.855 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.617     7.472    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X29Y102        LUT2 (Prop_lut2_I1_O)        0.118     7.590 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.375     7.965    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X29Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.699    12.878    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y103        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism              0.282    13.160    
                         clock uncertainty           -0.154    13.006    
    SLICE_X29Y103        FDRE (Setup_fdre_C_R)       -0.631    12.375    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  4.410    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 1.126ns (23.610%)  route 3.643ns (76.390%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.892     3.186    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518     3.704 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=11, routed)          0.915     4.619    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X31Y99         LUT2 (Prop_lut2_I0_O)        0.152     4.771 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.861     5.631    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X31Y98         LUT4 (Prop_lut4_I0_O)        0.332     5.963 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          1.270     7.233    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X32Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.357 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.598     7.955    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X32Y96         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.479    12.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y96         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[16]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X32Y96         FDRE (Setup_fdre_C_CE)      -0.169    12.464    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[16]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 1.126ns (23.610%)  route 3.643ns (76.390%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.892     3.186    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518     3.704 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=11, routed)          0.915     4.619    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X31Y99         LUT2 (Prop_lut2_I0_O)        0.152     4.771 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.861     5.631    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X31Y98         LUT4 (Prop_lut4_I0_O)        0.332     5.963 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2/O
                         net (fo=11, routed)          1.270     7.233    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_2_n_0
    SLICE_X32Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.357 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.598     7.955    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X32Y96         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.479    12.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y96         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[17]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X32Y96         FDRE (Setup_fdre_C_CE)      -0.169    12.464    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[17]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  4.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.204%)  route 0.248ns (63.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.576     0.912    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.248     1.301    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X27Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.930     1.296    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[11]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y102        FDRE (Hold_fdre_C_CE)       -0.039     1.222    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.204%)  route 0.248ns (63.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.576     0.912    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.248     1.301    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X27Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.930     1.296    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y102        FDRE (Hold_fdre_C_CE)       -0.039     1.222    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.204%)  route 0.248ns (63.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.576     0.912    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.248     1.301    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X27Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.930     1.296    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[2]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y102        FDRE (Hold_fdre_C_CE)       -0.039     1.222    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.204%)  route 0.248ns (63.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.576     0.912    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.248     1.301    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X27Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.930     1.296    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[3]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y102        FDRE (Hold_fdre_C_CE)       -0.039     1.222    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.204%)  route 0.248ns (63.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.576     0.912    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.248     1.301    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X27Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.930     1.296    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[4]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y102        FDRE (Hold_fdre_C_CE)       -0.039     1.222    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.204%)  route 0.248ns (63.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.576     0.912    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.248     1.301    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X27Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.930     1.296    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[5]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y102        FDRE (Hold_fdre_C_CE)       -0.039     1.222    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.204%)  route 0.248ns (63.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.576     0.912    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.248     1.301    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X27Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.930     1.296    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[6]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y102        FDRE (Hold_fdre_C_CE)       -0.039     1.222    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.204%)  route 0.248ns (63.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.576     0.912    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.248     1.301    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X27Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.930     1.296    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[7]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y102        FDRE (Hold_fdre_C_CE)       -0.039     1.222    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.326%)  route 0.157ns (52.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.577     0.913    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y97         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.157     1.211    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.768%)  route 0.189ns (57.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.189     1.322    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y91    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y91    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y91    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y99    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y98    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y99    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y100   design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y91    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y93    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 2.439ns (49.821%)  route 2.457ns (50.179%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.740    -0.872    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.319 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/P[20]
                         net (fo=2, routed)           1.185     2.504    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg_n_85
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.542     3.170    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.124     3.294 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_2/O
                         net (fo=1, routed)           0.729     4.023    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_2_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.082     9.024    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362     8.662    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -4.023    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 2.439ns (50.358%)  route 2.404ns (49.642%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.740    -0.872    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.319 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/P[20]
                         net (fo=2, routed)           1.185     2.504    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg_n_85
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.533     3.161    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT3 (Prop_lut3_I0_O)        0.124     3.285 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5/O
                         net (fo=1, routed)           0.686     3.971    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.082     9.024    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     8.662    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 2.439ns (49.244%)  route 2.514ns (50.756%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.742    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.321 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/P[20]
                         net (fo=2, routed)           1.346     2.667    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg_n_85
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.791 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.625     3.415    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I0_O)        0.124     3.539 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_14/O
                         net (fo=1, routed)           0.544     4.083    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[6]
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.082     9.024    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[6])
                                                     -0.233     8.791    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 2.439ns (49.511%)  route 2.487ns (50.489%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.742    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.321 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/P[20]
                         net (fo=2, routed)           1.346     2.667    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg_n_85
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.791 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.598     3.388    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I1_O)        0.124     3.512 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_11/O
                         net (fo=1, routed)           0.544     4.056    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_11_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.082     9.024    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[9])
                                                     -0.233     8.791    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -4.056    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 2.439ns (51.660%)  route 2.282ns (48.340%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.740    -0.872    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.319 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/P[20]
                         net (fo=2, routed)           1.185     2.504    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg_n_85
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.540     3.168    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT5 (Prop_lut5_I3_O)        0.124     3.292 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_3/O
                         net (fo=1, routed)           0.557     3.849    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_3_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.082     9.024    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     8.662    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -3.849    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 2.439ns (51.804%)  route 2.269ns (48.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.740    -0.872    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.319 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/P[20]
                         net (fo=2, routed)           1.185     2.504    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg_n_85
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.523     3.151    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT4 (Prop_lut4_I1_O)        0.124     3.275 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_4/O
                         net (fo=1, routed)           0.561     3.836    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_4_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.082     9.024    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     8.662    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 2.439ns (51.055%)  route 2.338ns (48.945%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.742    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.321 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/P[20]
                         net (fo=2, routed)           1.346     2.667    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg_n_85
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.791 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.438     3.228    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.124     3.352 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_12/O
                         net (fo=1, routed)           0.555     3.907    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[8]
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.082     9.024    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[8])
                                                     -0.233     8.791    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 2.439ns (51.069%)  route 2.337ns (48.931%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.742    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.321 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/P[20]
                         net (fo=2, routed)           1.346     2.667    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg_n_85
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.791 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.590     3.380    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X36Y91         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_15/O
                         net (fo=1, routed)           0.402     3.906    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_15_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.082     9.024    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[5])
                                                     -0.233     8.791    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 2.439ns (51.924%)  route 2.258ns (48.076%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.742    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.321 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/P[20]
                         net (fo=2, routed)           1.346     2.667    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg_n_85
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.791 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.322     3.112    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I1_O)        0.124     3.236 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_13/O
                         net (fo=1, routed)           0.591     3.827    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_13_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.082     9.024    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[7])
                                                     -0.233     8.791    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -3.827    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 2.315ns (54.147%)  route 1.960ns (45.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.740    -0.872    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.319 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/P[20]
                         net (fo=2, routed)           1.187     2.506    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg_n_85
    SLICE_X37Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.630 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_6/O
                         net (fo=1, routed)           0.773     3.403    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_6_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.082     9.024    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362     8.662    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  5.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/Q
                         net (fo=1, routed)           0.056    -0.403    design_1_i/custom_logic/inst/mqp_top/rangefinder/write
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/C
                         clock pessimism              0.238    -0.623    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.060    -0.563    design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDCE (Prop_fdce_C_Q)         0.148    -0.476 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/Q
                         net (fo=9, routed)           0.088    -0.387    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[3]
    SLICE_X38Y87         LUT6 (Prop_lut6_I4_O)        0.098    -0.289 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[4]
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X38Y87         FDCE (Hold_fdce_C_D)         0.121    -0.503    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.317%)  route 0.176ns (48.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.176    -0.307    design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.262 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[5]
    SLICE_X38Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X38Y86         FDCE (Hold_fdce_C_D)         0.120    -0.490    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (55.971%)  route 0.164ns (44.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/Q
                         net (fo=8, routed)           0.164    -0.295    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[4]
    SLICE_X38Y88         LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_i_1/O
                         net (fo=1, routed)           0.000    -0.250    design_1_i/custom_logic/inst/mqp_top/rangefinder/write_i_1_n_0
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
                         clock pessimism              0.254    -0.607    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.120    -0.487    design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.187ns (46.201%)  route 0.218ns (53.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.218    -0.266    design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled
    SLICE_X38Y87         LUT5 (Prop_lut5_I0_O)        0.046    -0.220 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[3]
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/C
                         clock pessimism              0.254    -0.609    
    SLICE_X38Y87         FDCE (Hold_fdce_C_D)         0.131    -0.478    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.067%)  route 0.218ns (53.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.218    -0.266    design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled
    SLICE_X38Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.221 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[2]
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[2]/C
                         clock pessimism              0.254    -0.609    
    SLICE_X38Y87         FDCE (Hold_fdce_C_D)         0.120    -0.489    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=12, routed)          0.203    -0.281    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[0]
    SLICE_X37Y86         LUT3 (Prop_lut3_I1_O)        0.042    -0.239 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[1]
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[1]/C
                         clock pessimism              0.239    -0.625    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.107    -0.518    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=12, routed)          0.203    -0.281    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[0]
    SLICE_X37Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[0]
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
                         clock pessimism              0.239    -0.625    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.091    -0.534    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.150%)  route 0.277ns (59.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=12, routed)          0.134    -0.350    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[0]
    SLICE_X36Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.305 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1[7]_i_1/O
                         net (fo=17, routed)          0.144    -0.161    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.912    -0.773    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.272    -0.501    
    DSP48_X2Y34          DSP48E1 (Hold_dsp48e1_CLK_CEB1)
                                                      0.022    -0.479    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.806%)  route 0.219ns (51.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/Q
                         net (fo=7, routed)           0.219    -0.241    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[5]
    SLICE_X37Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.196 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_i_1/O
                         net (fo=1, routed)           0.000    -0.196    design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_i_1_n_0
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
                         clock pessimism              0.254    -0.610    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.092    -0.518    design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y34      design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y35      design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y86     design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y88     design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y88     design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y88     design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y88     design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y86     design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y86     design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y86     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y87     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y86     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y87     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y87     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y87     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_25M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.885ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 0.964ns (21.248%)  route 3.573ns (78.752%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.665     2.458    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_2/O
                         net (fo=12, routed)          0.987     3.569    design_1_i/custom_logic/inst/mqp_top/vga_controller_n_6
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.562    38.488    design_1_i/custom_logic/inst/mqp_top/mmcm_n_1
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/CLK
                         clock pessimism              0.576    39.065    
                         clock uncertainty           -0.104    38.961    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    38.454    design_1_i/custom_logic/inst/mqp_top/vga_raddr__0
  -------------------------------------------------------------------
                         required time                         38.454    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                 34.885    

Slack (MET) :             34.906ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.989ns (23.347%)  route 3.247ns (76.653%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.562     3.268    design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.474    38.400    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.610    39.010    
                         clock uncertainty           -0.104    38.907    
    SLICE_X36Y82         FDRE (Setup_fdre_C_R)       -0.732    38.175    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 34.906    

Slack (MET) :             34.906ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.989ns (23.347%)  route 3.247ns (76.653%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.562     3.268    design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.474    38.400    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
                         clock pessimism              0.610    39.010    
                         clock uncertainty           -0.104    38.907    
    SLICE_X36Y82         FDRE (Setup_fdre_C_R)       -0.732    38.175    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 34.906    

Slack (MET) :             34.906ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.989ns (23.347%)  route 3.247ns (76.653%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.562     3.268    design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.474    38.400    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                         clock pessimism              0.610    39.010    
                         clock uncertainty           -0.104    38.907    
    SLICE_X36Y82         FDRE (Setup_fdre_C_R)       -0.732    38.175    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 34.906    

Slack (MET) :             34.906ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.989ns (23.347%)  route 3.247ns (76.653%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.562     3.268    design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.474    38.400    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                         clock pessimism              0.610    39.010    
                         clock uncertainty           -0.104    38.907    
    SLICE_X36Y82         FDRE (Setup_fdre_C_R)       -0.732    38.175    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 34.906    

Slack (MET) :             35.001ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.989ns (23.347%)  route 3.247ns (76.653%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.562     3.268    design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]
    SLICE_X37Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.474    38.400    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X37Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.610    39.010    
                         clock uncertainty           -0.104    38.907    
    SLICE_X37Y82         FDRE (Setup_fdre_C_R)       -0.637    38.270    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.270    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 35.001    

Slack (MET) :             35.149ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.964ns (22.960%)  route 3.235ns (77.040%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.665     2.458    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_2/O
                         net (fo=12, routed)          0.649     3.231    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[0]
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.471    38.397    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                         clock pessimism              0.610    39.007    
                         clock uncertainty           -0.104    38.904    
    SLICE_X36Y80         FDRE (Setup_fdre_C_R)       -0.524    38.380    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.380    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                 35.149    

Slack (MET) :             35.149ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.964ns (22.960%)  route 3.235ns (77.040%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.665     2.458    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_2/O
                         net (fo=12, routed)          0.649     3.231    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[0]
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.471    38.397    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/C
                         clock pessimism              0.610    39.007    
                         clock uncertainty           -0.104    38.904    
    SLICE_X36Y80         FDRE (Setup_fdre_C_R)       -0.524    38.380    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.380    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                 35.149    

Slack (MET) :             35.149ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.964ns (22.960%)  route 3.235ns (77.040%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.665     2.458    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_2/O
                         net (fo=12, routed)          0.649     3.231    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[0]
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.471    38.397    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                         clock pessimism              0.610    39.007    
                         clock uncertainty           -0.104    38.904    
    SLICE_X36Y80         FDRE (Setup_fdre_C_R)       -0.524    38.380    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.380    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                 35.149    

Slack (MET) :             35.176ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/RSTC
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.989ns (22.171%)  route 3.472ns (77.829%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.786     3.493    design_1_i/custom_logic/inst/mqp_top/vga_controller_n_4
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/RSTC
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.562    38.488    design_1_i/custom_logic/inst/mqp_top/mmcm_n_1
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/CLK
                         clock pessimism              0.576    39.065    
                         clock uncertainty           -0.104    38.961    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_RSTC)
                                                     -0.292    38.669    design_1_i/custom_logic/inst/mqp_top/vga_raddr__0
  -------------------------------------------------------------------
                         required time                         38.669    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                 35.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.782%)  route 0.086ns (29.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/Q
                         net (fo=8, routed)           0.086    -0.378    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[2]
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.045    -0.333 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.333    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1_n_0
    SLICE_X37Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.816    -0.869    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X37Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
                         clock pessimism              0.253    -0.616    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.091    -0.525    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.398%)  route 0.126ns (37.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=7, routed)           0.126    -0.337    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.292 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.292    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X37Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
                         clock pessimism              0.254    -0.614    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.091    -0.523    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.278    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[0]
    SLICE_X36Y80         LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_13/O
                         net (fo=2, routed)           0.000    -0.233    design_1_i/custom_logic/inst/mqp_top/vga_controller/D[1]
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.816    -0.869    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/C
                         clock pessimism              0.240    -0.629    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.121    -0.508    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.355%)  route 0.199ns (51.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.199    -0.288    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X39Y81         LUT3 (Prop_lut3_I1_O)        0.045    -0.243 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_23/O
                         net (fo=2, routed)           0.000    -0.243    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[2]
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                         clock pessimism              0.240    -0.628    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.092    -0.536    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.499%)  route 0.182ns (49.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X40Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/Q
                         net (fo=7, routed)           0.110    -0.377    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[3]
    SLICE_X41Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.332 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_11/O
                         net (fo=2, routed)           0.072    -0.259    design_1_i/custom_logic/inst/mqp_top/vga_controller/D[3]
    SLICE_X40Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X40Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/C
                         clock pessimism              0.240    -0.628    
    SLICE_X40Y81         FDRE (Hold_fdre_C_D)         0.070    -0.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.620%)  route 0.230ns (52.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/Q
                         net (fo=8, routed)           0.230    -0.233    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[6]
    SLICE_X38Y81         LUT5 (Prop_lut5_I2_O)        0.045    -0.188 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1/O
                         net (fo=1, routed)           0.000    -0.188    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
                         clock pessimism              0.254    -0.614    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.120    -0.494    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.489%)  route 0.198ns (51.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.088    -0.398    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[2]
    SLICE_X38Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.353 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_20/O
                         net (fo=2, routed)           0.109    -0.244    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[5]
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.059    -0.554    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.140%)  route 0.339ns (61.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.129    -0.334    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[5]
    SLICE_X37Y82         LUT4 (Prop_lut4_I1_O)        0.045    -0.289 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_18/O
                         net (fo=2, routed)           0.210    -0.079    design_1_i/custom_logic/inst/mqp_top/plusOp[7]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/mmcm_n_1
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/CLK
                         clock pessimism              0.272    -0.505    
    DSP48_X2Y32          DSP48E1 (Hold_dsp48e1_CLK_C[7])
                                                      0.096    -0.409    design_1_i/custom_logic/inst/mqp_top/vga_raddr__0
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.587%)  route 0.403ns (68.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.181    -0.305    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X39Y81         LUT5 (Prop_lut5_I3_O)        0.045    -0.260 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_21/O
                         net (fo=2, routed)           0.222    -0.039    design_1_i/custom_logic/inst/mqp_top/plusOp[4]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/mmcm_n_1
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/CLK
                         clock pessimism              0.272    -0.505    
    DSP48_X2Y32          DSP48E1 (Hold_dsp48e1_CLK_C[4])
                                                      0.096    -0.409    design_1_i/custom_logic/inst/mqp_top/vga_raddr__0
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.227%)  route 0.384ns (64.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/Q
                         net (fo=6, routed)           0.161    -0.301    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[9]
    SLICE_X36Y82         LUT3 (Prop_lut3_I2_O)        0.045    -0.256 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_15/O
                         net (fo=2, routed)           0.223    -0.033    design_1_i/custom_logic/inst/mqp_top/plusOp[10]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/mmcm_n_1
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/CLK
                         clock pessimism              0.272    -0.505    
    DSP48_X2Y32          DSP48E1 (Hold_dsp48e1_CLK_C[10])
                                                      0.096    -0.409    design_1_i/custom_logic/inst/mqp_top/vga_raddr__0
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.376    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y80     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y82     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y82     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y82     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y82     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y80     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y80     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y82     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 2.439ns (49.821%)  route 2.457ns (50.179%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.740    -0.872    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.319 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/P[20]
                         net (fo=2, routed)           1.185     2.504    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg_n_85
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.542     3.170    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.124     3.294 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_2/O
                         net (fo=1, routed)           0.729     4.023    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_2_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362     8.661    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -4.023    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 2.439ns (50.358%)  route 2.404ns (49.642%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.740    -0.872    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.319 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/P[20]
                         net (fo=2, routed)           1.185     2.504    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg_n_85
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.533     3.161    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT3 (Prop_lut3_I0_O)        0.124     3.285 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5/O
                         net (fo=1, routed)           0.686     3.971    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     8.661    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 2.439ns (49.244%)  route 2.514ns (50.756%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.742    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.321 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/P[20]
                         net (fo=2, routed)           1.346     2.667    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg_n_85
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.791 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.625     3.415    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I0_O)        0.124     3.539 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_14/O
                         net (fo=1, routed)           0.544     4.083    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[6]
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[6])
                                                     -0.233     8.790    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 2.439ns (49.511%)  route 2.487ns (50.489%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.742    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.321 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/P[20]
                         net (fo=2, routed)           1.346     2.667    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg_n_85
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.791 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.598     3.388    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I1_O)        0.124     3.512 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_11/O
                         net (fo=1, routed)           0.544     4.056    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_11_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[9])
                                                     -0.233     8.790    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -4.056    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 2.439ns (51.660%)  route 2.282ns (48.340%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.740    -0.872    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.319 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/P[20]
                         net (fo=2, routed)           1.185     2.504    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg_n_85
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.540     3.168    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT5 (Prop_lut5_I3_O)        0.124     3.292 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_3/O
                         net (fo=1, routed)           0.557     3.849    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_3_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     8.661    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.849    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 2.439ns (51.804%)  route 2.269ns (48.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.740    -0.872    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.319 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/P[20]
                         net (fo=2, routed)           1.185     2.504    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg_n_85
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.523     3.151    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT4 (Prop_lut4_I1_O)        0.124     3.275 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_4/O
                         net (fo=1, routed)           0.561     3.836    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_4_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     8.661    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 2.439ns (51.055%)  route 2.338ns (48.945%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.742    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.321 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/P[20]
                         net (fo=2, routed)           1.346     2.667    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg_n_85
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.791 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.438     3.228    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.124     3.352 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_12/O
                         net (fo=1, routed)           0.555     3.907    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[8]
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[8])
                                                     -0.233     8.790    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                  4.883    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 2.439ns (51.069%)  route 2.337ns (48.931%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.742    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.321 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/P[20]
                         net (fo=2, routed)           1.346     2.667    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg_n_85
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.791 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.590     3.380    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X36Y91         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_15/O
                         net (fo=1, routed)           0.402     3.906    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_15_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[5])
                                                     -0.233     8.790    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 2.439ns (51.924%)  route 2.258ns (48.076%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.742    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.321 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/P[20]
                         net (fo=2, routed)           1.346     2.667    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg_n_85
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.791 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.322     3.112    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I1_O)        0.124     3.236 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_13/O
                         net (fo=1, routed)           0.591     3.827    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_13_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[7])
                                                     -0.233     8.790    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -3.827    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 2.315ns (54.147%)  route 1.960ns (45.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.740    -0.872    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.319 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/P[20]
                         net (fo=2, routed)           1.187     2.506    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg_n_85
    SLICE_X37Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.630 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_6/O
                         net (fo=1, routed)           0.773     3.403    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_6_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362     8.661    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  5.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/Q
                         net (fo=1, routed)           0.056    -0.403    design_1_i/custom_logic/inst/mqp_top/rangefinder/write
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/C
                         clock pessimism              0.238    -0.623    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.060    -0.563    design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDCE (Prop_fdce_C_Q)         0.148    -0.476 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/Q
                         net (fo=9, routed)           0.088    -0.387    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[3]
    SLICE_X38Y87         LUT6 (Prop_lut6_I4_O)        0.098    -0.289 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[4]
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X38Y87         FDCE (Hold_fdce_C_D)         0.121    -0.503    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.317%)  route 0.176ns (48.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.176    -0.307    design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.262 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[5]
    SLICE_X38Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X38Y86         FDCE (Hold_fdce_C_D)         0.120    -0.490    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (55.971%)  route 0.164ns (44.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/Q
                         net (fo=8, routed)           0.164    -0.295    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[4]
    SLICE_X38Y88         LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_i_1/O
                         net (fo=1, routed)           0.000    -0.250    design_1_i/custom_logic/inst/mqp_top/rangefinder/write_i_1_n_0
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
                         clock pessimism              0.254    -0.607    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.120    -0.487    design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.187ns (46.201%)  route 0.218ns (53.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.218    -0.266    design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled
    SLICE_X38Y87         LUT5 (Prop_lut5_I0_O)        0.046    -0.220 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[3]
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/C
                         clock pessimism              0.254    -0.609    
    SLICE_X38Y87         FDCE (Hold_fdce_C_D)         0.131    -0.478    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.067%)  route 0.218ns (53.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.218    -0.266    design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled
    SLICE_X38Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.221 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[2]
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[2]/C
                         clock pessimism              0.254    -0.609    
    SLICE_X38Y87         FDCE (Hold_fdce_C_D)         0.120    -0.489    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=12, routed)          0.203    -0.281    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[0]
    SLICE_X37Y86         LUT3 (Prop_lut3_I1_O)        0.042    -0.239 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[1]
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[1]/C
                         clock pessimism              0.239    -0.625    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.107    -0.518    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=12, routed)          0.203    -0.281    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[0]
    SLICE_X37Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[0]
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
                         clock pessimism              0.239    -0.625    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.091    -0.534    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.150%)  route 0.277ns (59.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=12, routed)          0.134    -0.350    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[0]
    SLICE_X36Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.305 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1[7]_i_1/O
                         net (fo=17, routed)          0.144    -0.161    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.912    -0.773    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.272    -0.501    
    DSP48_X2Y34          DSP48E1 (Hold_dsp48e1_CLK_CEB1)
                                                      0.022    -0.479    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.806%)  route 0.219ns (51.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/Q
                         net (fo=7, routed)           0.219    -0.241    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[5]
    SLICE_X37Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.196 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_i_1/O
                         net (fo=1, routed)           0.000    -0.196    design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_i_1_n_0
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
                         clock pessimism              0.254    -0.610    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.092    -0.518    design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y34      design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y35      design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y86     design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y88     design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y88     design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y88     design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y88     design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y86     design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y86     design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y86     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y87     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y86     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y87     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y87     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y87     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85     design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_25M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.882ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 0.964ns (21.248%)  route 3.573ns (78.752%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.665     2.458    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_2/O
                         net (fo=12, routed)          0.987     3.569    design_1_i/custom_logic/inst/mqp_top/vga_controller_n_6
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.562    38.488    design_1_i/custom_logic/inst/mqp_top/mmcm_n_1
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/CLK
                         clock pessimism              0.576    39.065    
                         clock uncertainty           -0.106    38.959    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    38.452    design_1_i/custom_logic/inst/mqp_top/vga_raddr__0
  -------------------------------------------------------------------
                         required time                         38.452    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                 34.882    

Slack (MET) :             34.904ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.989ns (23.347%)  route 3.247ns (76.653%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.562     3.268    design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.474    38.400    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.610    39.010    
                         clock uncertainty           -0.106    38.904    
    SLICE_X36Y82         FDRE (Setup_fdre_C_R)       -0.732    38.172    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 34.904    

Slack (MET) :             34.904ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.989ns (23.347%)  route 3.247ns (76.653%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.562     3.268    design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.474    38.400    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
                         clock pessimism              0.610    39.010    
                         clock uncertainty           -0.106    38.904    
    SLICE_X36Y82         FDRE (Setup_fdre_C_R)       -0.732    38.172    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 34.904    

Slack (MET) :             34.904ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.989ns (23.347%)  route 3.247ns (76.653%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.562     3.268    design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.474    38.400    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                         clock pessimism              0.610    39.010    
                         clock uncertainty           -0.106    38.904    
    SLICE_X36Y82         FDRE (Setup_fdre_C_R)       -0.732    38.172    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 34.904    

Slack (MET) :             34.904ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.989ns (23.347%)  route 3.247ns (76.653%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.562     3.268    design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.474    38.400    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                         clock pessimism              0.610    39.010    
                         clock uncertainty           -0.106    38.904    
    SLICE_X36Y82         FDRE (Setup_fdre_C_R)       -0.732    38.172    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 34.904    

Slack (MET) :             34.999ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.989ns (23.347%)  route 3.247ns (76.653%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.562     3.268    design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]
    SLICE_X37Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.474    38.400    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X37Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.610    39.010    
                         clock uncertainty           -0.106    38.904    
    SLICE_X37Y82         FDRE (Setup_fdre_C_R)       -0.637    38.267    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 34.999    

Slack (MET) :             35.146ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.964ns (22.960%)  route 3.235ns (77.040%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.665     2.458    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_2/O
                         net (fo=12, routed)          0.649     3.231    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[0]
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.471    38.397    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                         clock pessimism              0.610    39.007    
                         clock uncertainty           -0.106    38.901    
    SLICE_X36Y80         FDRE (Setup_fdre_C_R)       -0.524    38.377    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.377    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                 35.146    

Slack (MET) :             35.146ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.964ns (22.960%)  route 3.235ns (77.040%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.665     2.458    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_2/O
                         net (fo=12, routed)          0.649     3.231    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[0]
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.471    38.397    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/C
                         clock pessimism              0.610    39.007    
                         clock uncertainty           -0.106    38.901    
    SLICE_X36Y80         FDRE (Setup_fdre_C_R)       -0.524    38.377    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.377    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                 35.146    

Slack (MET) :             35.146ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.964ns (22.960%)  route 3.235ns (77.040%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.665     2.458    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_2/O
                         net (fo=12, routed)          0.649     3.231    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[0]
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.471    38.397    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                         clock pessimism              0.610    39.007    
                         clock uncertainty           -0.106    38.901    
    SLICE_X36Y80         FDRE (Setup_fdre_C_R)       -0.524    38.377    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.377    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                 35.146    

Slack (MET) :             35.173ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/RSTC
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.989ns (22.171%)  route 3.472ns (77.829%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.786     3.493    design_1_i/custom_logic/inst/mqp_top/vga_controller_n_4
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/RSTC
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.562    38.488    design_1_i/custom_logic/inst/mqp_top/mmcm_n_1
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/CLK
                         clock pessimism              0.576    39.065    
                         clock uncertainty           -0.106    38.959    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_RSTC)
                                                     -0.292    38.667    design_1_i/custom_logic/inst/mqp_top/vga_raddr__0
  -------------------------------------------------------------------
                         required time                         38.667    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                 35.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.782%)  route 0.086ns (29.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/Q
                         net (fo=8, routed)           0.086    -0.378    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[2]
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.045    -0.333 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.333    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1_n_0
    SLICE_X37Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.816    -0.869    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X37Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
                         clock pessimism              0.253    -0.616    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.091    -0.525    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.398%)  route 0.126ns (37.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=7, routed)           0.126    -0.337    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.292 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.292    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X37Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
                         clock pessimism              0.254    -0.614    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.091    -0.523    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.278    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[0]
    SLICE_X36Y80         LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_13/O
                         net (fo=2, routed)           0.000    -0.233    design_1_i/custom_logic/inst/mqp_top/vga_controller/D[1]
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.816    -0.869    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/C
                         clock pessimism              0.240    -0.629    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.121    -0.508    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.355%)  route 0.199ns (51.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.199    -0.288    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X39Y81         LUT3 (Prop_lut3_I1_O)        0.045    -0.243 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_23/O
                         net (fo=2, routed)           0.000    -0.243    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[2]
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                         clock pessimism              0.240    -0.628    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.092    -0.536    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.499%)  route 0.182ns (49.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X40Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/Q
                         net (fo=7, routed)           0.110    -0.377    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[3]
    SLICE_X41Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.332 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_11/O
                         net (fo=2, routed)           0.072    -0.259    design_1_i/custom_logic/inst/mqp_top/vga_controller/D[3]
    SLICE_X40Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X40Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/C
                         clock pessimism              0.240    -0.628    
    SLICE_X40Y81         FDRE (Hold_fdre_C_D)         0.070    -0.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.620%)  route 0.230ns (52.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/Q
                         net (fo=8, routed)           0.230    -0.233    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[6]
    SLICE_X38Y81         LUT5 (Prop_lut5_I2_O)        0.045    -0.188 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1/O
                         net (fo=1, routed)           0.000    -0.188    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
                         clock pessimism              0.254    -0.614    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.120    -0.494    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.489%)  route 0.198ns (51.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.088    -0.398    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[2]
    SLICE_X38Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.353 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_20/O
                         net (fo=2, routed)           0.109    -0.244    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[5]
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.059    -0.554    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.140%)  route 0.339ns (61.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.129    -0.334    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[5]
    SLICE_X37Y82         LUT4 (Prop_lut4_I1_O)        0.045    -0.289 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_18/O
                         net (fo=2, routed)           0.210    -0.079    design_1_i/custom_logic/inst/mqp_top/plusOp[7]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/mmcm_n_1
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/CLK
                         clock pessimism              0.272    -0.505    
    DSP48_X2Y32          DSP48E1 (Hold_dsp48e1_CLK_C[7])
                                                      0.096    -0.409    design_1_i/custom_logic/inst/mqp_top/vga_raddr__0
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.587%)  route 0.403ns (68.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.181    -0.305    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X39Y81         LUT5 (Prop_lut5_I3_O)        0.045    -0.260 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_21/O
                         net (fo=2, routed)           0.222    -0.039    design_1_i/custom_logic/inst/mqp_top/plusOp[4]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/mmcm_n_1
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/CLK
                         clock pessimism              0.272    -0.505    
    DSP48_X2Y32          DSP48E1 (Hold_dsp48e1_CLK_C[4])
                                                      0.096    -0.409    design_1_i/custom_logic/inst/mqp_top/vga_raddr__0
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.227%)  route 0.384ns (64.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/Q
                         net (fo=6, routed)           0.161    -0.301    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[9]
    SLICE_X36Y82         LUT3 (Prop_lut3_I2_O)        0.045    -0.256 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_15/O
                         net (fo=2, routed)           0.223    -0.033    design_1_i/custom_logic/inst/mqp_top/plusOp[10]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/mmcm_n_1
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/CLK
                         clock pessimism              0.272    -0.505    
    DSP48_X2Y32          DSP48E1 (Hold_dsp48e1_CLK_C[10])
                                                      0.096    -0.409    design_1_i/custom_logic/inst/mqp_top/vga_raddr__0
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.376    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y80     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y82     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y82     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y82     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y82     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y80     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y80     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y82     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y81     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.297ns  (logic 0.580ns (9.210%)  route 5.717ns (90.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.654    -0.958    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y91         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           5.717     5.216    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X35Y91         LUT5 (Prop_lut5_I3_O)        0.124     5.340 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     5.340    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X35Y91         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.479    12.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.658    
                         clock uncertainty           -0.303    12.355    
    SLICE_X35Y91         FDRE (Setup_fdre_C_D)        0.032    12.387    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                  7.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 0.467ns (8.874%)  route 4.795ns (91.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    -1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.481    -1.593    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y91         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.367    -1.226 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           4.795     3.569    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X35Y91         LUT5 (Prop_lut5_I3_O)        0.100     3.669 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.669    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X35Y91         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.651     2.945    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     2.945    
                         clock uncertainty            0.303     3.248    
    SLICE_X35Y91         FDRE (Hold_fdre_C_D)         0.271     3.519    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.519    
                         arrival time                           3.669    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.046ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.297ns  (logic 0.580ns (9.210%)  route 5.717ns (90.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.654    -0.958    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y91         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           5.717     5.216    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X35Y91         LUT5 (Prop_lut5_I3_O)        0.124     5.340 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     5.340    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X35Y91         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.479    12.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.658    
                         clock uncertainty           -0.304    12.354    
    SLICE_X35Y91         FDRE (Setup_fdre_C_D)        0.032    12.386    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                  7.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 0.467ns (8.874%)  route 4.795ns (91.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    -1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.481    -1.593    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y91         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.367    -1.226 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           4.795     3.569    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X35Y91         LUT5 (Prop_lut5_I3_O)        0.100     3.669 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.669    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X35Y91         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.651     2.945    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     2.945    
                         clock uncertainty            0.304     3.249    
    SLICE_X35Y91         FDRE (Hold_fdre_C_D)         0.271     3.520    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.520    
                         arrival time                           3.669    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            4  Failing Endpoints,  Worst Slack       -1.219ns,  Total Violation       -4.847ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.675ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.219ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.890ns (28.752%)  route 2.205ns (71.248%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.442     3.902    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X37Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.026 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_3/O
                         net (fo=7, routed)           0.881     4.907    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_3_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I0_O)        0.124     5.031 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3/O
                         net (fo=4, routed)           0.176     5.207    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I3_O)        0.124     5.331 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.707     6.037    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.567     8.493    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.493    
                         clock uncertainty           -0.303     8.190    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -3.372     4.818    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          4.818    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                 -1.219    

Slack (VIOLATED) :        -1.213ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.890ns (28.811%)  route 2.199ns (71.189%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.442     3.902    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X37Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.026 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_3/O
                         net (fo=7, routed)           0.881     4.907    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_3_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I0_O)        0.124     5.031 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3/O
                         net (fo=4, routed)           0.176     5.207    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I3_O)        0.124     5.331 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.700     6.031    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.567     8.493    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.493    
                         clock uncertainty           -0.303     8.190    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -3.372     4.818    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          4.818    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                 -1.213    

Slack (VIOLATED) :        -1.211ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.890ns (28.811%)  route 2.199ns (71.189%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.442     3.902    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X37Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.026 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_3/O
                         net (fo=7, routed)           0.881     4.907    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_3_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I0_O)        0.124     5.031 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3/O
                         net (fo=4, routed)           0.176     5.207    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I3_O)        0.124     5.331 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.700     6.031    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.569     8.495    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000     8.495    
                         clock uncertainty           -0.303     8.192    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -3.372     4.820    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          4.820    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                 -1.211    

Slack (VIOLATED) :        -1.204ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.890ns (28.873%)  route 2.192ns (71.127%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.442     3.902    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X37Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.026 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_3/O
                         net (fo=7, routed)           0.881     4.907    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_3_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I0_O)        0.124     5.031 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3/O
                         net (fo=4, routed)           0.176     5.207    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I3_O)        0.124     5.331 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.694     6.024    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.569     8.495    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000     8.495    
                         clock uncertainty           -0.303     8.192    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -3.372     4.820    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          4.820    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                 -1.204    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 1.250ns (28.575%)  route 3.124ns (71.425%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/Q
                         net (fo=6, routed)           0.832     4.292    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[5]
    SLICE_X35Y87         LUT4 (Prop_lut4_I1_O)        0.152     4.444 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25/O
                         net (fo=2, routed)           0.580     5.024    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.332     5.356 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.441     5.797    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X37Y88         LUT6 (Prop_lut6_I4_O)        0.124     5.921 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.542     6.463    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.124     6.587 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_2/O
                         net (fo=1, routed)           0.729     7.316    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_2_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.000     8.497    
                         clock uncertainty           -0.303     8.194    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362     7.832    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.250ns (28.030%)  route 3.210ns (71.970%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/Q
                         net (fo=6, routed)           0.832     4.292    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[5]
    SLICE_X35Y87         LUT4 (Prop_lut4_I1_O)        0.152     4.444 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25/O
                         net (fo=2, routed)           0.584     5.028    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.332     5.360 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_24/O
                         net (fo=10, routed)          0.625     5.985    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.109 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.625     6.734    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I0_O)        0.124     6.858 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_14/O
                         net (fo=1, routed)           0.544     7.402    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[6]
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.000     8.497    
                         clock uncertainty           -0.303     8.194    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[6])
                                                     -0.233     7.961    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          7.961    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.250ns (28.921%)  route 3.072ns (71.079%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/Q
                         net (fo=6, routed)           0.832     4.292    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[5]
    SLICE_X35Y87         LUT4 (Prop_lut4_I1_O)        0.152     4.444 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25/O
                         net (fo=2, routed)           0.580     5.024    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.332     5.356 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.441     5.797    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X37Y88         LUT6 (Prop_lut6_I4_O)        0.124     5.921 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.533     6.454    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT3 (Prop_lut3_I0_O)        0.124     6.578 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5/O
                         net (fo=1, routed)           0.686     7.264    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.000     8.497    
                         clock uncertainty           -0.303     8.194    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     7.832    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.250ns (28.199%)  route 3.183ns (71.801%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/Q
                         net (fo=6, routed)           0.832     4.292    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[5]
    SLICE_X35Y87         LUT4 (Prop_lut4_I1_O)        0.152     4.444 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25/O
                         net (fo=2, routed)           0.584     5.028    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.332     5.360 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_24/O
                         net (fo=10, routed)          0.625     5.985    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.109 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.598     6.707    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I1_O)        0.124     6.831 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_11/O
                         net (fo=1, routed)           0.544     7.375    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_11_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.000     8.497    
                         clock uncertainty           -0.303     8.194    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[9])
                                                     -0.233     7.961    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          7.961    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.250ns (29.761%)  route 2.950ns (70.239%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/Q
                         net (fo=6, routed)           0.832     4.292    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[5]
    SLICE_X35Y87         LUT4 (Prop_lut4_I1_O)        0.152     4.444 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25/O
                         net (fo=2, routed)           0.580     5.024    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.332     5.356 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.441     5.797    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X37Y88         LUT6 (Prop_lut6_I4_O)        0.124     5.921 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.540     6.461    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT5 (Prop_lut5_I3_O)        0.124     6.585 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_3/O
                         net (fo=1, routed)           0.557     7.142    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_3_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.000     8.497    
                         clock uncertainty           -0.303     8.194    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     7.832    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 1.250ns (29.854%)  route 2.937ns (70.146%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/Q
                         net (fo=6, routed)           0.832     4.292    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[5]
    SLICE_X35Y87         LUT4 (Prop_lut4_I1_O)        0.152     4.444 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25/O
                         net (fo=2, routed)           0.580     5.024    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.332     5.356 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.441     5.797    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X37Y88         LUT6 (Prop_lut6_I4_O)        0.124     5.921 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.523     6.444    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT4 (Prop_lut4_I1_O)        0.124     6.568 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_4/O
                         net (fo=1, routed)           0.561     7.129    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_4_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.000     8.497    
                         clock uncertainty           -0.303     8.194    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     7.832    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                  0.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.675ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.945%)  route 0.159ns (46.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.556     0.892    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y88         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=8, routed)           0.159     1.191    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.236 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.236    design_1_i/custom_logic/inst/mqp_top/rangefinder/D[3]
    SLICE_X34Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                         clock pessimism              0.000    -0.863    
                         clock uncertainty            0.303    -0.560    
    SLICE_X34Y86         FDRE (Hold_fdre_C_D)         0.121    -0.439    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.678ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.634%)  route 0.161ns (46.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.556     0.892    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y88         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=8, routed)           0.161     1.193    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.238 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.238    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[10][3]
    SLICE_X34Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/C
                         clock pessimism              0.000    -0.863    
                         clock uncertainty            0.303    -0.560    
    SLICE_X34Y86         FDRE (Hold_fdre_C_D)         0.120    -0.440    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.699ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.310%)  route 0.162ns (43.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.555     0.891    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/Q
                         net (fo=6, routed)           0.162     1.217    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[5]
    SLICE_X34Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.262 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.262    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[10][5]
    SLICE_X34Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.823    -0.862    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
                         clock pessimism              0.000    -0.862    
                         clock uncertainty            0.303    -0.559    
    SLICE_X34Y87         FDRE (Hold_fdre_C_D)         0.121    -0.438    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.703ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.533%)  route 0.190ns (50.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.554     0.890    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y86         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=10, routed)          0.190     1.220    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X34Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.265 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.265    design_1_i/custom_logic/inst/mqp_top/rangefinder/D[5]
    SLICE_X34Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.823    -0.862    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]/C
                         clock pessimism              0.000    -0.862    
                         clock uncertainty            0.303    -0.559    
    SLICE_X34Y87         FDRE (Hold_fdre_C_D)         0.121    -0.438    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.710ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.784%)  route 0.166ns (47.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.554     0.890    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y86         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[10]/Q
                         net (fo=6, routed)           0.166     1.197    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[10]
    SLICE_X35Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[7]_i_1/O
                         net (fo=1, routed)           0.000     1.242    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[10][6]
    SLICE_X35Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.823    -0.862    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/C
                         clock pessimism              0.000    -0.862    
                         clock uncertainty            0.303    -0.559    
    SLICE_X35Y87         FDRE (Hold_fdre_C_D)         0.091    -0.468    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.711ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.774%)  route 0.166ns (47.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.556     0.892    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y88         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[7]/Q
                         net (fo=6, routed)           0.166     1.199    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[7]
    SLICE_X35Y87         LUT5 (Prop_lut5_I3_O)        0.045     1.244 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_2/O
                         net (fo=1, routed)           0.000     1.244    design_1_i/custom_logic/inst/mqp_top/rangefinder/D[6]
    SLICE_X35Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.823    -0.862    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
                         clock pessimism              0.000    -0.862    
                         clock uncertainty            0.303    -0.559    
    SLICE_X35Y87         FDRE (Hold_fdre_C_D)         0.092    -0.467    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.720ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.686%)  route 0.283ns (63.314%))
  Logic Levels:           0  
  Clock Path Skew:        -1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y86         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[22]/Q
                         net (fo=2, routed)           0.283     1.335    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[10]
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.915    -0.770    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000    -0.770    
                         clock uncertainty            0.303    -0.467    
    DSP48_X2Y35          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.082    -0.385    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.723ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.686%)  route 0.283ns (63.314%))
  Logic Levels:           0  
  Clock Path Skew:        -1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y86         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[22]/Q
                         net (fo=2, routed)           0.283     1.335    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[10]
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.912    -0.773    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000    -0.773    
                         clock uncertainty            0.303    -0.470    
    DSP48_X2Y34          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.082    -0.388    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.724ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.714%)  route 0.283ns (63.286%))
  Logic Levels:           0  
  Clock Path Skew:        -1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.554     0.890    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[15]/Q
                         net (fo=2, routed)           0.283     1.336    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[5]
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.912    -0.773    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000    -0.773    
                         clock uncertainty            0.303    -0.470    
    DSP48_X2Y34          DSP48E1 (Hold_dsp48e1_CLK_B[9])
                                                      0.082    -0.388    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.767ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.323%)  route 0.328ns (66.677%))
  Logic Levels:           0  
  Clock Path Skew:        -1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.554     0.890    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/Q
                         net (fo=2, routed)           0.328     1.382    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[3]
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.915    -0.770    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000    -0.770    
                         clock uncertainty            0.303    -0.467    
    DSP48_X2Y35          DSP48E1 (Hold_dsp48e1_CLK_B[7])
                                                      0.082    -0.385    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  1.767    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 2.439ns (49.821%)  route 2.457ns (50.179%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.740    -0.872    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.319 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/P[20]
                         net (fo=2, routed)           1.185     2.504    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg_n_85
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.542     3.170    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.124     3.294 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_2/O
                         net (fo=1, routed)           0.729     4.023    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_2_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362     8.661    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -4.023    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 2.439ns (50.358%)  route 2.404ns (49.642%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.740    -0.872    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.319 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/P[20]
                         net (fo=2, routed)           1.185     2.504    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg_n_85
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.533     3.161    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT3 (Prop_lut3_I0_O)        0.124     3.285 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5/O
                         net (fo=1, routed)           0.686     3.971    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     8.661    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 2.439ns (49.244%)  route 2.514ns (50.756%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.742    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.321 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/P[20]
                         net (fo=2, routed)           1.346     2.667    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg_n_85
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.791 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.625     3.415    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I0_O)        0.124     3.539 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_14/O
                         net (fo=1, routed)           0.544     4.083    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[6]
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[6])
                                                     -0.233     8.790    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 2.439ns (49.511%)  route 2.487ns (50.489%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.742    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.321 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/P[20]
                         net (fo=2, routed)           1.346     2.667    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg_n_85
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.791 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.598     3.388    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I1_O)        0.124     3.512 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_11/O
                         net (fo=1, routed)           0.544     4.056    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_11_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[9])
                                                     -0.233     8.790    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -4.056    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 2.439ns (51.660%)  route 2.282ns (48.340%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.740    -0.872    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.319 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/P[20]
                         net (fo=2, routed)           1.185     2.504    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg_n_85
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.540     3.168    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT5 (Prop_lut5_I3_O)        0.124     3.292 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_3/O
                         net (fo=1, routed)           0.557     3.849    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_3_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     8.661    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.849    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 2.439ns (51.804%)  route 2.269ns (48.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.740    -0.872    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.319 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/P[20]
                         net (fo=2, routed)           1.185     2.504    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg_n_85
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.523     3.151    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT4 (Prop_lut4_I1_O)        0.124     3.275 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_4/O
                         net (fo=1, routed)           0.561     3.836    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_4_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     8.661    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 2.439ns (51.055%)  route 2.338ns (48.945%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.742    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.321 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/P[20]
                         net (fo=2, routed)           1.346     2.667    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg_n_85
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.791 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.438     3.228    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.124     3.352 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_12/O
                         net (fo=1, routed)           0.555     3.907    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[8]
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[8])
                                                     -0.233     8.790    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                  4.883    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 2.439ns (51.069%)  route 2.337ns (48.931%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.742    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.321 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/P[20]
                         net (fo=2, routed)           1.346     2.667    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg_n_85
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.791 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.590     3.380    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X36Y91         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_15/O
                         net (fo=1, routed)           0.402     3.906    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_15_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[5])
                                                     -0.233     8.790    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 2.439ns (51.924%)  route 2.258ns (48.076%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.742    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.321 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/P[20]
                         net (fo=2, routed)           1.346     2.667    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg_n_85
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.791 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.322     3.112    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I1_O)        0.124     3.236 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_13/O
                         net (fo=1, routed)           0.591     3.827    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_13_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[7])
                                                     -0.233     8.790    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -3.827    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 2.315ns (54.147%)  route 1.960ns (45.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.740    -0.872    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.319 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/P[20]
                         net (fo=2, routed)           1.187     2.506    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg_n_85
    SLICE_X37Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.630 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_6/O
                         net (fo=1, routed)           0.773     3.403    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_6_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362     8.661    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  5.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/Q
                         net (fo=1, routed)           0.056    -0.403    design_1_i/custom_logic/inst/mqp_top/rangefinder/write
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/C
                         clock pessimism              0.238    -0.623    
                         clock uncertainty            0.084    -0.539    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.060    -0.479    design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDCE (Prop_fdce_C_Q)         0.148    -0.476 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/Q
                         net (fo=9, routed)           0.088    -0.387    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[3]
    SLICE_X38Y87         LUT6 (Prop_lut6_I4_O)        0.098    -0.289 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[4]
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.084    -0.540    
    SLICE_X38Y87         FDCE (Hold_fdce_C_D)         0.121    -0.419    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.317%)  route 0.176ns (48.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.176    -0.307    design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.262 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[5]
    SLICE_X38Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.084    -0.526    
    SLICE_X38Y86         FDCE (Hold_fdce_C_D)         0.120    -0.406    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (55.971%)  route 0.164ns (44.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/Q
                         net (fo=8, routed)           0.164    -0.295    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[4]
    SLICE_X38Y88         LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_i_1/O
                         net (fo=1, routed)           0.000    -0.250    design_1_i/custom_logic/inst/mqp_top/rangefinder/write_i_1_n_0
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.084    -0.523    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.120    -0.403    design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.187ns (46.201%)  route 0.218ns (53.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.218    -0.266    design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled
    SLICE_X38Y87         LUT5 (Prop_lut5_I0_O)        0.046    -0.220 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[3]
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/C
                         clock pessimism              0.254    -0.609    
                         clock uncertainty            0.084    -0.525    
    SLICE_X38Y87         FDCE (Hold_fdce_C_D)         0.131    -0.394    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.067%)  route 0.218ns (53.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.218    -0.266    design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled
    SLICE_X38Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.221 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[2]
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[2]/C
                         clock pessimism              0.254    -0.609    
                         clock uncertainty            0.084    -0.525    
    SLICE_X38Y87         FDCE (Hold_fdce_C_D)         0.120    -0.405    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=12, routed)          0.203    -0.281    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[0]
    SLICE_X37Y86         LUT3 (Prop_lut3_I1_O)        0.042    -0.239 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[1]
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[1]/C
                         clock pessimism              0.239    -0.625    
                         clock uncertainty            0.084    -0.541    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.107    -0.434    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=12, routed)          0.203    -0.281    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[0]
    SLICE_X37Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[0]
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
                         clock pessimism              0.239    -0.625    
                         clock uncertainty            0.084    -0.541    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.091    -0.450    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.150%)  route 0.277ns (59.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=12, routed)          0.134    -0.350    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[0]
    SLICE_X36Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.305 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1[7]_i_1/O
                         net (fo=17, routed)          0.144    -0.161    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.912    -0.773    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.272    -0.501    
                         clock uncertainty            0.084    -0.418    
    DSP48_X2Y34          DSP48E1 (Hold_dsp48e1_CLK_CEB1)
                                                      0.022    -0.396    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.806%)  route 0.219ns (51.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/Q
                         net (fo=7, routed)           0.219    -0.241    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[5]
    SLICE_X37Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.196 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_i_1/O
                         net (fo=1, routed)           0.000    -0.196    design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_i_1_n_0
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.084    -0.526    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.092    -0.434    design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.238    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_25M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.882ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 0.964ns (21.248%)  route 3.573ns (78.752%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.665     2.458    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_2/O
                         net (fo=12, routed)          0.987     3.569    design_1_i/custom_logic/inst/mqp_top/vga_controller_n_6
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.562    38.488    design_1_i/custom_logic/inst/mqp_top/mmcm_n_1
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/CLK
                         clock pessimism              0.576    39.065    
                         clock uncertainty           -0.106    38.959    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    38.452    design_1_i/custom_logic/inst/mqp_top/vga_raddr__0
  -------------------------------------------------------------------
                         required time                         38.452    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                 34.882    

Slack (MET) :             34.904ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.989ns (23.347%)  route 3.247ns (76.653%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.562     3.268    design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.474    38.400    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.610    39.010    
                         clock uncertainty           -0.106    38.904    
    SLICE_X36Y82         FDRE (Setup_fdre_C_R)       -0.732    38.172    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 34.904    

Slack (MET) :             34.904ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.989ns (23.347%)  route 3.247ns (76.653%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.562     3.268    design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.474    38.400    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
                         clock pessimism              0.610    39.010    
                         clock uncertainty           -0.106    38.904    
    SLICE_X36Y82         FDRE (Setup_fdre_C_R)       -0.732    38.172    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 34.904    

Slack (MET) :             34.904ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.989ns (23.347%)  route 3.247ns (76.653%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.562     3.268    design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.474    38.400    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                         clock pessimism              0.610    39.010    
                         clock uncertainty           -0.106    38.904    
    SLICE_X36Y82         FDRE (Setup_fdre_C_R)       -0.732    38.172    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 34.904    

Slack (MET) :             34.904ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.989ns (23.347%)  route 3.247ns (76.653%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.562     3.268    design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.474    38.400    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                         clock pessimism              0.610    39.010    
                         clock uncertainty           -0.106    38.904    
    SLICE_X36Y82         FDRE (Setup_fdre_C_R)       -0.732    38.172    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 34.904    

Slack (MET) :             34.999ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.989ns (23.347%)  route 3.247ns (76.653%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.562     3.268    design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]
    SLICE_X37Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.474    38.400    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X37Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.610    39.010    
                         clock uncertainty           -0.106    38.904    
    SLICE_X37Y82         FDRE (Setup_fdre_C_R)       -0.637    38.267    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 34.999    

Slack (MET) :             35.146ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.964ns (22.960%)  route 3.235ns (77.040%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.665     2.458    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_2/O
                         net (fo=12, routed)          0.649     3.231    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[0]
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.471    38.397    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                         clock pessimism              0.610    39.007    
                         clock uncertainty           -0.106    38.901    
    SLICE_X36Y80         FDRE (Setup_fdre_C_R)       -0.524    38.377    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.377    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                 35.146    

Slack (MET) :             35.146ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.964ns (22.960%)  route 3.235ns (77.040%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.665     2.458    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_2/O
                         net (fo=12, routed)          0.649     3.231    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[0]
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.471    38.397    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/C
                         clock pessimism              0.610    39.007    
                         clock uncertainty           -0.106    38.901    
    SLICE_X36Y80         FDRE (Setup_fdre_C_R)       -0.524    38.377    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.377    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                 35.146    

Slack (MET) :             35.146ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.964ns (22.960%)  route 3.235ns (77.040%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.665     2.458    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_2/O
                         net (fo=12, routed)          0.649     3.231    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[0]
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.471    38.397    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                         clock pessimism              0.610    39.007    
                         clock uncertainty           -0.106    38.901    
    SLICE_X36Y80         FDRE (Setup_fdre_C_R)       -0.524    38.377    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.377    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                 35.146    

Slack (MET) :             35.173ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/RSTC
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.989ns (22.171%)  route 3.472ns (77.829%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.786     3.493    design_1_i/custom_logic/inst/mqp_top/vga_controller_n_4
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/RSTC
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.562    38.488    design_1_i/custom_logic/inst/mqp_top/mmcm_n_1
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/CLK
                         clock pessimism              0.576    39.065    
                         clock uncertainty           -0.106    38.959    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_RSTC)
                                                     -0.292    38.667    design_1_i/custom_logic/inst/mqp_top/vga_raddr__0
  -------------------------------------------------------------------
                         required time                         38.667    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                 35.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.782%)  route 0.086ns (29.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/Q
                         net (fo=8, routed)           0.086    -0.378    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[2]
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.045    -0.333 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.333    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1_n_0
    SLICE_X37Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.816    -0.869    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X37Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.106    -0.509    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.091    -0.418    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.398%)  route 0.126ns (37.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=7, routed)           0.126    -0.337    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.292 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.292    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X37Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.106    -0.507    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.091    -0.416    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.278    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[0]
    SLICE_X36Y80         LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_13/O
                         net (fo=2, routed)           0.000    -0.233    design_1_i/custom_logic/inst/mqp_top/vga_controller/D[1]
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.816    -0.869    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.106    -0.522    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.121    -0.401    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.355%)  route 0.199ns (51.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.199    -0.288    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X39Y81         LUT3 (Prop_lut3_I1_O)        0.045    -0.243 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_23/O
                         net (fo=2, routed)           0.000    -0.243    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[2]
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                         clock pessimism              0.240    -0.628    
                         clock uncertainty            0.106    -0.521    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.092    -0.429    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.499%)  route 0.182ns (49.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X40Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/Q
                         net (fo=7, routed)           0.110    -0.377    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[3]
    SLICE_X41Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.332 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_11/O
                         net (fo=2, routed)           0.072    -0.259    design_1_i/custom_logic/inst/mqp_top/vga_controller/D[3]
    SLICE_X40Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X40Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/C
                         clock pessimism              0.240    -0.628    
                         clock uncertainty            0.106    -0.521    
    SLICE_X40Y81         FDRE (Hold_fdre_C_D)         0.070    -0.451    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.620%)  route 0.230ns (52.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/Q
                         net (fo=8, routed)           0.230    -0.233    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[6]
    SLICE_X38Y81         LUT5 (Prop_lut5_I2_O)        0.045    -0.188 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1/O
                         net (fo=1, routed)           0.000    -0.188    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.106    -0.507    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.120    -0.387    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.489%)  route 0.198ns (51.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.088    -0.398    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[2]
    SLICE_X38Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.353 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_20/O
                         net (fo=2, routed)           0.109    -0.244    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[5]
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.254    -0.613    
                         clock uncertainty            0.106    -0.506    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.059    -0.447    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.140%)  route 0.339ns (61.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.129    -0.334    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[5]
    SLICE_X37Y82         LUT4 (Prop_lut4_I1_O)        0.045    -0.289 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_18/O
                         net (fo=2, routed)           0.210    -0.079    design_1_i/custom_logic/inst/mqp_top/plusOp[7]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/mmcm_n_1
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/CLK
                         clock pessimism              0.272    -0.505    
                         clock uncertainty            0.106    -0.399    
    DSP48_X2Y32          DSP48E1 (Hold_dsp48e1_CLK_C[7])
                                                      0.096    -0.303    design_1_i/custom_logic/inst/mqp_top/vga_raddr__0
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.587%)  route 0.403ns (68.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.181    -0.305    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X39Y81         LUT5 (Prop_lut5_I3_O)        0.045    -0.260 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_21/O
                         net (fo=2, routed)           0.222    -0.039    design_1_i/custom_logic/inst/mqp_top/plusOp[4]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/mmcm_n_1
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/CLK
                         clock pessimism              0.272    -0.505    
                         clock uncertainty            0.106    -0.399    
    DSP48_X2Y32          DSP48E1 (Hold_dsp48e1_CLK_C[4])
                                                      0.096    -0.303    design_1_i/custom_logic/inst/mqp_top/vga_raddr__0
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.227%)  route 0.384ns (64.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/Q
                         net (fo=6, routed)           0.161    -0.301    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[9]
    SLICE_X36Y82         LUT3 (Prop_lut3_I2_O)        0.045    -0.256 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_15/O
                         net (fo=2, routed)           0.223    -0.033    design_1_i/custom_logic/inst/mqp_top/plusOp[10]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/mmcm_n_1
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/CLK
                         clock pessimism              0.272    -0.505    
                         clock uncertainty            0.106    -0.399    
    DSP48_X2Y32          DSP48E1 (Hold_dsp48e1_CLK_C[10])
                                                      0.096    -0.303    design_1_i/custom_logic/inst/mqp_top/vga_raddr__0
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -1.220ns,  Total Violation       -4.849ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.675ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.220ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.890ns (28.752%)  route 2.205ns (71.248%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.442     3.902    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X37Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.026 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_3/O
                         net (fo=7, routed)           0.881     4.907    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_3_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I0_O)        0.124     5.031 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3/O
                         net (fo=4, routed)           0.176     5.207    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I3_O)        0.124     5.331 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.707     6.037    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.567     8.493    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.493    
                         clock uncertainty           -0.304     8.190    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -3.372     4.818    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          4.818    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                 -1.220    

Slack (VIOLATED) :        -1.213ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.890ns (28.811%)  route 2.199ns (71.189%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.442     3.902    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X37Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.026 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_3/O
                         net (fo=7, routed)           0.881     4.907    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_3_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I0_O)        0.124     5.031 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3/O
                         net (fo=4, routed)           0.176     5.207    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I3_O)        0.124     5.331 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.700     6.031    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.567     8.493    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000     8.493    
                         clock uncertainty           -0.304     8.190    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -3.372     4.818    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          4.818    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                 -1.213    

Slack (VIOLATED) :        -1.211ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.890ns (28.811%)  route 2.199ns (71.189%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.442     3.902    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X37Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.026 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_3/O
                         net (fo=7, routed)           0.881     4.907    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_3_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I0_O)        0.124     5.031 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3/O
                         net (fo=4, routed)           0.176     5.207    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I3_O)        0.124     5.331 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.700     6.031    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.569     8.495    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000     8.495    
                         clock uncertainty           -0.304     8.192    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -3.372     4.820    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          4.820    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                 -1.211    

Slack (VIOLATED) :        -1.205ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.890ns (28.873%)  route 2.192ns (71.127%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 8.495 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.442     3.902    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X37Y87         LUT3 (Prop_lut3_I0_O)        0.124     4.026 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_3/O
                         net (fo=7, routed)           0.881     4.907    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_3_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I0_O)        0.124     5.031 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3/O
                         net (fo=4, routed)           0.176     5.207    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_3_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I3_O)        0.124     5.331 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/xmult_reg_i_7/O
                         net (fo=4, routed)           0.694     6.024    design_1_i/custom_logic/inst/mqp_top/rangefinder/INMODE[0]
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.569     8.495    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000     8.495    
                         clock uncertainty           -0.304     8.192    
    DSP48_X2Y35          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -3.372     4.820    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          4.820    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                 -1.205    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 1.250ns (28.575%)  route 3.124ns (71.425%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/Q
                         net (fo=6, routed)           0.832     4.292    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[5]
    SLICE_X35Y87         LUT4 (Prop_lut4_I1_O)        0.152     4.444 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25/O
                         net (fo=2, routed)           0.580     5.024    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.332     5.356 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.441     5.797    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X37Y88         LUT6 (Prop_lut6_I4_O)        0.124     5.921 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.542     6.463    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.124     6.587 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_2/O
                         net (fo=1, routed)           0.729     7.316    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_2_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.000     8.497    
                         clock uncertainty           -0.304     8.194    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362     7.832    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.250ns (28.030%)  route 3.210ns (71.970%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/Q
                         net (fo=6, routed)           0.832     4.292    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[5]
    SLICE_X35Y87         LUT4 (Prop_lut4_I1_O)        0.152     4.444 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25/O
                         net (fo=2, routed)           0.584     5.028    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.332     5.360 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_24/O
                         net (fo=10, routed)          0.625     5.985    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.109 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.625     6.734    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I0_O)        0.124     6.858 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_14/O
                         net (fo=1, routed)           0.544     7.402    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[6]
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.000     8.497    
                         clock uncertainty           -0.304     8.194    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[6])
                                                     -0.233     7.961    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          7.961    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.250ns (28.921%)  route 3.072ns (71.079%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/Q
                         net (fo=6, routed)           0.832     4.292    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[5]
    SLICE_X35Y87         LUT4 (Prop_lut4_I1_O)        0.152     4.444 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25/O
                         net (fo=2, routed)           0.580     5.024    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.332     5.356 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.441     5.797    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X37Y88         LUT6 (Prop_lut6_I4_O)        0.124     5.921 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.533     6.454    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT3 (Prop_lut3_I0_O)        0.124     6.578 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5/O
                         net (fo=1, routed)           0.686     7.264    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.000     8.497    
                         clock uncertainty           -0.304     8.194    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     7.832    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.250ns (28.199%)  route 3.183ns (71.801%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/Q
                         net (fo=6, routed)           0.832     4.292    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[5]
    SLICE_X35Y87         LUT4 (Prop_lut4_I1_O)        0.152     4.444 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25/O
                         net (fo=2, routed)           0.584     5.028    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.332     5.360 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_24/O
                         net (fo=10, routed)          0.625     5.985    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.109 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.598     6.707    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I1_O)        0.124     6.831 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_11/O
                         net (fo=1, routed)           0.544     7.375    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_11_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.000     8.497    
                         clock uncertainty           -0.304     8.194    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[9])
                                                     -0.233     7.961    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          7.961    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.250ns (29.761%)  route 2.950ns (70.239%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/Q
                         net (fo=6, routed)           0.832     4.292    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[5]
    SLICE_X35Y87         LUT4 (Prop_lut4_I1_O)        0.152     4.444 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25/O
                         net (fo=2, routed)           0.580     5.024    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.332     5.356 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.441     5.797    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X37Y88         LUT6 (Prop_lut6_I4_O)        0.124     5.921 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.540     6.461    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT5 (Prop_lut5_I3_O)        0.124     6.585 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_3/O
                         net (fo=1, routed)           0.557     7.142    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_3_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.000     8.497    
                         clock uncertainty           -0.304     8.194    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     7.832    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 1.250ns (29.854%)  route 2.937ns (70.146%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -4.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.648     2.942    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/Q
                         net (fo=6, routed)           0.832     4.292    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[5]
    SLICE_X35Y87         LUT4 (Prop_lut4_I1_O)        0.152     4.444 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25/O
                         net (fo=2, routed)           0.580     5.024    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_25_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.332     5.356 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/vga_waddr_i_22/O
                         net (fo=9, routed)           0.441     5.797    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[8]
    SLICE_X37Y88         LUT6 (Prop_lut6_I4_O)        0.124     5.921 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.523     6.444    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT4 (Prop_lut4_I1_O)        0.124     6.568 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_4/O
                         net (fo=1, routed)           0.561     7.129    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_4_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.000     8.497    
                         clock uncertainty           -0.304     8.194    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     7.832    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                  0.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.675ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.945%)  route 0.159ns (46.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.556     0.892    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y88         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=8, routed)           0.159     1.191    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.236 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.236    design_1_i/custom_logic/inst/mqp_top/rangefinder/D[3]
    SLICE_X34Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                         clock pessimism              0.000    -0.863    
                         clock uncertainty            0.304    -0.559    
    SLICE_X34Y86         FDRE (Hold_fdre_C_D)         0.121    -0.438    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.678ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.634%)  route 0.161ns (46.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.556     0.892    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y88         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[4]/Q
                         net (fo=8, routed)           0.161     1.193    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[4]
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.238 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.238    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[10][3]
    SLICE_X34Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y86         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]/C
                         clock pessimism              0.000    -0.863    
                         clock uncertainty            0.304    -0.559    
    SLICE_X34Y86         FDRE (Hold_fdre_C_D)         0.120    -0.439    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.699ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.310%)  route 0.162ns (43.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.555     0.891    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[5]/Q
                         net (fo=6, routed)           0.162     1.217    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[5]
    SLICE_X34Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.262 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.262    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[10][5]
    SLICE_X34Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.823    -0.862    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]/C
                         clock pessimism              0.000    -0.862    
                         clock uncertainty            0.304    -0.558    
    SLICE_X34Y87         FDRE (Hold_fdre_C_D)         0.121    -0.437    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.702ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.533%)  route 0.190ns (50.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.554     0.890    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y86         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[3]/Q
                         net (fo=10, routed)          0.190     1.220    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[3]
    SLICE_X34Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.265 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.265    design_1_i/custom_logic/inst/mqp_top/rangefinder/D[5]
    SLICE_X34Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.823    -0.862    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X34Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]/C
                         clock pessimism              0.000    -0.862    
                         clock uncertainty            0.304    -0.558    
    SLICE_X34Y87         FDRE (Hold_fdre_C_D)         0.121    -0.437    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.709ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.784%)  route 0.166ns (47.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.554     0.890    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y86         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[10]/Q
                         net (fo=6, routed)           0.166     1.197    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[10]
    SLICE_X35Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[7]_i_1/O
                         net (fo=1, routed)           0.000     1.242    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[10][6]
    SLICE_X35Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.823    -0.862    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]/C
                         clock pessimism              0.000    -0.862    
                         clock uncertainty            0.304    -0.558    
    SLICE_X35Y87         FDRE (Hold_fdre_C_D)         0.091    -0.467    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.710ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.774%)  route 0.166ns (47.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.556     0.892    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y88         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[7]/Q
                         net (fo=6, routed)           0.166     1.199    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[7]
    SLICE_X35Y87         LUT5 (Prop_lut5_I3_O)        0.045     1.244 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_2/O
                         net (fo=1, routed)           0.000     1.244    design_1_i/custom_logic/inst/mqp_top/rangefinder/D[6]
    SLICE_X35Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.823    -0.862    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X35Y87         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]/C
                         clock pessimism              0.000    -0.862    
                         clock uncertainty            0.304    -0.558    
    SLICE_X35Y87         FDRE (Hold_fdre_C_D)         0.092    -0.466    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.719ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.686%)  route 0.283ns (63.314%))
  Logic Levels:           0  
  Clock Path Skew:        -1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y86         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[22]/Q
                         net (fo=2, routed)           0.283     1.335    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[10]
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.915    -0.770    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000    -0.770    
                         clock uncertainty            0.304    -0.467    
    DSP48_X2Y35          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.082    -0.385    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.722ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.686%)  route 0.283ns (63.314%))
  Logic Levels:           0  
  Clock Path Skew:        -1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.552     0.888    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y86         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[22]/Q
                         net (fo=2, routed)           0.283     1.335    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[10]
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.912    -0.773    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000    -0.773    
                         clock uncertainty            0.304    -0.470    
    DSP48_X2Y34          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.082    -0.388    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.724ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.714%)  route 0.283ns (63.286%))
  Logic Levels:           0  
  Clock Path Skew:        -1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.554     0.890    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[15]/Q
                         net (fo=2, routed)           0.283     1.336    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[5]
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.912    -0.773    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.000    -0.773    
                         clock uncertainty            0.304    -0.470    
    DSP48_X2Y34          DSP48E1 (Hold_dsp48e1_CLK_B[9])
                                                      0.082    -0.388    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.766ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.323%)  route 0.328ns (66.677%))
  Logic Levels:           0  
  Clock Path Skew:        -1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.554     0.890    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/Q
                         net (fo=2, routed)           0.328     1.382    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[3]
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.915    -0.770    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                         clock pessimism              0.000    -0.770    
                         clock uncertainty            0.304    -0.467    
    DSP48_X2Y35          DSP48E1 (Hold_dsp48e1_CLK_B[7])
                                                      0.082    -0.385    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  1.766    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 2.439ns (49.821%)  route 2.457ns (50.179%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.740    -0.872    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.319 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/P[20]
                         net (fo=2, routed)           1.185     2.504    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg_n_85
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.542     3.170    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.124     3.294 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_2/O
                         net (fo=1, routed)           0.729     4.023    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_2_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362     8.661    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -4.023    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 2.439ns (50.358%)  route 2.404ns (49.642%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.740    -0.872    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.319 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/P[20]
                         net (fo=2, routed)           1.185     2.504    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg_n_85
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.533     3.161    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT3 (Prop_lut3_I0_O)        0.124     3.285 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5/O
                         net (fo=1, routed)           0.686     3.971    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_5_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     8.661    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 2.439ns (49.244%)  route 2.514ns (50.756%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.742    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.321 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/P[20]
                         net (fo=2, routed)           1.346     2.667    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg_n_85
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.791 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.625     3.415    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X36Y91         LUT4 (Prop_lut4_I0_O)        0.124     3.539 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_14/O
                         net (fo=1, routed)           0.544     4.083    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[6]
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[6])
                                                     -0.233     8.790    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 2.439ns (49.511%)  route 2.487ns (50.489%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.742    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.321 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/P[20]
                         net (fo=2, routed)           1.346     2.667    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg_n_85
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.791 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.598     3.388    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I1_O)        0.124     3.512 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_11/O
                         net (fo=1, routed)           0.544     4.056    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_11_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[9])
                                                     -0.233     8.790    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -4.056    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 2.439ns (51.660%)  route 2.282ns (48.340%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.740    -0.872    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.319 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/P[20]
                         net (fo=2, routed)           1.185     2.504    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg_n_85
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.540     3.168    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT5 (Prop_lut5_I3_O)        0.124     3.292 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_3/O
                         net (fo=1, routed)           0.557     3.849    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_3_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     8.661    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.849    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 2.439ns (51.804%)  route 2.269ns (48.196%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.740    -0.872    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.319 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/P[20]
                         net (fo=2, routed)           1.185     2.504    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg_n_85
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     2.628 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21/O
                         net (fo=4, routed)           0.523     3.151    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_21_n_0
    SLICE_X36Y88         LUT4 (Prop_lut4_I1_O)        0.124     3.275 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_4/O
                         net (fo=1, routed)           0.561     3.836    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_4_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     8.661    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 2.439ns (51.055%)  route 2.338ns (48.945%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.742    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.321 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/P[20]
                         net (fo=2, routed)           1.346     2.667    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg_n_85
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.791 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.438     3.228    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.124     3.352 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_12/O
                         net (fo=1, routed)           0.555     3.907    design_1_i/custom_logic/inst/mqp_top/rangefinder/C[8]
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[8])
                                                     -0.233     8.790    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                  4.883    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 2.439ns (51.069%)  route 2.337ns (48.931%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.742    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.321 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/P[20]
                         net (fo=2, routed)           1.346     2.667    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg_n_85
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.791 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.590     3.380    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X36Y91         LUT3 (Prop_lut3_I0_O)        0.124     3.504 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_15/O
                         net (fo=1, routed)           0.402     3.906    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_15_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[5])
                                                     -0.233     8.790    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 2.439ns (51.924%)  route 2.258ns (48.076%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.742    -0.870    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y35          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.321 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg/P[20]
                         net (fo=2, routed)           1.346     2.667    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg_n_85
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.791 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23/O
                         net (fo=5, routed)           0.322     3.112    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_23_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I1_O)        0.124     3.236 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_13/O
                         net (fo=1, routed)           0.591     3.827    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_13_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_C[7])
                                                     -0.233     8.790    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                          -3.827    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 2.315ns (54.147%)  route 1.960ns (45.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.740    -0.872    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      2.191     1.319 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/P[20]
                         net (fo=2, routed)           1.187     2.506    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg_n_85
    SLICE_X37Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.630 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_6/O
                         net (fo=1, routed)           0.773     3.403    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr_i_6_n_0
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          1.571     8.497    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0/CLK
                         clock pessimism              0.609     9.107    
                         clock uncertainty           -0.084     9.023    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362     8.661    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr__0
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  5.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/Q
                         net (fo=1, routed)           0.056    -0.403    design_1_i/custom_logic/inst/mqp_top/rangefinder/write
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg/C
                         clock pessimism              0.238    -0.623    
                         clock uncertainty            0.084    -0.539    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.060    -0.479    design_1_i/custom_logic/inst/mqp_top/rangefinder/wea_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDCE (Prop_fdce_C_Q)         0.148    -0.476 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/Q
                         net (fo=9, routed)           0.088    -0.387    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[3]
    SLICE_X38Y87         LUT6 (Prop_lut6_I4_O)        0.098    -0.289 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[4]
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.084    -0.540    
    SLICE_X38Y87         FDCE (Hold_fdce_C_D)         0.121    -0.419    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.317%)  route 0.176ns (48.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.176    -0.307    design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled
    SLICE_X38Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.262 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[5]
    SLICE_X38Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.084    -0.526    
    SLICE_X38Y86         FDCE (Hold_fdce_C_D)         0.120    -0.406    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (55.971%)  route 0.164ns (44.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[4]/Q
                         net (fo=8, routed)           0.164    -0.295    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[4]
    SLICE_X38Y88         LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_i_1/O
                         net (fo=1, routed)           0.000    -0.250    design_1_i/custom_logic/inst/mqp_top/rangefinder/write_i_1_n_0
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.084    -0.523    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.120    -0.403    design_1_i/custom_logic/inst/mqp_top/rangefinder/write_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.187ns (46.201%)  route 0.218ns (53.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.218    -0.266    design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled
    SLICE_X38Y87         LUT5 (Prop_lut5_I0_O)        0.046    -0.220 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[3]
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]/C
                         clock pessimism              0.254    -0.609    
                         clock uncertainty            0.084    -0.525    
    SLICE_X38Y87         FDCE (Hold_fdce_C_D)         0.131    -0.394    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.067%)  route 0.218ns (53.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/Q
                         net (fo=7, routed)           0.218    -0.266    design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled
    SLICE_X38Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.221 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[2]
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y87         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[2]/C
                         clock pessimism              0.254    -0.609    
                         clock uncertainty            0.084    -0.525    
    SLICE_X38Y87         FDCE (Hold_fdce_C_D)         0.120    -0.405    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=12, routed)          0.203    -0.281    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[0]
    SLICE_X37Y86         LUT3 (Prop_lut3_I1_O)        0.042    -0.239 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[1]
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[1]/C
                         clock pessimism              0.239    -0.625    
                         clock uncertainty            0.084    -0.541    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.107    -0.434    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 f  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=12, routed)          0.203    -0.281    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[0]
    SLICE_X37Y86         LUT2 (Prop_lut2_I1_O)        0.045    -0.236 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    design_1_i/custom_logic/inst/mqp_top/rangefinder/p_0_in[0]
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
                         clock pessimism              0.239    -0.625    
                         clock uncertainty            0.084    -0.541    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.091    -0.450    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CEB1
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.150%)  route 0.277ns (59.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[0]/Q
                         net (fo=12, routed)          0.134    -0.350    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[0]
    SLICE_X36Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.305 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1[7]_i_1/O
                         net (fo=17, routed)          0.144    -0.161    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CEB1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.912    -0.773    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg/CLK
                         clock pessimism              0.272    -0.501    
                         clock uncertainty            0.084    -0.418    
    DSP48_X2Y34          DSP48E1 (Hold_dsp48e1_CLK_CEB1)
                                                      0.022    -0.396    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.806%)  route 0.219ns (51.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X38Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg[5]/Q
                         net (fo=7, routed)           0.219    -0.241    design_1_i/custom_logic/inst/mqp_top/rangefinder/count_reg_n_0_[5]
    SLICE_X37Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.196 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_i_1/O
                         net (fo=1, routed)           0.000    -0.196    design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_i_1_n_0
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=28, routed)          0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/CLK
    SLICE_X37Y86         FDCE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.084    -0.526    
    SLICE_X37Y86         FDCE (Hold_fdce_C_D)         0.092    -0.434    design_1_i/custom_logic/inst/mqp_top/rangefinder/was_enabled_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.238    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_25M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.882ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 0.964ns (21.248%)  route 3.573ns (78.752%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.665     2.458    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_2/O
                         net (fo=12, routed)          0.987     3.569    design_1_i/custom_logic/inst/mqp_top/vga_controller_n_6
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.562    38.488    design_1_i/custom_logic/inst/mqp_top/mmcm_n_1
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/CLK
                         clock pessimism              0.576    39.065    
                         clock uncertainty           -0.106    38.959    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    38.452    design_1_i/custom_logic/inst/mqp_top/vga_raddr__0
  -------------------------------------------------------------------
                         required time                         38.452    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                 34.882    

Slack (MET) :             34.904ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.989ns (23.347%)  route 3.247ns (76.653%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.562     3.268    design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.474    38.400    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.610    39.010    
                         clock uncertainty           -0.106    38.904    
    SLICE_X36Y82         FDRE (Setup_fdre_C_R)       -0.732    38.172    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 34.904    

Slack (MET) :             34.904ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.989ns (23.347%)  route 3.247ns (76.653%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.562     3.268    design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.474    38.400    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
                         clock pessimism              0.610    39.010    
                         clock uncertainty           -0.106    38.904    
    SLICE_X36Y82         FDRE (Setup_fdre_C_R)       -0.732    38.172    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 34.904    

Slack (MET) :             34.904ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.989ns (23.347%)  route 3.247ns (76.653%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.562     3.268    design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.474    38.400    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                         clock pessimism              0.610    39.010    
                         clock uncertainty           -0.106    38.904    
    SLICE_X36Y82         FDRE (Setup_fdre_C_R)       -0.732    38.172    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 34.904    

Slack (MET) :             34.904ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.989ns (23.347%)  route 3.247ns (76.653%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.562     3.268    design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.474    38.400    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                         clock pessimism              0.610    39.010    
                         clock uncertainty           -0.106    38.904    
    SLICE_X36Y82         FDRE (Setup_fdre_C_R)       -0.732    38.172    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.172    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 34.904    

Slack (MET) :             34.999ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.989ns (23.347%)  route 3.247ns (76.653%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.562     3.268    design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]
    SLICE_X37Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.474    38.400    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X37Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                         clock pessimism              0.610    39.010    
                         clock uncertainty           -0.106    38.904    
    SLICE_X37Y82         FDRE (Setup_fdre_C_R)       -0.637    38.267    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 34.999    

Slack (MET) :             35.146ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.964ns (22.960%)  route 3.235ns (77.040%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.665     2.458    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_2/O
                         net (fo=12, routed)          0.649     3.231    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[0]
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.471    38.397    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                         clock pessimism              0.610    39.007    
                         clock uncertainty           -0.106    38.901    
    SLICE_X36Y80         FDRE (Setup_fdre_C_R)       -0.524    38.377    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.377    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                 35.146    

Slack (MET) :             35.146ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.964ns (22.960%)  route 3.235ns (77.040%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.665     2.458    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_2/O
                         net (fo=12, routed)          0.649     3.231    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[0]
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.471    38.397    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/C
                         clock pessimism              0.610    39.007    
                         clock uncertainty           -0.106    38.901    
    SLICE_X36Y80         FDRE (Setup_fdre_C_R)       -0.524    38.377    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.377    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                 35.146    

Slack (MET) :             35.146ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.964ns (22.960%)  route 3.235ns (77.040%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 38.397 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.665     2.458    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_2/O
                         net (fo=12, routed)          0.649     3.231    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_0[0]
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.471    38.397    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                         clock pessimism              0.610    39.007    
                         clock uncertainty           -0.106    38.901    
    SLICE_X36Y80         FDRE (Setup_fdre_C_R)       -0.524    38.377    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.377    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                 35.146    

Slack (MET) :             35.173ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/RSTC
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.989ns (22.171%)  route 3.472ns (77.829%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.644    -0.968    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.549 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.888     0.340    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X38Y81         LUT4 (Prop_lut4_I3_O)        0.297     0.637 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27/O
                         net (fo=2, routed)           1.032     1.669    design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_27_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I4_O)        0.124     1.793 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_1/O
                         net (fo=14, routed)          0.765     2.558    design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]
    SLICE_X37Y81         LUT2 (Prop_lut2_I1_O)        0.149     2.707 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_3/O
                         net (fo=12, routed)          0.786     3.493    design_1_i/custom_logic/inst/mqp_top/vga_controller_n_4
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/RSTC
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          1.562    38.488    design_1_i/custom_logic/inst/mqp_top/mmcm_n_1
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/CLK
                         clock pessimism              0.576    39.065    
                         clock uncertainty           -0.106    38.959    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_RSTC)
                                                     -0.292    38.667    design_1_i/custom_logic/inst/mqp_top/vga_raddr__0
  -------------------------------------------------------------------
                         required time                         38.667    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                 35.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.782%)  route 0.086ns (29.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[2]/Q
                         net (fo=8, routed)           0.086    -0.378    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[2]
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.045    -0.333 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.333    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1_n_0
    SLICE_X37Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.816    -0.869    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X37Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.106    -0.509    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.091    -0.418    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.398%)  route 0.126ns (37.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=7, routed)           0.126    -0.337    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X37Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.292 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.292    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1_n_0
    SLICE_X37Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X37Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.106    -0.507    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.091    -0.416    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.278    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[0]
    SLICE_X36Y80         LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_13/O
                         net (fo=2, routed)           0.000    -0.233    design_1_i/custom_logic/inst/mqp_top/vga_controller/D[1]
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.816    -0.869    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.106    -0.522    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.121    -0.401    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.355%)  route 0.199ns (51.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.199    -0.288    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X39Y81         LUT3 (Prop_lut3_I1_O)        0.045    -0.243 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_23/O
                         net (fo=2, routed)           0.000    -0.243    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[2]
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                         clock pessimism              0.240    -0.628    
                         clock uncertainty            0.106    -0.521    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.092    -0.429    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.499%)  route 0.182ns (49.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X40Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/Q
                         net (fo=7, routed)           0.110    -0.377    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[3]
    SLICE_X41Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.332 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_11/O
                         net (fo=2, routed)           0.072    -0.259    design_1_i/custom_logic/inst/mqp_top/vga_controller/D[3]
    SLICE_X40Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X40Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]/C
                         clock pessimism              0.240    -0.628    
                         clock uncertainty            0.106    -0.521    
    SLICE_X40Y81         FDRE (Hold_fdre_C_D)         0.070    -0.451    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.620%)  route 0.230ns (52.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/Q
                         net (fo=8, routed)           0.230    -0.233    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[6]
    SLICE_X38Y81         LUT5 (Prop_lut5_I2_O)        0.045    -0.188 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1/O
                         net (fo=1, routed)           0.000    -0.188    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X38Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.106    -0.507    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.120    -0.387    design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.489%)  route 0.198ns (51.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.088    -0.398    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[2]
    SLICE_X38Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.353 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_20/O
                         net (fo=2, routed)           0.109    -0.244    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[5]
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                         clock pessimism              0.254    -0.613    
                         clock uncertainty            0.106    -0.506    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.059    -0.447    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.140%)  route 0.339ns (61.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.129    -0.334    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[5]
    SLICE_X37Y82         LUT4 (Prop_lut4_I1_O)        0.045    -0.289 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_18/O
                         net (fo=2, routed)           0.210    -0.079    design_1_i/custom_logic/inst/mqp_top/plusOp[7]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/mmcm_n_1
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/CLK
                         clock pessimism              0.272    -0.505    
                         clock uncertainty            0.106    -0.399    
    DSP48_X2Y32          DSP48E1 (Hold_dsp48e1_CLK_C[7])
                                                      0.096    -0.303    design_1_i/custom_logic/inst/mqp_top/vga_raddr__0
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.587%)  route 0.403ns (68.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.551    -0.628    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X39Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=6, routed)           0.181    -0.305    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X39Y81         LUT5 (Prop_lut5_I3_O)        0.045    -0.260 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_21/O
                         net (fo=2, routed)           0.222    -0.039    design_1_i/custom_logic/inst/mqp_top/plusOp[4]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/mmcm_n_1
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/CLK
                         clock pessimism              0.272    -0.505    
                         clock uncertainty            0.106    -0.399    
    DSP48_X2Y32          DSP48E1 (Hold_dsp48e1_CLK_C[4])
                                                      0.096    -0.303    design_1_i/custom_logic/inst/mqp_top/vga_raddr__0
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.227%)  route 0.384ns (64.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.552    -0.627    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X36Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/Q
                         net (fo=6, routed)           0.161    -0.301    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[9]
    SLICE_X36Y82         LUT3 (Prop_lut3_I2_O)        0.045    -0.256 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vga_raddr_i_15/O
                         net (fo=2, routed)           0.223    -0.033    design_1_i/custom_logic/inst/mqp_top/plusOp[10]
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/C[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=26, routed)          0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/mmcm_n_1
    DSP48_X2Y32          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/vga_raddr__0/CLK
                         clock pessimism              0.272    -0.505    
                         clock uncertainty            0.106    -0.399    
    DSP48_X2Y32          DSP48E1 (Hold_dsp48e1_CLK_C[10])
                                                      0.096    -0.303    design_1_i/custom_logic/inst/mqp_top/vga_raddr__0
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.270    





