// Seed: 2577557091
module module_0 (
    output supply1 id_0,
    output wire id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply1 id_4,
    input wand id_5,
    output tri1 id_6
);
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1
);
  assign id_1 = 1'h0 !=? 1'b0;
  not primCall (id_1, id_0);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic id_3;
  wor   id_4 = -1;
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  module_2 modCall_1 (
      id_2,
      id_2
  );
  always disable id_3;
endmodule
