Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_in/mCompute/product0/TChk2070_5324 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_in/mCompute/product0/TChk2111_5365 at time 7455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_in/mCompute/product0__0/TChk2074_5660 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_in/mCompute/product0__0/TChk2107_5693 at time 7455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_in/mCompute/product_reg/TChk2074_5328 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_in/mCompute/product_reg/TChk2107_5361 at time 7455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_out/mCompute/product0/TChk2070_5324 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_out/mCompute/product0/TChk2074_5328 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_out/mCompute/product0__0/TChk2070_5656 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_out/mCompute/product0__0/TChk2074_5660 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_out/mCompute/product_reg/TChk2070_5324 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_out/mCompute/product_reg/TChk2074_5328 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0/TChk2070_5324 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0/TChk2074_5328 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0__0/TChk2070_5656 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0__0/TChk2074_5660 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product_reg/TChk2070_5324 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product_reg/TChk2074_5328 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_out/mCompute/product0/TChk2070_5324 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_out/mCompute/product0/TChk2074_5328 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_out/mCompute/product0__0/TChk2070_5656 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_out/mCompute/product0__0/TChk2074_5660 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_out/mCompute/product_reg/TChk2070_5324 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_out/mCompute/product_reg/TChk2074_5328 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product0/TChk2070_5324 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product0/TChk2074_5328 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product0__0/TChk2070_5656 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product0__0/TChk2074_5660 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product_reg/TChk2070_5324 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product_reg/TChk2074_5328 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_out/mCompute/product0/TChk2070_5324 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_out/mCompute/product0/TChk2074_5328 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_out/mCompute/product0__0/TChk2070_5656 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_out/mCompute/product0__0/TChk2074_5660 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_out/mCompute/product_reg/TChk2070_5324 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_out/mCompute/product_reg/TChk2074_5328 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_in/mCompute/product0/TChk2070_5324 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_in/mCompute/product0/TChk2074_5328 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_in/mCompute/product0__0/TChk2070_5656 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_in/mCompute/product0__0/TChk2074_5660 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_in/mCompute/product_reg/TChk2070_5324 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_in/mCompute/product_reg/TChk2074_5328 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_out/mCompute/product0/TChk2070_5324 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_out/mCompute/product0/TChk2074_5328 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_out/mCompute/product0__0/TChk2070_5656 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_out/mCompute/product0__0/TChk2074_5660 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_out/mCompute/product_reg/TChk2070_5324 at time 7455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_out/mCompute/product_reg/TChk2074_5328 at time 7455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_in/mCompute/product0/TChk2074_5328 at time 9455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_in/mCompute/product0/TChk2107_5361 at time 9455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_in/mCompute/product0__0/TChk2070_5656 at time 9455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_in/mCompute/product0__0/TChk2111_5697 at time 9455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_in/mCompute/product_reg/TChk2070_5324 at time 9455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_in/mCompute/product_reg/TChk2111_5365 at time 9455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_in/mCompute/product0/TChk2070_5324 at time 11455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_in/mCompute/product0__0/TChk2074_5660 at time 11455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_in/mCompute/product_reg/TChk2074_5328 at time 11455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0/TChk2111_5365 at time 11455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0__0/TChk2107_5693 at time 11455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product_reg/TChk2107_5361 at time 11455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0/TChk2074_5328 at time 13455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0/TChk2107_5361 at time 13455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0__0/TChk2070_5656 at time 13455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0__0/TChk2111_5697 at time 13455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product_reg/TChk2070_5324 at time 13455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product_reg/TChk2111_5365 at time 13455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0/TChk2070_5324 at time 15455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product0__0/TChk2074_5660 at time 15455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_in/mCompute/product_reg/TChk2074_5328 at time 15455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product0/TChk2111_5365 at time 15455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product0__0/TChk2107_5693 at time 15455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product_reg/TChk2107_5361 at time 15455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product0/TChk2074_5328 at time 17455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product0/TChk2107_5361 at time 17455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product0__0/TChk2070_5656 at time 17455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product0__0/TChk2111_5697 at time 17455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product_reg/TChk2070_5324 at time 17455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product_reg/TChk2111_5365 at time 17455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product0/TChk2070_5324 at time 19455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product0__0/TChk2074_5660 at time 19455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_in/mCompute/product_reg/TChk2074_5328 at time 19455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_in/mCompute/product0/TChk2111_5365 at time 19455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_in/mCompute/product0__0/TChk2107_5693 at time 19455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_in/mCompute/product_reg/TChk2107_5361 at time 19455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_in/mCompute/product0/TChk2074_5328 at time 21455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_in/mCompute/product0/TChk2107_5361 at time 21455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_in/mCompute/product0__0/TChk2070_5656 at time 21455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_in/mCompute/product0__0/TChk2111_5697 at time 21455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_in/mCompute/product_reg/TChk2070_5324 at time 21455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_in/mCompute/product_reg/TChk2111_5365 at time 21455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_in/mCompute/product0/TChk2070_5324 at time 25455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_in/mCompute/product0__0/TChk2074_5660 at time 25455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_in/mCompute/product_reg/TChk2074_5328 at time 25455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_out/mCompute/product0/TChk2111_5365 at time 27455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_out/mCompute/product0__0/TChk2107_5693 at time 27455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_out/mCompute/product_reg/TChk2107_5361 at time 27455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_out/mCompute/product0/TChk2111_5365 at time 27455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_out/mCompute/product0__0/TChk2107_5693 at time 27455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_out/mCompute/product_reg/TChk2107_5361 at time 27455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_out/mCompute/product0/TChk2111_5365 at time 27455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_out/mCompute/product0__0/TChk2107_5693 at time 27455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_out/mCompute/product_reg/TChk2107_5361 at time 27455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_out/mCompute/product0/TChk2111_5365 at time 27455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_out/mCompute/product0__0/TChk2107_5693 at time 27455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_out/mCompute/product_reg/TChk2107_5361 at time 27455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_out/mCompute/product0/TChk2074_5328 at time 29455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_out/mCompute/product0/TChk2107_5361 at time 29455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_out/mCompute/product0__0/TChk2070_5656 at time 29455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_out/mCompute/product0__0/TChk2111_5697 at time 29455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_out/mCompute/product_reg/TChk2070_5324 at time 29455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[0].m_computeBlock_out/mCompute/product_reg/TChk2111_5365 at time 29455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_out/mCompute/product0/TChk2074_5328 at time 29455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_out/mCompute/product0/TChk2107_5361 at time 29455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_out/mCompute/product0__0/TChk2070_5656 at time 29455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_out/mCompute/product0__0/TChk2111_5697 at time 29455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_out/mCompute/product_reg/TChk2070_5324 at time 29455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[1].m_computeBlock_out/mCompute/product_reg/TChk2111_5365 at time 29455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_out/mCompute/product0/TChk2074_5328 at time 29455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_out/mCompute/product0/TChk2107_5361 at time 29455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_out/mCompute/product0__0/TChk2070_5656 at time 29455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_out/mCompute/product0__0/TChk2111_5697 at time 29455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_out/mCompute/product_reg/TChk2070_5324 at time 29455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[2].m_computeBlock_out/mCompute/product_reg/TChk2111_5365 at time 29455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2074: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_out/mCompute/product0/TChk2074_5328 at time 29455 ps $setuphold (posedge CLK,negedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2107: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_out/mCompute/product0/TChk2107_5361 at time 29455 ps $setuphold (posedge CLK,posedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_out/mCompute/product0__0/TChk2070_5656 at time 29455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_out/mCompute/product0__0/TChk2111_5697 at time 29455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2070: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_out/mCompute/product_reg/TChk2070_5324 at time 29455 ps $setuphold (posedge CLK,negedge CEA2,(0:0:0),(0:0:0),notifier,clk_rsta_en_p,clk_rsta_en_p,clk_dly,cea2_dly) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/DSP48E1.v" Line 2111: Timing violation in scope /multiplyXBar_tb/uut/(null)[3].m_computeBlock_out/mCompute/product_reg/TChk2111_5365 at time 29455 ps $setuphold (posedge CLK,posedge CEB2,(0:0:0),(0:0:0),notifier,clk_rstb_en_p,clk_rstb_en_p,clk_dly,ceb2_dly) 
