@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MF179 :"c:\eda\w_74hc85\hdl\w_74hc85.v":9:15:9:18|Found 4 by 4 bit less-than operator ('<') Q8 (in view: work.W_74HC85(verilog))
@N: MF179 :"c:\eda\w_74hc85\hdl\w_74hc85.v":9:15:11:23|Found 4 by 4 bit less-than operator ('<') Q9 (in view: work.W_74HC85(verilog))
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
