
*** Running vivado
    with args -log tinyriscv_soc_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source tinyriscv_soc_top.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Jun  4 11:55:36 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source tinyriscv_soc_top.tcl -notrace
Command: link_design -top tinyriscv_soc_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1749.074 ; gain = 0.000 ; free physical = 8332 ; free virtual = 17322
INFO: [Netlist 29-17] Analyzing 2487 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'N14' is not a valid site or package pin name. [/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:2]
CRITICAL WARNING: [Common 17-69] Command failed: 'N14' is not a valid site or package pin name. [/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: 'L13' is not a valid site or package pin name. [/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:11]
CRITICAL WARNING: [Common 17-69] Command failed: 'M16' is not a valid site or package pin name. [/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:15]
CRITICAL WARNING: [Common 17-69] Command failed: 'N16' is not a valid site or package pin name. [/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:19]
CRITICAL WARNING: [Common 17-69] Command failed: 'P15' is not a valid site or package pin name. [/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:23]
CRITICAL WARNING: [Common 17-69] Command failed: 'K13' is not a valid site or package pin name. [/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:27]
CRITICAL WARNING: [Common 17-69] Command failed: 'M6' is not a valid site or package pin name. [/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:31]
CRITICAL WARNING: [Common 17-69] Command failed: 'N6' is not a valid site or package pin name. [/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:35]
CRITICAL WARNING: [Common 17-69] Command failed: 'P16' is not a valid site or package pin name. [/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:39]
CRITICAL WARNING: [Common 17-69] Command failed: 'T15' is not a valid site or package pin name. [/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:43]
CRITICAL WARNING: [Common 17-69] Command failed: 'N11' is not a valid site or package pin name. [/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:47]
CRITICAL WARNING: [Common 17-69] Command failed: 'M5' is not a valid site or package pin name. [/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:73]
CRITICAL WARNING: [Common 17-69] Command failed: 'N4' is not a valid site or package pin name. [/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc:77]
Finished Parsing XDC File [/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.srcs/constrs_1/imports/constrs/tinyriscv.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1999.414 ; gain = 0.000 ; free physical = 8223 ; free virtual = 17214
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1026 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1024 instances

8 Infos, 0 Warnings, 14 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2111.008 ; gain = 111.594 ; free physical = 8208 ; free virtual = 17199

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 229fc4135

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2543.789 ; gain = 432.781 ; free physical = 7775 ; free virtual = 16782

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 229fc4135

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7456 ; free virtual = 16464

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 229fc4135

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7456 ; free virtual = 16464
Phase 1 Initialization | Checksum: 229fc4135

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7456 ; free virtual = 16464

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 229fc4135

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7456 ; free virtual = 16464

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 229fc4135

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7453 ; free virtual = 16461
Phase 2 Timer Update And Timing Data Collection | Checksum: 229fc4135

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7453 ; free virtual = 16461

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 229fc4135

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7452 ; free virtual = 16460
Retarget | Checksum: 229fc4135
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 232850a19

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7452 ; free virtual = 16460
Constant propagation | Checksum: 232850a19
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1a211611a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7452 ; free virtual = 16460
Sweep | Checksum: 1a211611a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1a211611a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7452 ; free virtual = 16460
BUFG optimization | Checksum: 1a211611a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1a211611a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7452 ; free virtual = 16460
Shift Register Optimization | Checksum: 1a211611a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1a211611a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7453 ; free virtual = 16461
Post Processing Netlist | Checksum: 1a211611a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 238bce0b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7453 ; free virtual = 16461

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7453 ; free virtual = 16461
Phase 9.2 Verifying Netlist Connectivity | Checksum: 238bce0b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7453 ; free virtual = 16461
Phase 9 Finalization | Checksum: 238bce0b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7453 ; free virtual = 16461
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 238bce0b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7453 ; free virtual = 16461

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 238bce0b1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7453 ; free virtual = 16461

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 238bce0b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7453 ; free virtual = 16461

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7453 ; free virtual = 16461
Ending Netlist Obfuscation Task | Checksum: 238bce0b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.594 ; gain = 0.000 ; free physical = 7453 ; free virtual = 16461
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 14 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2860.594 ; gain = 861.180 ; free physical = 7453 ; free virtual = 16461
INFO: [Vivado 12-24828] Executing command : report_drc -file tinyriscv_soc_top_drc_opted.rpt -pb tinyriscv_soc_top_drc_opted.pb -rpx tinyriscv_soc_top_drc_opted.rpx
Command: report_drc -file tinyriscv_soc_top_drc_opted.rpt -pb tinyriscv_soc_top_drc_opted.pb -rpx tinyriscv_soc_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.runs/impl_1/tinyriscv_soc_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2907.551 ; gain = 0.000 ; free physical = 7406 ; free virtual = 16418
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2907.551 ; gain = 0.000 ; free physical = 7405 ; free virtual = 16417
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2907.551 ; gain = 0.000 ; free physical = 7396 ; free virtual = 16409
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2907.551 ; gain = 0.000 ; free physical = 7401 ; free virtual = 16414
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2907.551 ; gain = 0.000 ; free physical = 7400 ; free virtual = 16413
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2907.551 ; gain = 0.000 ; free physical = 7399 ; free virtual = 16413
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2907.551 ; gain = 0.000 ; free physical = 7397 ; free virtual = 16410
INFO: [Common 17-1381] The checkpoint '/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.runs/impl_1/tinyriscv_soc_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2907.551 ; gain = 0.000 ; free physical = 7368 ; free virtual = 16382
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a9ed66e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2907.551 ; gain = 0.000 ; free physical = 7368 ; free virtual = 16382
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2907.551 ; gain = 0.000 ; free physical = 7368 ; free virtual = 16382

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18ee14232

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2907.551 ; gain = 0.000 ; free physical = 7363 ; free virtual = 16382

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 26919ff17

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2913.574 ; gain = 6.023 ; free physical = 7318 ; free virtual = 16339

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 26919ff17

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2913.574 ; gain = 6.023 ; free physical = 7318 ; free virtual = 16339
Phase 1 Placer Initialization | Checksum: 26919ff17

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2913.574 ; gain = 6.023 ; free physical = 7318 ; free virtual = 16339

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 26ace8430

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2938.293 ; gain = 30.742 ; free physical = 7321 ; free virtual = 16342

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1fa2f870e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2938.293 ; gain = 30.742 ; free physical = 7310 ; free virtual = 16331

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1fa2f870e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2938.293 ; gain = 30.742 ; free physical = 7310 ; free virtual = 16331

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 270d6fb84

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2938.293 ; gain = 30.742 ; free physical = 7331 ; free virtual = 16353

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 584 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 238 nets or LUTs. Breaked 0 LUT, combined 238 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2938.293 ; gain = 0.000 ; free physical = 7316 ; free virtual = 16340

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            238  |                   238  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            238  |                   238  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2bb96ed6e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2938.293 ; gain = 30.742 ; free physical = 7315 ; free virtual = 16339
Phase 2.4 Global Placement Core | Checksum: 2bec47c43

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2938.293 ; gain = 30.742 ; free physical = 7315 ; free virtual = 16340
Phase 2 Global Placement | Checksum: 2bec47c43

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2938.293 ; gain = 30.742 ; free physical = 7315 ; free virtual = 16340

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2aefd8f0c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2938.293 ; gain = 30.742 ; free physical = 7316 ; free virtual = 16340

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2ba842a1d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 2938.293 ; gain = 30.742 ; free physical = 7316 ; free virtual = 16340

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2586c2626

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 2938.293 ; gain = 30.742 ; free physical = 7316 ; free virtual = 16340

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 29051e8f0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 2938.293 ; gain = 30.742 ; free physical = 7316 ; free virtual = 16340

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2bb696b20

Time (s): cpu = 00:00:39 ; elapsed = 00:00:16 . Memory (MB): peak = 2938.293 ; gain = 30.742 ; free physical = 7326 ; free virtual = 16351

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 202a2a95f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 2938.293 ; gain = 30.742 ; free physical = 7317 ; free virtual = 16342

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 22438016d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 2938.293 ; gain = 30.742 ; free physical = 7317 ; free virtual = 16342

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 26c1dc437

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 2938.293 ; gain = 30.742 ; free physical = 7317 ; free virtual = 16342
Phase 3 Detail Placement | Checksum: 26c1dc437

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 2938.293 ; gain = 30.742 ; free physical = 7317 ; free virtual = 16342

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e762ce32

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.306 | TNS=-78.810 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a7bce8a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2969.090 ; gain = 0.000 ; free physical = 7312 ; free virtual = 16337
INFO: [Place 46-33] Processed net u_tinyriscv/u_csr_reg/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 220fa0b7d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2969.090 ; gain = 0.000 ; free physical = 7311 ; free virtual = 16336
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e762ce32

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 2969.090 ; gain = 61.539 ; free physical = 7311 ; free virtual = 16336

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.512. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 3092af522

Time (s): cpu = 00:00:59 ; elapsed = 00:00:26 . Memory (MB): peak = 2969.090 ; gain = 61.539 ; free physical = 7289 ; free virtual = 16314

Time (s): cpu = 00:00:59 ; elapsed = 00:00:26 . Memory (MB): peak = 2969.090 ; gain = 61.539 ; free physical = 7289 ; free virtual = 16314
Phase 4.1 Post Commit Optimization | Checksum: 3092af522

Time (s): cpu = 00:00:59 ; elapsed = 00:00:26 . Memory (MB): peak = 2969.090 ; gain = 61.539 ; free physical = 7289 ; free virtual = 16314

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 3092af522

Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 2969.090 ; gain = 61.539 ; free physical = 7295 ; free virtual = 16321

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 3092af522

Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 2969.090 ; gain = 61.539 ; free physical = 7295 ; free virtual = 16321
Phase 4.3 Placer Reporting | Checksum: 3092af522

Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 2969.090 ; gain = 61.539 ; free physical = 7295 ; free virtual = 16321

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2969.090 ; gain = 0.000 ; free physical = 7295 ; free virtual = 16321

Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 2969.090 ; gain = 61.539 ; free physical = 7295 ; free virtual = 16321
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 333d9d6f9

Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 2969.090 ; gain = 61.539 ; free physical = 7295 ; free virtual = 16321
Ending Placer Task | Checksum: 2743266d6

Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 2969.090 ; gain = 61.539 ; free physical = 7295 ; free virtual = 16321
72 Infos, 0 Warnings, 14 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 2969.090 ; gain = 61.539 ; free physical = 7295 ; free virtual = 16321
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file tinyriscv_soc_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2969.090 ; gain = 0.000 ; free physical = 7291 ; free virtual = 16317
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file tinyriscv_soc_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2969.090 ; gain = 0.000 ; free physical = 7306 ; free virtual = 16332
INFO: [Vivado 12-24828] Executing command : report_utilization -file tinyriscv_soc_top_utilization_placed.rpt -pb tinyriscv_soc_top_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2969.090 ; gain = 0.000 ; free physical = 7297 ; free virtual = 16324
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2969.090 ; gain = 0.000 ; free physical = 7258 ; free virtual = 16306
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2969.090 ; gain = 0.000 ; free physical = 7258 ; free virtual = 16306
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2969.090 ; gain = 0.000 ; free physical = 7258 ; free virtual = 16306
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2969.090 ; gain = 0.000 ; free physical = 7258 ; free virtual = 16307
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2969.090 ; gain = 0.000 ; free physical = 7258 ; free virtual = 16308
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2969.090 ; gain = 0.000 ; free physical = 7258 ; free virtual = 16308
INFO: [Common 17-1381] The checkpoint '/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.runs/impl_1/tinyriscv_soc_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2993.102 ; gain = 0.000 ; free physical = 7278 ; free virtual = 16308
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.450 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 14 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2993.102 ; gain = 0.000 ; free physical = 7271 ; free virtual = 16304
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2993.102 ; gain = 0.000 ; free physical = 7234 ; free virtual = 16286
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.102 ; gain = 0.000 ; free physical = 7234 ; free virtual = 16286
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2993.102 ; gain = 0.000 ; free physical = 7232 ; free virtual = 16285
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2993.102 ; gain = 0.000 ; free physical = 7231 ; free virtual = 16285
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2993.102 ; gain = 0.000 ; free physical = 7230 ; free virtual = 16285
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2993.102 ; gain = 0.000 ; free physical = 7230 ; free virtual = 16285
INFO: [Common 17-1381] The checkpoint '/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.runs/impl_1/tinyriscv_soc_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e54cf646 ConstDB: 0 ShapeSum: ee641439 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 40280ba9 | NumContArr: 99fa8813 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 25f7488f6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3074.043 ; gain = 23.945 ; free physical = 7189 ; free virtual = 16227

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 25f7488f6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3074.043 ; gain = 23.945 ; free physical = 7190 ; free virtual = 16227

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 25f7488f6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3074.043 ; gain = 23.945 ; free physical = 7190 ; free virtual = 16228
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1dd4999c3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3114.105 ; gain = 64.008 ; free physical = 7161 ; free virtual = 16199
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.051  | TNS=0.000  | WHS=-0.135 | THS=-58.244|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0951128 %
  Global Horizontal Routing Utilization  = 0.00819885 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13370
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13349
  Number of Partially Routed Nets     = 21
  Number of Node Overlaps             = 28

Phase 2 Router Initialization | Checksum: 294a37b19

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 3116.105 ; gain = 66.008 ; free physical = 7146 ; free virtual = 16185

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 294a37b19

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 3116.105 ; gain = 66.008 ; free physical = 7146 ; free virtual = 16185

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 3135986d5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 3116.105 ; gain = 66.008 ; free physical = 7147 ; free virtual = 16186
Phase 4 Initial Routing | Checksum: 3135986d5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 3116.105 ; gain = 66.008 ; free physical = 7147 ; free virtual = 16186

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3237
 Number of Nodes with overlaps = 330
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.412 | TNS=-17.998| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1dd45ec1e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 3148.230 ; gain = 98.133 ; free physical = 7145 ; free virtual = 16184

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 512
 Number of Nodes with overlaps = 191
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.092  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 23bfae3bf

Time (s): cpu = 00:01:04 ; elapsed = 00:00:29 . Memory (MB): peak = 3148.230 ; gain = 98.133 ; free physical = 7150 ; free virtual = 16190
Phase 5 Rip-up And Reroute | Checksum: 23bfae3bf

Time (s): cpu = 00:01:04 ; elapsed = 00:00:29 . Memory (MB): peak = 3148.230 ; gain = 98.133 ; free physical = 7150 ; free virtual = 16190

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 23bfae3bf

Time (s): cpu = 00:01:04 ; elapsed = 00:00:29 . Memory (MB): peak = 3148.230 ; gain = 98.133 ; free physical = 7150 ; free virtual = 16190

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 23bfae3bf

Time (s): cpu = 00:01:04 ; elapsed = 00:00:29 . Memory (MB): peak = 3148.230 ; gain = 98.133 ; free physical = 7150 ; free virtual = 16190
Phase 6 Delay and Skew Optimization | Checksum: 23bfae3bf

Time (s): cpu = 00:01:04 ; elapsed = 00:00:29 . Memory (MB): peak = 3148.230 ; gain = 98.133 ; free physical = 7150 ; free virtual = 16190

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.100  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1fe8686b1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 3148.230 ; gain = 98.133 ; free physical = 7150 ; free virtual = 16190
Phase 7 Post Hold Fix | Checksum: 1fe8686b1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 3148.230 ; gain = 98.133 ; free physical = 7150 ; free virtual = 16190

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.6 %
  Global Horizontal Routing Utilization  = 12.4338 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1fe8686b1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 3148.230 ; gain = 98.133 ; free physical = 7150 ; free virtual = 16190

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1fe8686b1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 3148.230 ; gain = 98.133 ; free physical = 7150 ; free virtual = 16190

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1bf02c8f7

Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 3148.230 ; gain = 98.133 ; free physical = 7150 ; free virtual = 16190

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1bf02c8f7

Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 3148.230 ; gain = 98.133 ; free physical = 7150 ; free virtual = 16190

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.100  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1bf02c8f7

Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 3148.230 ; gain = 98.133 ; free physical = 7150 ; free virtual = 16190
Total Elapsed time in route_design: 30.38 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 148e9f10f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 3148.230 ; gain = 98.133 ; free physical = 7150 ; free virtual = 16190
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 148e9f10f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 3148.230 ; gain = 98.133 ; free physical = 7150 ; free virtual = 16190

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 14 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 3148.230 ; gain = 155.129 ; free physical = 7150 ; free virtual = 16190
INFO: [Vivado 12-24828] Executing command : report_drc -file tinyriscv_soc_top_drc_routed.rpt -pb tinyriscv_soc_top_drc_routed.pb -rpx tinyriscv_soc_top_drc_routed.rpx
Command: report_drc -file tinyriscv_soc_top_drc_routed.rpt -pb tinyriscv_soc_top_drc_routed.pb -rpx tinyriscv_soc_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.runs/impl_1/tinyriscv_soc_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file tinyriscv_soc_top_methodology_drc_routed.rpt -pb tinyriscv_soc_top_methodology_drc_routed.pb -rpx tinyriscv_soc_top_methodology_drc_routed.rpx
Command: report_methodology -file tinyriscv_soc_top_methodology_drc_routed.rpt -pb tinyriscv_soc_top_methodology_drc_routed.pb -rpx tinyriscv_soc_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.runs/impl_1/tinyriscv_soc_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file tinyriscv_soc_top_timing_summary_routed.rpt -pb tinyriscv_soc_top_timing_summary_routed.pb -rpx tinyriscv_soc_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file tinyriscv_soc_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file tinyriscv_soc_top_bus_skew_routed.rpt -pb tinyriscv_soc_top_bus_skew_routed.pb -rpx tinyriscv_soc_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file tinyriscv_soc_top_route_status.rpt -pb tinyriscv_soc_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file tinyriscv_soc_top_power_routed.rpt -pb tinyriscv_soc_top_power_summary_routed.pb -rpx tinyriscv_soc_top_power_routed.rpx
Command: report_power -file tinyriscv_soc_top_power_routed.rpt -pb tinyriscv_soc_top_power_summary_routed.pb -rpx tinyriscv_soc_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
118 Infos, 1 Warnings, 14 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file tinyriscv_soc_top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3258.141 ; gain = 109.910 ; free physical = 7067 ; free virtual = 16114
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3258.141 ; gain = 0.000 ; free physical = 7060 ; free virtual = 16111
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3258.141 ; gain = 0.000 ; free physical = 7027 ; free virtual = 16097
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.141 ; gain = 0.000 ; free physical = 7027 ; free virtual = 16097
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3258.141 ; gain = 0.000 ; free physical = 7018 ; free virtual = 16092
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3258.141 ; gain = 0.000 ; free physical = 7018 ; free virtual = 16093
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3258.141 ; gain = 0.000 ; free physical = 7018 ; free virtual = 16094
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3258.141 ; gain = 0.000 ; free physical = 7018 ; free virtual = 16094
INFO: [Common 17-1381] The checkpoint '/home/sidharth/Vivado_Projects/tinyriscv_load/tinyriscv_load.runs/impl_1/tinyriscv_soc_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Jun  4 11:57:06 2025...
