$date
	Fri Jan 20 13:15:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux $end
$var wire 1 ! data_out $end
$var reg 1 " data_in_0 $end
$var reg 1 # data_in_1 $end
$var reg 1 $ sel $end
$scope module namexyz $end
$var wire 1 " in0 $end
$var wire 1 # in1 $end
$var wire 1 ! out $end
$var wire 1 % s0 $end
$var wire 1 $ select $end
$var wire 1 & w0 $end
$var wire 1 ' w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
1%
0$
0#
0"
0!
$end
#50
0%
1$
#60
1%
0$
1#
#70
1!
0%
1'
1$
#80
1&
1!
1%
0'
0$
0#
1"
#90
0!
0&
0%
1$
#100
1!
1&
1%
0$
1#
#110
0&
0%
1'
1$
#120
