Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4_63036 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Mon Feb 23 10:42:02 2015
| Host              : huins-PC running 64-bit major release  (build 7600)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 45 register/latch pins with no clock driven by root clock pin: lcdclk (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: utextlcd/count_lcd_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: utextlcd/count_lcd_reg[10]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: utextlcd/count_lcd_reg[11]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: utextlcd/count_lcd_reg[12]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: utextlcd/count_lcd_reg[13]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: utextlcd/count_lcd_reg[14]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: utextlcd/count_lcd_reg[15]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: utextlcd/count_lcd_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: utextlcd/count_lcd_reg[2]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: utextlcd/count_lcd_reg[3]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: utextlcd/count_lcd_reg[4]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: utextlcd/count_lcd_reg[5]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: utextlcd/count_lcd_reg[6]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: utextlcd/count_lcd_reg[7]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: utextlcd/count_lcd_reg[8]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: utextlcd/count_lcd_reg[9]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: utextlcd/lcd_mode_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: utextlcd/lcd_mode_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: utextlcd/lcd_mode_reg[2]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: utextlcd/lcd_mode_reg[3]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.938        0.000                      0                 1762        0.055        0.000                      0                 1762        9.020        0.000                       0                   885  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.938        0.000                      0                 1762        0.055        0.000                      0                 1762        9.020        0.000                       0                   885  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.938ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 1.582ns (23.641%)  route 5.110ns (76.359%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.737     3.031    usystem_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.445     5.810    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y99         LUT3 (Prop_lut3_I1_O)        0.124     5.934 r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=128, routed)         3.664     9.598    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg1[31]_i_3
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.124     9.722 r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg1[17]_i_1/O
                         net (fo=1, routed)           0.000     9.722    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg1[17]_i_1
    SLICE_X42Y92         FDRE                                         r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.478    22.657    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y92                                                      r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X42Y92         FDRE (Setup_fdre_C_D)        0.077    22.661    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg1_reg[17]
  -------------------------------------------------------------------
                         required time                         22.661    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                 12.938    

Slack (MET) :             13.112ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 1.582ns (24.459%)  route 4.886ns (75.541%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.737     3.031    usystem_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.114     5.479    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X26Y99         LUT3 (Prop_lut3_I1_O)        0.124     5.603 r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0[31]_i_4/O
                         net (fo=128, routed)         3.772     9.375    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg0[31]_i_4
    SLICE_X45Y89         LUT6 (Prop_lut6_I3_O)        0.124     9.499 r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0[25]_i_1/O
                         net (fo=1, routed)           0.000     9.499    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg0[25]_i_1
    SLICE_X45Y89         FDRE                                         r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.476    22.655    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y89                                                      r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X45Y89         FDRE (Setup_fdre_C_D)        0.029    22.611    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0_reg[25]
  -------------------------------------------------------------------
                         required time                         22.611    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                 13.112    

Slack (MET) :             13.114ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.467ns  (logic 1.582ns (24.463%)  route 4.885ns (75.537%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.737     3.031    usystem_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.114     5.479    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X26Y99         LUT3 (Prop_lut3_I1_O)        0.124     5.603 r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0[31]_i_4/O
                         net (fo=128, routed)         3.771     9.374    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg0[31]_i_4
    SLICE_X43Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.498 r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg2[9]_i_1/O
                         net (fo=1, routed)           0.000     9.498    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg2[9]_i_1
    SLICE_X43Y90         FDRE                                         r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.477    22.656    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y90                                                      r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg2_reg[9]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X43Y90         FDRE (Setup_fdre_C_D)        0.029    22.612    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                         22.612    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                 13.114    

Slack (MET) :             13.116ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 1.582ns (24.466%)  route 4.884ns (75.534%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.737     3.031    usystem_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.114     5.479    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X26Y99         LUT3 (Prop_lut3_I1_O)        0.124     5.603 r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0[31]_i_4/O
                         net (fo=128, routed)         3.770     9.373    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg0[31]_i_4
    SLICE_X45Y89         LUT6 (Prop_lut6_I3_O)        0.124     9.497 r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg2[1]_i_1/O
                         net (fo=1, routed)           0.000     9.497    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg2[1]_i_1
    SLICE_X45Y89         FDRE                                         r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.476    22.655    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y89                                                      r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X45Y89         FDRE (Setup_fdre_C_D)        0.031    22.613    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         22.613    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                 13.116    

Slack (MET) :             13.150ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 1.582ns (24.586%)  route 4.853ns (75.414%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.737     3.031    usystem_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.445     5.810    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y99         LUT3 (Prop_lut3_I1_O)        0.124     5.934 r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=128, routed)         3.407     9.341    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg1[31]_i_3
    SLICE_X43Y91         LUT6 (Prop_lut6_I3_O)        0.124     9.465 r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg5[2]_i_1/O
                         net (fo=1, routed)           0.000     9.465    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg5[2]_i_1
    SLICE_X43Y91         FDRE                                         r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.478    22.657    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y91                                                      r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X43Y91         FDRE (Setup_fdre_C_D)        0.031    22.615    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg5_reg[2]
  -------------------------------------------------------------------
                         required time                         22.615    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                 13.150    

Slack (MET) :             13.196ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 1.582ns (24.782%)  route 4.802ns (75.218%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.737     3.031    usystem_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.114     5.479    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X26Y99         LUT3 (Prop_lut3_I1_O)        0.124     5.603 r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0[31]_i_4/O
                         net (fo=128, routed)         3.688     9.290    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg0[31]_i_4
    SLICE_X43Y88         LUT6 (Prop_lut6_I3_O)        0.124     9.414 r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0[9]_i_1/O
                         net (fo=1, routed)           0.000     9.414    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg0[9]_i_1
    SLICE_X43Y88         FDRE                                         r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.476    22.655    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y88                                                      r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X43Y88         FDRE (Setup_fdre_C_D)        0.029    22.611    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0_reg[9]
  -------------------------------------------------------------------
                         required time                         22.611    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 13.196    

Slack (MET) :             13.213ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 1.582ns (24.833%)  route 4.789ns (75.167%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.737     3.031    usystem_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.445     5.810    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y99         LUT3 (Prop_lut3_I1_O)        0.124     5.934 r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=128, routed)         3.343     9.277    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg1[31]_i_3
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.401 r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg5[1]_i_1/O
                         net (fo=1, routed)           0.000     9.401    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg5[1]_i_1
    SLICE_X40Y90         FDRE                                         r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.477    22.656    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y90                                                      r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg5_reg[1]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X40Y90         FDRE (Setup_fdre_C_D)        0.031    22.614    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg5_reg[1]
  -------------------------------------------------------------------
                         required time                         22.614    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                 13.213    

Slack (MET) :             13.214ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 1.582ns (24.846%)  route 4.785ns (75.154%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.737     3.031    usystem_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.114     5.479    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X26Y99         LUT3 (Prop_lut3_I1_O)        0.124     5.603 r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0[31]_i_4/O
                         net (fo=128, routed)         3.671     9.274    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg0[31]_i_4
    SLICE_X39Y89         LUT6 (Prop_lut6_I3_O)        0.124     9.398 r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0[0]_i_1/O
                         net (fo=1, routed)           0.000     9.398    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg0[0]_i_1
    SLICE_X39Y89         FDRE                                         r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.477    22.656    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y89                                                      r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X39Y89         FDRE (Setup_fdre_C_D)        0.029    22.612    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         22.612    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                 13.214    

Slack (MET) :             13.220ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 1.582ns (24.873%)  route 4.778ns (75.127%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.737     3.031    usystem_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.114     5.479    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X26Y99         LUT3 (Prop_lut3_I1_O)        0.124     5.603 r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0[31]_i_4/O
                         net (fo=128, routed)         3.664     9.267    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg0[31]_i_4
    SLICE_X44Y89         LUT6 (Prop_lut6_I3_O)        0.124     9.391 r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0[1]_i_1/O
                         net (fo=1, routed)           0.000     9.391    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg0[1]_i_1
    SLICE_X44Y89         FDRE                                         r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.476    22.655    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y89                                                      r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X44Y89         FDRE (Setup_fdre_C_D)        0.029    22.611    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         22.611    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                 13.220    

Slack (MET) :             13.243ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg7_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 1.582ns (24.950%)  route 4.759ns (75.050%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.737     3.031    usystem_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.445     5.810    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y99         LUT3 (Prop_lut3_I1_O)        0.124     5.934 r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=128, routed)         3.314     9.248    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg1[31]_i_3
    SLICE_X41Y89         LUT6 (Prop_lut6_I3_O)        0.124     9.372 r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg7[25]_i_1/O
                         net (fo=1, routed)           0.000     9.372    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg7[25]_i_1
    SLICE_X41Y89         FDRE                                         r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg7_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         1.477    22.656    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y89                                                      r  usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg7_reg[25]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X41Y89         FDRE (Setup_fdre_C_D)        0.032    22.615    usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg7_reg[25]
  -------------------------------------------------------------------
                         required time                         22.615    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                 13.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.984%)  route 0.201ns (55.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.592     0.928    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X26Y49                                                      r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.201     1.292    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X26Y57         FDRE                                         r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.842     1.208    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X26Y57                                                      r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.030     1.178    
    SLICE_X26Y57         FDRE (Hold_fdre_C_D)         0.059     1.237    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.231ns (42.185%)  route 0.317ns (57.815%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.577     0.913    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X29Y99                                                      r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/Q
                         net (fo=1, routed)           0.171     1.225    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0
    SLICE_X29Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.270 f  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=7, routed)           0.146     1.415    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/I16
    SLICE_X30Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.460 r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.460    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_state[0]
    SLICE_X30Y100        FDRE                                         r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.931     1.297    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X30Y100                                                     r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.120     1.382    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.183ns (33.387%)  route 0.365ns (66.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.577     0.913    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y98                                                      r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/Q
                         net (fo=59, routed)          0.365     1.419    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2
    SLICE_X29Y101        LUT3 (Prop_lut3_I1_O)        0.042     1.461 r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[38]_i_1/O
                         net (fo=1, routed)           0.000     1.461    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[38]
    SLICE_X29Y101        FDRE                                         r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.931     1.297    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y101                                                     r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[38]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y101        FDRE (Hold_fdre_C_D)         0.107     1.369    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.507%)  route 0.118ns (45.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.659     0.995    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100                                                     r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.118     1.254    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y100        SRL16E                                       r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.930     1.296    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100                                                     r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.145    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.749%)  route 0.365ns (66.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.577     0.913    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y98                                                      r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg/Q
                         net (fo=59, routed)          0.365     1.419    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2
    SLICE_X29Y101        LUT3 (Prop_lut3_I1_O)        0.045     1.464 r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[36]_i_1/O
                         net (fo=1, routed)           0.000     1.464    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[36]
    SLICE_X29Y101        FDRE                                         r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.931     1.297    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y101                                                     r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[36]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y101        FDRE (Hold_fdre_C_D)         0.091     1.353    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.148ns (35.103%)  route 0.274ns (64.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.573     0.909    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X26Y94                                                      r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.148     1.057 r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=81, routed)          0.274     1.330    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/areset_d1
    SLICE_X30Y100        FDRE                                         r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.931     1.297    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X30Y100                                                     r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_R)        -0.044     1.218    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.659     0.995    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100                                                     r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.116     1.252    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y100        SRL16E                                       r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.930     1.296    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100                                                     r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.136    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.655     0.991    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103                                                     r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.113     1.245    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X26Y102        SRL16E                                       r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.930     1.296    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102                                                     r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.288     1.008    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.116    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.250ns (56.314%)  route 0.194ns (43.686%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.659     0.995    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y100                                                     r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=15, routed)          0.194     1.330    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/O2
    SLICE_X30Y98         LUT3 (Prop_lut3_I1_O)        0.045     1.375 r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_2/O
                         net (fo=1, routed)           0.000     1.375    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr[7]_i_2
    SLICE_X30Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.439 r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.439    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[7]_i_1
    SLICE_X30Y98         FDRE                                         r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.845     1.211    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y98                                                      r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.134     1.310    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.021%)  route 0.299ns (67.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.592     0.928    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X24Y49                                                      r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.299     1.368    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X26Y58         FDRE                                         r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=885, routed)         0.842     1.208    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X26Y58                                                      r  usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.030     1.178    
    SLICE_X26Y58         FDRE (Hold_fdre_C_D)         0.059     1.237    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack   Location        Pin                                                                                                                                                                                    
Min Period        n/a     BUFG/I       n/a            2.155     20.000  17.845  BUFGCTRL_X0Y16  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I                                                                                                 
Min Period        n/a     FDRE/C       n/a            1.000     20.000  19.000  SLICE_X29Y105   usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C                                                                                        
Min Period        n/a     FDRE/C       n/a            1.000     20.000  19.000  SLICE_X28Y104   usystem_wrapper/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C                                      
Min Period        n/a     FDRE/C       n/a            1.000     20.000  19.000  SLICE_X28Y104   usystem_wrapper/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C                                 
Min Period        n/a     FDRE/C       n/a            1.000     20.000  19.000  SLICE_X28Y104   usystem_wrapper/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C                                 
Min Period        n/a     FDRE/C       n/a            1.000     20.000  19.000  SLICE_X28Y104   usystem_wrapper/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C                                 
Min Period        n/a     FDRE/C       n/a            1.000     20.000  19.000  SLICE_X29Y103   usystem_wrapper/system_i/proc_sys_reset/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C                                                                                                         
Min Period        n/a     FDRE/C       n/a            1.000     20.000  19.000  SLICE_X29Y103   usystem_wrapper/system_i/proc_sys_reset/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C                                                                                                         
Min Period        n/a     FDRE/C       n/a            1.000     20.000  19.000  SLICE_X29Y103   usystem_wrapper/system_i/proc_sys_reset/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C                                                                                                         
Min Period        n/a     FDRE/C       n/a            1.000     20.000  19.000  SLICE_X28Y103   usystem_wrapper/system_i/proc_sys_reset/U0/EXT_LPF/lpf_exr_reg/C                                                                                                                       
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980     10.000  9.020   SLICE_X26Y88    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK  
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980     10.000  9.020   SLICE_X26Y88    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK  
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980     10.000  9.020   SLICE_X26Y88    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK  
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980     10.000  9.020   SLICE_X26Y88    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK  
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980     10.000  9.020   SLICE_X30Y88    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK      
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980     10.000  9.020   SLICE_X30Y90    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK     
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980     10.000  9.020   SLICE_X30Y92    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK     
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980     10.000  9.020   SLICE_X30Y90    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK     
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980     10.000  9.020   SLICE_X30Y88    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK      
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980     10.000  9.020   SLICE_X30Y94    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK     
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     10.000  9.020   SLICE_X32Y90    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK     
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980     10.000  9.020   SLICE_X32Y90    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK     
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     10.000  9.020   SLICE_X34Y88    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK     
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     10.000  9.020   SLICE_X32Y90    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK     
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980     10.000  9.020   SLICE_X32Y90    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK     
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     10.000  9.020   SLICE_X32Y90    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK     
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980     10.000  9.020   SLICE_X32Y90    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK     
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     10.000  9.020   SLICE_X34Y88    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK     
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980     10.000  9.020   SLICE_X34Y92    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK     
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980     10.000  9.020   SLICE_X34Y92    usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK     



