[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/FSM2Always/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 841
LIB: work
FILE: ${SURELOG_DIR}/tests/FSM2Always/top.sv
n<> u<840> t<Top_level_rule> c<1> l<6:1> el<92:1>
  n<> u<1> t<Null_rule> p<840> s<839> l<6:1> el<6:1>
  n<> u<839> t<Source_text> p<840> c<838> l<6:1> el<91:10>
    n<> u<838> t<Description> p<839> c<837> l<6:1> el<91:10>
      n<> u<837> t<Module_declaration> p<838> c<42> l<6:1> el<91:10>
        n<> u<42> t<Module_nonansi_header> p<837> c<2> s<52> l<6:1> el<13:3>
          n<module> u<2> t<Module_keyword> p<42> s<3> l<6:1> el<6:7>
          n<fsm_using_always> u<3> t<STRING_CONST> p<42> s<4> l<6:8> el<6:24>
          n<> u<4> t<Package_import_declaration_list> p<42> s<41> l<6:25> el<6:25>
          n<> u<41> t<Port_list> p<42> c<10> l<6:25> el<13:2>
            n<> u<10> t<Port> p<41> c<9> s<16> l<7:1> el<7:6>
              n<> u<9> t<Port_expression> p<10> c<8> l<7:1> el<7:6>
                n<> u<8> t<Port_reference> p<9> c<5> l<7:1> el<7:6>
                  n<clock> u<5> t<STRING_CONST> p<8> s<7> l<7:1> el<7:6>
                  n<> u<7> t<Constant_select> p<8> c<6> l<7:12> el<7:12>
                    n<> u<6> t<Constant_bit_select> p<7> l<7:12> el<7:12>
            n<> u<16> t<Port> p<41> c<15> s<22> l<8:1> el<8:6>
              n<> u<15> t<Port_expression> p<16> c<14> l<8:1> el<8:6>
                n<> u<14> t<Port_reference> p<15> c<11> l<8:1> el<8:6>
                  n<reset> u<11> t<STRING_CONST> p<14> s<13> l<8:1> el<8:6>
                  n<> u<13> t<Constant_select> p<14> c<12> l<8:12> el<8:12>
                    n<> u<12> t<Constant_bit_select> p<13> l<8:12> el<8:12>
            n<> u<22> t<Port> p<41> c<21> s<28> l<9:1> el<9:6>
              n<> u<21> t<Port_expression> p<22> c<20> l<9:1> el<9:6>
                n<> u<20> t<Port_reference> p<21> c<17> l<9:1> el<9:6>
                  n<req_0> u<17> t<STRING_CONST> p<20> s<19> l<9:1> el<9:6>
                  n<> u<19> t<Constant_select> p<20> c<18> l<9:12> el<9:12>
                    n<> u<18> t<Constant_bit_select> p<19> l<9:12> el<9:12>
            n<> u<28> t<Port> p<41> c<27> s<34> l<10:1> el<10:6>
              n<> u<27> t<Port_expression> p<28> c<26> l<10:1> el<10:6>
                n<> u<26> t<Port_reference> p<27> c<23> l<10:1> el<10:6>
                  n<req_1> u<23> t<STRING_CONST> p<26> s<25> l<10:1> el<10:6>
                  n<> u<25> t<Constant_select> p<26> c<24> l<10:12> el<10:12>
                    n<> u<24> t<Constant_bit_select> p<25> l<10:12> el<10:12>
            n<> u<34> t<Port> p<41> c<33> s<40> l<11:1> el<11:6>
              n<> u<33> t<Port_expression> p<34> c<32> l<11:1> el<11:6>
                n<> u<32> t<Port_reference> p<33> c<29> l<11:1> el<11:6>
                  n<gnt_0> u<29> t<STRING_CONST> p<32> s<31> l<11:1> el<11:6>
                  n<> u<31> t<Constant_select> p<32> c<30> l<11:12> el<11:12>
                    n<> u<30> t<Constant_bit_select> p<31> l<11:12> el<11:12>
            n<> u<40> t<Port> p<41> c<39> l<12:1> el<12:6>
              n<> u<39> t<Port_expression> p<40> c<38> l<12:1> el<12:6>
                n<> u<38> t<Port_reference> p<39> c<35> l<12:1> el<12:6>
                  n<gnt_1> u<35> t<STRING_CONST> p<38> s<37> l<12:1> el<12:6>
                  n<> u<37> t<Constant_select> p<38> c<36> l<13:1> el<13:1>
                    n<> u<36> t<Constant_bit_select> p<37> l<13:1> el<13:1>
        n<> u<52> t<Module_item> p<837> c<51> s<60> l<15:1> el<15:33>
          n<> u<51> t<Port_declaration> p<52> c<50> l<15:1> el<15:32>
            n<> u<50> t<Input_declaration> p<51> c<44> l<15:1> el<15:32>
              n<> u<44> t<Net_port_type> p<50> c<43> s<49> l<15:9> el<15:9>
                n<> u<43> t<Data_type_or_implicit> p<44> l<15:9> el<15:9>
              n<> u<49> t<Port_identifier_list> p<50> c<45> l<15:9> el<15:32>
                n<clock> u<45> t<STRING_CONST> p<49> s<46> l<15:9> el<15:14>
                n<reset> u<46> t<STRING_CONST> p<49> s<47> l<15:15> el<15:20>
                n<req_0> u<47> t<STRING_CONST> p<49> s<48> l<15:21> el<15:26>
                n<req_1> u<48> t<STRING_CONST> p<49> l<15:27> el<15:32>
        n<> u<60> t<Module_item> p<837> c<59> s<78> l<17:1> el<17:21>
          n<> u<59> t<Port_declaration> p<60> c<58> l<17:1> el<17:20>
            n<> u<58> t<Output_declaration> p<59> c<54> l<17:1> el<17:20>
              n<> u<54> t<Net_port_type> p<58> c<53> s<57> l<17:9> el<17:9>
                n<> u<53> t<Data_type_or_implicit> p<54> l<17:9> el<17:9>
              n<> u<57> t<Port_identifier_list> p<58> c<55> l<17:9> el<17:20>
                n<gnt_0> u<55> t<STRING_CONST> p<57> s<56> l<17:9> el<17:14>
                n<gnt_1> u<56> t<STRING_CONST> p<57> l<17:15> el<17:20>
        n<> u<78> t<Module_item> p<837> c<77> s<93> l<19:1> el<19:33>
          n<> u<77> t<Non_port_module_item> p<78> c<76> l<19:1> el<19:33>
            n<> u<76> t<Module_or_generate_item> p<77> c<75> l<19:1> el<19:33>
              n<> u<75> t<Module_common_item> p<76> c<74> l<19:1> el<19:33>
                n<> u<74> t<Module_or_generate_item_declaration> p<75> c<73> l<19:1> el<19:33>
                  n<> u<73> t<Package_or_generate_item_declaration> p<74> c<72> l<19:1> el<19:33>
                    n<> u<72> t<Net_declaration> p<73> c<61> l<19:1> el<19:33>
                      n<> u<61> t<NetType_Wire> p<72> s<62> l<19:1> el<19:5>
                      n<> u<62> t<Data_type_or_implicit> p<72> s<71> l<19:9> el<19:9>
                      n<> u<71> t<Net_decl_assignment_list> p<72> c<64> l<19:9> el<19:32>
                        n<> u<64> t<Net_decl_assignment> p<71> c<63> s<66> l<19:9> el<19:14>
                          n<clock> u<63> t<STRING_CONST> p<64> l<19:9> el<19:14>
                        n<> u<66> t<Net_decl_assignment> p<71> c<65> s<68> l<19:15> el<19:20>
                          n<reset> u<65> t<STRING_CONST> p<66> l<19:15> el<19:20>
                        n<> u<68> t<Net_decl_assignment> p<71> c<67> s<70> l<19:21> el<19:26>
                          n<req_0> u<67> t<STRING_CONST> p<68> l<19:21> el<19:26>
                        n<> u<70> t<Net_decl_assignment> p<71> c<69> l<19:27> el<19:32>
                          n<req_1> u<69> t<STRING_CONST> p<70> l<19:27> el<19:32>
        n<> u<93> t<Module_item> p<837> c<92> s<110> l<21:1> el<21:21>
          n<> u<92> t<Non_port_module_item> p<93> c<91> l<21:1> el<21:21>
            n<> u<91> t<Module_or_generate_item> p<92> c<90> l<21:1> el<21:21>
              n<> u<90> t<Module_common_item> p<91> c<89> l<21:1> el<21:21>
                n<> u<89> t<Module_or_generate_item_declaration> p<90> c<88> l<21:1> el<21:21>
                  n<> u<88> t<Package_or_generate_item_declaration> p<89> c<87> l<21:1> el<21:21>
                    n<> u<87> t<Data_declaration> p<88> c<86> l<21:1> el<21:21>
                      n<> u<86> t<Variable_declaration> p<87> c<80> l<21:1> el<21:21>
                        n<> u<80> t<Data_type> p<86> c<79> s<85> l<21:1> el<21:4>
                          n<> u<79> t<IntVec_TypeReg> p<80> l<21:1> el<21:4>
                        n<> u<85> t<Variable_decl_assignment_list> p<86> c<82> l<21:9> el<21:20>
                          n<> u<82> t<Variable_decl_assignment> p<85> c<81> s<84> l<21:9> el<21:14>
                            n<gnt_0> u<81> t<STRING_CONST> p<82> l<21:9> el<21:14>
                          n<> u<84> t<Variable_decl_assignment> p<85> c<83> l<21:15> el<21:20>
                            n<gnt_1> u<83> t<STRING_CONST> p<84> l<21:15> el<21:20>
        n<> u<110> t<Module_item> p<837> c<109> s<143> l<23:1> el<23:31>
          n<> u<109> t<Non_port_module_item> p<110> c<108> l<23:1> el<23:31>
            n<> u<108> t<Module_or_generate_item> p<109> c<107> l<23:1> el<23:31>
              n<> u<107> t<Module_common_item> p<108> c<106> l<23:1> el<23:31>
                n<> u<106> t<Module_or_generate_item_declaration> p<107> c<105> l<23:1> el<23:31>
                  n<> u<105> t<Package_or_generate_item_declaration> p<106> c<104> l<23:1> el<23:31>
                    n<> u<104> t<Parameter_declaration> p<105> c<94> l<23:1> el<23:19>
                      n<> u<94> t<Data_type_or_implicit> p<104> s<103> l<23:11> el<23:11>
                      n<> u<103> t<Param_assignment_list> p<104> c<102> l<23:11> el<23:19>
                        n<> u<102> t<Param_assignment> p<103> c<95> l<23:11> el<23:19>
                          n<SIZE> u<95> t<STRING_CONST> p<102> s<101> l<23:11> el<23:15>
                          n<> u<101> t<Constant_param_expression> p<102> c<100> l<23:18> el<23:19>
                            n<> u<100> t<Constant_mintypmax_expression> p<101> c<99> l<23:18> el<23:19>
                              n<> u<99> t<Constant_expression> p<100> c<98> l<23:18> el<23:19>
                                n<> u<98> t<Constant_primary> p<99> c<97> l<23:18> el<23:19>
                                  n<> u<97> t<Primary_literal> p<98> c<96> l<23:18> el<23:19>
                                    n<3> u<96> t<INT_CONST> p<97> l<23:18> el<23:19>
        n<> u<143> t<Module_item> p<837> c<142> s<172> l<24:1> el<24:55>
          n<> u<142> t<Non_port_module_item> p<143> c<141> l<24:1> el<24:55>
            n<> u<141> t<Module_or_generate_item> p<142> c<140> l<24:1> el<24:55>
              n<> u<140> t<Module_common_item> p<141> c<139> l<24:1> el<24:55>
                n<> u<139> t<Module_or_generate_item_declaration> p<140> c<138> l<24:1> el<24:55>
                  n<> u<138> t<Package_or_generate_item_declaration> p<139> c<137> l<24:1> el<24:55>
                    n<> u<137> t<Parameter_declaration> p<138> c<111> l<24:1> el<24:53>
                      n<> u<111> t<Data_type_or_implicit> p<137> s<136> l<24:11> el<24:11>
                      n<> u<136> t<Param_assignment_list> p<137> c<119> l<24:11> el<24:53>
                        n<> u<119> t<Param_assignment> p<136> c<112> s<127> l<24:11> el<24:25>
                          n<IDLE> u<112> t<STRING_CONST> p<119> s<118> l<24:11> el<24:15>
                          n<> u<118> t<Constant_param_expression> p<119> c<117> l<24:19> el<24:25>
                            n<> u<117> t<Constant_mintypmax_expression> p<118> c<116> l<24:19> el<24:25>
                              n<> u<116> t<Constant_expression> p<117> c<115> l<24:19> el<24:25>
                                n<> u<115> t<Constant_primary> p<116> c<114> l<24:19> el<24:25>
                                  n<> u<114> t<Primary_literal> p<115> c<113> l<24:19> el<24:25>
                                    n<3'b001> u<113> t<INT_CONST> p<114> l<24:19> el<24:25>
                        n<> u<127> t<Param_assignment> p<136> c<120> s<135> l<24:26> el<24:39>
                          n<GNT0> u<120> t<STRING_CONST> p<127> s<126> l<24:26> el<24:30>
                          n<> u<126> t<Constant_param_expression> p<127> c<125> l<24:33> el<24:39>
                            n<> u<125> t<Constant_mintypmax_expression> p<126> c<124> l<24:33> el<24:39>
                              n<> u<124> t<Constant_expression> p<125> c<123> l<24:33> el<24:39>
                                n<> u<123> t<Constant_primary> p<124> c<122> l<24:33> el<24:39>
                                  n<> u<122> t<Primary_literal> p<123> c<121> l<24:33> el<24:39>
                                    n<3'b010> u<121> t<INT_CONST> p<122> l<24:33> el<24:39>
                        n<> u<135> t<Param_assignment> p<136> c<128> l<24:40> el<24:53>
                          n<GNT1> u<128> t<STRING_CONST> p<135> s<134> l<24:40> el<24:44>
                          n<> u<134> t<Constant_param_expression> p<135> c<133> l<24:47> el<24:53>
                            n<> u<133> t<Constant_mintypmax_expression> p<134> c<132> l<24:47> el<24:53>
                              n<> u<132> t<Constant_expression> p<133> c<131> l<24:47> el<24:53>
                                n<> u<131> t<Constant_primary> p<132> c<130> l<24:47> el<24:53>
                                  n<> u<130> t<Primary_literal> p<131> c<129> l<24:47> el<24:53>
                                    n<3'b100> u<129> t<INT_CONST> p<130> l<24:47> el<24:53>
        n<> u<172> t<Module_item> p<837> c<171> s<201> l<26:1> el<26:41>
          n<> u<171> t<Non_port_module_item> p<172> c<170> l<26:1> el<26:41>
            n<> u<170> t<Module_or_generate_item> p<171> c<169> l<26:1> el<26:41>
              n<> u<169> t<Module_common_item> p<170> c<168> l<26:1> el<26:41>
                n<> u<168> t<Module_or_generate_item_declaration> p<169> c<167> l<26:1> el<26:41>
                  n<> u<167> t<Package_or_generate_item_declaration> p<168> c<166> l<26:1> el<26:41>
                    n<> u<166> t<Data_declaration> p<167> c<165> l<26:1> el<26:41>
                      n<> u<165> t<Variable_declaration> p<166> c<161> l<26:1> el<26:41>
                        n<> u<161> t<Data_type> p<165> c<144> s<164> l<26:1> el<26:17>
                          n<> u<144> t<IntVec_TypeReg> p<161> s<160> l<26:1> el<26:4>
                          n<> u<160> t<Packed_dimension> p<161> c<159> l<26:7> el<26:17>
                            n<> u<159> t<Constant_range> p<160> c<154> l<26:8> el<26:16>
                              n<> u<154> t<Constant_expression> p<159> c<148> s<158> l<26:8> el<26:14>
                                n<> u<148> t<Constant_expression> p<154> c<147> s<153> l<26:8> el<26:12>
                                  n<> u<147> t<Constant_primary> p<148> c<146> l<26:8> el<26:12>
                                    n<> u<146> t<Primary_literal> p<147> c<145> l<26:8> el<26:12>
                                      n<SIZE> u<145> t<STRING_CONST> p<146> l<26:8> el<26:12>
                                n<> u<153> t<BinOp_Minus> p<154> s<152> l<26:12> el<26:13>
                                n<> u<152> t<Constant_expression> p<154> c<151> l<26:13> el<26:14>
                                  n<> u<151> t<Constant_primary> p<152> c<150> l<26:13> el<26:14>
                                    n<> u<150> t<Primary_literal> p<151> c<149> l<26:13> el<26:14>
                                      n<1> u<149> t<INT_CONST> p<150> l<26:13> el<26:14>
                              n<> u<158> t<Constant_expression> p<159> c<157> l<26:15> el<26:16>
                                n<> u<157> t<Constant_primary> p<158> c<156> l<26:15> el<26:16>
                                  n<> u<156> t<Primary_literal> p<157> c<155> l<26:15> el<26:16>
                                    n<0> u<155> t<INT_CONST> p<156> l<26:15> el<26:16>
                        n<> u<164> t<Variable_decl_assignment_list> p<165> c<163> l<26:27> el<26:32>
                          n<> u<163> t<Variable_decl_assignment> p<164> c<162> l<26:27> el<26:32>
                            n<state> u<162> t<STRING_CONST> p<163> l<26:27> el<26:32>
        n<> u<201> t<Module_item> p<837> c<200> s<498> l<27:1> el<27:41>
          n<> u<200> t<Non_port_module_item> p<201> c<199> l<27:1> el<27:41>
            n<> u<199> t<Module_or_generate_item> p<200> c<198> l<27:1> el<27:41>
              n<> u<198> t<Module_common_item> p<199> c<197> l<27:1> el<27:41>
                n<> u<197> t<Module_or_generate_item_declaration> p<198> c<196> l<27:1> el<27:41>
                  n<> u<196> t<Package_or_generate_item_declaration> p<197> c<195> l<27:1> el<27:41>
                    n<> u<195> t<Data_declaration> p<196> c<194> l<27:1> el<27:41>
                      n<> u<194> t<Variable_declaration> p<195> c<190> l<27:1> el<27:41>
                        n<> u<190> t<Data_type> p<194> c<173> s<193> l<27:1> el<27:17>
                          n<> u<173> t<IntVec_TypeReg> p<190> s<189> l<27:1> el<27:4>
                          n<> u<189> t<Packed_dimension> p<190> c<188> l<27:7> el<27:17>
                            n<> u<188> t<Constant_range> p<189> c<183> l<27:8> el<27:16>
                              n<> u<183> t<Constant_expression> p<188> c<177> s<187> l<27:8> el<27:14>
                                n<> u<177> t<Constant_expression> p<183> c<176> s<182> l<27:8> el<27:12>
                                  n<> u<176> t<Constant_primary> p<177> c<175> l<27:8> el<27:12>
                                    n<> u<175> t<Primary_literal> p<176> c<174> l<27:8> el<27:12>
                                      n<SIZE> u<174> t<STRING_CONST> p<175> l<27:8> el<27:12>
                                n<> u<182> t<BinOp_Minus> p<183> s<181> l<27:12> el<27:13>
                                n<> u<181> t<Constant_expression> p<183> c<180> l<27:13> el<27:14>
                                  n<> u<180> t<Constant_primary> p<181> c<179> l<27:13> el<27:14>
                                    n<> u<179> t<Primary_literal> p<180> c<178> l<27:13> el<27:14>
                                      n<1> u<178> t<INT_CONST> p<179> l<27:13> el<27:14>
                              n<> u<187> t<Constant_expression> p<188> c<186> l<27:15> el<27:16>
                                n<> u<186> t<Constant_primary> p<187> c<185> l<27:15> el<27:16>
                                  n<> u<185> t<Primary_literal> p<186> c<184> l<27:15> el<27:16>
                                    n<0> u<184> t<INT_CONST> p<185> l<27:15> el<27:16>
                        n<> u<193> t<Variable_decl_assignment_list> p<194> c<192> l<27:27> el<27:37>
                          n<> u<192> t<Variable_decl_assignment> p<193> c<191> l<27:27> el<27:37>
                            n<next_state> u<191> t<STRING_CONST> p<192> l<27:27> el<27:37>
        n<> u<498> t<Module_item> p<837> c<497> s<579> l<29:1> el<52:4>
          n<> u<497> t<Non_port_module_item> p<498> c<496> l<29:1> el<52:4>
            n<> u<496> t<Module_or_generate_item> p<497> c<495> l<29:1> el<52:4>
              n<> u<495> t<Module_common_item> p<496> c<494> l<29:1> el<52:4>
                n<> u<494> t<Always_construct> p<495> c<202> l<29:1> el<52:4>
                  n<> u<202> t<ALWAYS> p<494> s<493> l<29:1> el<29:7>
                  n<> u<493> t<Statement> p<494> c<492> l<29:8> el<52:4>
                    n<> u<492> t<Statement_item> p<493> c<491> l<29:8> el<52:4>
                      n<> u<491> t<Procedural_timing_control_statement> p<492> c<223> l<29:8> el<52:4>
                        n<> u<223> t<Procedural_timing_control> p<491> c<222> s<490> l<29:8> el<29:35>
                          n<> u<222> t<Event_control> p<223> c<221> l<29:8> el<29:35>
                            n<> u<221> t<Event_expression> p<222> c<214> l<29:11> el<29:34>
                              n<> u<214> t<Event_expression> p<221> c<207> s<215> l<29:11> el<29:25>
                                n<> u<207> t<Event_expression> p<214> c<206> s<208> l<29:11> el<29:16>
                                  n<> u<206> t<Expression> p<207> c<205> l<29:11> el<29:16>
                                    n<> u<205> t<Primary> p<206> c<204> l<29:11> el<29:16>
                                      n<> u<204> t<Primary_literal> p<205> c<203> l<29:11> el<29:16>
                                        n<state> u<203> t<STRING_CONST> p<204> l<29:11> el<29:16>
                                n<> u<208> t<Or_operator> p<214> s<213> l<29:17> el<29:19>
                                n<> u<213> t<Event_expression> p<214> c<212> l<29:20> el<29:25>
                                  n<> u<212> t<Expression> p<213> c<211> l<29:20> el<29:25>
                                    n<> u<211> t<Primary> p<212> c<210> l<29:20> el<29:25>
                                      n<> u<210> t<Primary_literal> p<211> c<209> l<29:20> el<29:25>
                                        n<req_0> u<209> t<STRING_CONST> p<210> l<29:20> el<29:25>
                              n<> u<215> t<Or_operator> p<221> s<220> l<29:26> el<29:28>
                              n<> u<220> t<Event_expression> p<221> c<219> l<29:29> el<29:34>
                                n<> u<219> t<Expression> p<220> c<218> l<29:29> el<29:34>
                                  n<> u<218> t<Primary> p<219> c<217> l<29:29> el<29:34>
                                    n<> u<217> t<Primary_literal> p<218> c<216> l<29:29> el<29:34>
                                      n<req_1> u<216> t<STRING_CONST> p<217> l<29:29> el<29:34>
                        n<> u<490> t<Statement_or_null> p<491> c<489> l<30:1> el<52:4>
                          n<> u<489> t<Statement> p<490> c<488> l<30:1> el<52:4>
                            n<> u<488> t<Statement_item> p<489> c<487> l<30:1> el<52:4>
                              n<> u<487> t<Seq_block> p<488> c<224> l<30:1> el<52:4>
                                n<FSM_COMBO> u<224> t<STRING_CONST> p<487> s<239> l<30:9> el<30:18>
                                n<> u<239> t<Statement_or_null> p<487> c<238> s<485> l<31:2> el<31:22>
                                  n<> u<238> t<Statement> p<239> c<237> l<31:2> el<31:22>
                                    n<> u<237> t<Statement_item> p<238> c<236> l<31:2> el<31:22>
                                      n<> u<236> t<Blocking_assignment> p<237> c<235> l<31:2> el<31:21>
                                        n<> u<235> t<Operator_assignment> p<236> c<229> l<31:2> el<31:21>
                                          n<> u<229> t<Variable_lvalue> p<235> c<226> s<230> l<31:2> el<31:12>
                                            n<> u<226> t<Ps_or_hierarchical_identifier> p<229> c<225> s<228> l<31:2> el<31:12>
                                              n<next_state> u<225> t<STRING_CONST> p<226> l<31:2> el<31:12>
                                            n<> u<228> t<Select> p<229> c<227> l<31:13> el<31:13>
                                              n<> u<227> t<Bit_select> p<228> l<31:13> el<31:13>
                                          n<> u<230> t<AssignOp_Assign> p<235> s<234> l<31:13> el<31:14>
                                          n<> u<234> t<Expression> p<235> c<233> l<31:15> el<31:21>
                                            n<> u<233> t<Primary> p<234> c<232> l<31:15> el<31:21>
                                              n<> u<232> t<Primary_literal> p<233> c<231> l<31:15> el<31:21>
                                                n<3'b000> u<231> t<INT_CONST> p<232> l<31:15> el<31:21>
                                n<> u<485> t<Statement_or_null> p<487> c<484> s<486> l<32:2> el<51:10>
                                  n<> u<484> t<Statement> p<485> c<483> l<32:2> el<51:10>
                                    n<> u<483> t<Statement_item> p<484> c<482> l<32:2> el<51:10>
                                      n<> u<482> t<Case_statement> p<483> c<241> l<32:2> el<51:10>
                                        n<> u<241> t<Case_keyword> p<482> c<240> s<245> l<32:2> el<32:6>
                                          n<> u<240> t<CASE> p<241> l<32:2> el<32:6>
                                        n<> u<245> t<Expression> p<482> c<244> s<342> l<32:7> el<32:12>
                                          n<> u<244> t<Primary> p<245> c<243> l<32:7> el<32:12>
                                            n<> u<243> t<Primary_literal> p<244> c<242> l<32:7> el<32:12>
                                              n<state> u<242> t<STRING_CONST> p<243> l<32:7> el<32:12>
                                        n<> u<342> t<Case_item> p<482> c<249> s<403> l<33:4> el<39:18>
                                          n<> u<249> t<Expression> p<342> c<248> s<341> l<33:4> el<33:8>
                                            n<> u<248> t<Primary> p<249> c<247> l<33:4> el<33:8>
                                              n<> u<247> t<Primary_literal> p<248> c<246> l<33:4> el<33:8>
                                                n<IDLE> u<246> t<STRING_CONST> p<247> l<33:4> el<33:8>
                                          n<> u<341> t<Statement_or_null> p<342> c<340> l<33:11> el<39:18>
                                            n<> u<340> t<Statement> p<341> c<339> l<33:11> el<39:18>
                                              n<> u<339> t<Statement_item> p<340> c<338> l<33:11> el<39:18>
                                                n<> u<338> t<Conditional_statement> p<339> c<261> l<33:11> el<39:18>
                                                  n<> u<261> t<Cond_predicate> p<338> c<260> s<281> l<33:15> el<33:28>
                                                    n<> u<260> t<Expression_or_cond_pattern> p<261> c<259> l<33:15> el<33:28>
                                                      n<> u<259> t<Expression> p<260> c<253> l<33:15> el<33:28>
                                                        n<> u<253> t<Expression> p<259> c<252> s<258> l<33:15> el<33:20>
                                                          n<> u<252> t<Primary> p<253> c<251> l<33:15> el<33:20>
                                                            n<> u<251> t<Primary_literal> p<252> c<250> l<33:15> el<33:20>
                                                              n<req_0> u<250> t<STRING_CONST> p<251> l<33:15> el<33:20>
                                                        n<> u<258> t<BinOp_Equiv> p<259> s<257> l<33:21> el<33:23>
                                                        n<> u<257> t<Expression> p<259> c<256> l<33:24> el<33:28>
                                                          n<> u<256> t<Primary> p<257> c<255> l<33:24> el<33:28>
                                                            n<> u<255> t<Primary_literal> p<256> c<254> l<33:24> el<33:28>
                                                              n<> u<254> t<Number_1Tickb1> p<255> l<33:24> el<33:28>
                                                  n<> u<281> t<Statement_or_null> p<338> c<280> s<337> l<33:30> el<35:18>
                                                    n<> u<280> t<Statement> p<281> c<279> l<33:30> el<35:18>
                                                      n<> u<279> t<Statement_item> p<280> c<278> l<33:30> el<35:18>
                                                        n<> u<278> t<Seq_block> p<279> c<276> l<33:30> el<35:18>
                                                          n<> u<276> t<Statement_or_null> p<278> c<275> s<277> l<34:17> el<34:35>
                                                            n<> u<275> t<Statement> p<276> c<274> l<34:17> el<34:35>
                                                              n<> u<274> t<Statement_item> p<275> c<273> l<34:17> el<34:35>
                                                                n<> u<273> t<Blocking_assignment> p<274> c<272> l<34:17> el<34:34>
                                                                  n<> u<272> t<Operator_assignment> p<273> c<266> l<34:17> el<34:34>
                                                                    n<> u<266> t<Variable_lvalue> p<272> c<263> s<267> l<34:17> el<34:27>
                                                                      n<> u<263> t<Ps_or_hierarchical_identifier> p<266> c<262> s<265> l<34:17> el<34:27>
                                                                        n<next_state> u<262> t<STRING_CONST> p<263> l<34:17> el<34:27>
                                                                      n<> u<265> t<Select> p<266> c<264> l<34:28> el<34:28>
                                                                        n<> u<264> t<Bit_select> p<265> l<34:28> el<34:28>
                                                                    n<> u<267> t<AssignOp_Assign> p<272> s<271> l<34:28> el<34:29>
                                                                    n<> u<271> t<Expression> p<272> c<270> l<34:30> el<34:34>
                                                                      n<> u<270> t<Primary> p<271> c<269> l<34:30> el<34:34>
                                                                        n<> u<269> t<Primary_literal> p<270> c<268> l<34:30> el<34:34>
                                                                          n<GNT0> u<268> t<STRING_CONST> p<269> l<34:30> el<34:34>
                                                          n<> u<277> t<END> p<278> l<35:15> el<35:18>
                                                  n<> u<337> t<Statement_or_null> p<338> c<336> l<35:24> el<39:18>
                                                    n<> u<336> t<Statement> p<337> c<335> l<35:24> el<39:18>
                                                      n<> u<335> t<Statement_item> p<336> c<334> l<35:24> el<39:18>
                                                        n<> u<334> t<Conditional_statement> p<335> c<293> l<35:24> el<39:18>
                                                          n<> u<293> t<Cond_predicate> p<334> c<292> s<313> l<35:28> el<35:41>
                                                            n<> u<292> t<Expression_or_cond_pattern> p<293> c<291> l<35:28> el<35:41>
                                                              n<> u<291> t<Expression> p<292> c<285> l<35:28> el<35:41>
                                                                n<> u<285> t<Expression> p<291> c<284> s<290> l<35:28> el<35:33>
                                                                  n<> u<284> t<Primary> p<285> c<283> l<35:28> el<35:33>
                                                                    n<> u<283> t<Primary_literal> p<284> c<282> l<35:28> el<35:33>
                                                                      n<req_1> u<282> t<STRING_CONST> p<283> l<35:28> el<35:33>
                                                                n<> u<290> t<BinOp_Equiv> p<291> s<289> l<35:34> el<35:36>
                                                                n<> u<289> t<Expression> p<291> c<288> l<35:37> el<35:41>
                                                                  n<> u<288> t<Primary> p<289> c<287> l<35:37> el<35:41>
                                                                    n<> u<287> t<Primary_literal> p<288> c<286> l<35:37> el<35:41>
                                                                      n<> u<286> t<Number_1Tickb1> p<287> l<35:37> el<35:41>
                                                          n<> u<313> t<Statement_or_null> p<334> c<312> s<333> l<35:43> el<37:18>
                                                            n<> u<312> t<Statement> p<313> c<311> l<35:43> el<37:18>
                                                              n<> u<311> t<Statement_item> p<312> c<310> l<35:43> el<37:18>
                                                                n<> u<310> t<Seq_block> p<311> c<308> l<35:43> el<37:18>
                                                                  n<> u<308> t<Statement_or_null> p<310> c<307> s<309> l<36:17> el<36:34>
                                                                    n<> u<307> t<Statement> p<308> c<306> l<36:17> el<36:34>
                                                                      n<> u<306> t<Statement_item> p<307> c<305> l<36:17> el<36:34>
                                                                        n<> u<305> t<Blocking_assignment> p<306> c<304> l<36:17> el<36:33>
                                                                          n<> u<304> t<Operator_assignment> p<305> c<298> l<36:17> el<36:33>
                                                                            n<> u<298> t<Variable_lvalue> p<304> c<295> s<299> l<36:17> el<36:27>
                                                                              n<> u<295> t<Ps_or_hierarchical_identifier> p<298> c<294> s<297> l<36:17> el<36:27>
                                                                                n<next_state> u<294> t<STRING_CONST> p<295> l<36:17> el<36:27>
                                                                              n<> u<297> t<Select> p<298> c<296> l<36:27> el<36:27>
                                                                                n<> u<296> t<Bit_select> p<297> l<36:27> el<36:27>
                                                                            n<> u<299> t<AssignOp_Assign> p<304> s<303> l<36:27> el<36:28>
                                                                            n<> u<303> t<Expression> p<304> c<302> l<36:29> el<36:33>
                                                                              n<> u<302> t<Primary> p<303> c<301> l<36:29> el<36:33>
                                                                                n<> u<301> t<Primary_literal> p<302> c<300> l<36:29> el<36:33>
                                                                                  n<GNT1> u<300> t<STRING_CONST> p<301> l<36:29> el<36:33>
                                                                  n<> u<309> t<END> p<310> l<37:15> el<37:18>
                                                          n<> u<333> t<Statement_or_null> p<334> c<332> l<37:24> el<39:18>
                                                            n<> u<332> t<Statement> p<333> c<331> l<37:24> el<39:18>
                                                              n<> u<331> t<Statement_item> p<332> c<330> l<37:24> el<39:18>
                                                                n<> u<330> t<Seq_block> p<331> c<328> l<37:24> el<39:18>
                                                                  n<> u<328> t<Statement_or_null> p<330> c<327> s<329> l<38:17> el<38:35>
                                                                    n<> u<327> t<Statement> p<328> c<326> l<38:17> el<38:35>
                                                                      n<> u<326> t<Statement_item> p<327> c<325> l<38:17> el<38:35>
                                                                        n<> u<325> t<Blocking_assignment> p<326> c<324> l<38:17> el<38:34>
                                                                          n<> u<324> t<Operator_assignment> p<325> c<318> l<38:17> el<38:34>
                                                                            n<> u<318> t<Variable_lvalue> p<324> c<315> s<319> l<38:17> el<38:27>
                                                                              n<> u<315> t<Ps_or_hierarchical_identifier> p<318> c<314> s<317> l<38:17> el<38:27>
                                                                                n<next_state> u<314> t<STRING_CONST> p<315> l<38:17> el<38:27>
                                                                              n<> u<317> t<Select> p<318> c<316> l<38:28> el<38:28>
                                                                                n<> u<316> t<Bit_select> p<317> l<38:28> el<38:28>
                                                                            n<> u<319> t<AssignOp_Assign> p<324> s<323> l<38:28> el<38:29>
                                                                            n<> u<323> t<Expression> p<324> c<322> l<38:30> el<38:34>
                                                                              n<> u<322> t<Primary> p<323> c<321> l<38:30> el<38:34>
                                                                                n<> u<321> t<Primary_literal> p<322> c<320> l<38:30> el<38:34>
                                                                                  n<IDLE> u<320> t<STRING_CONST> p<321> l<38:30> el<38:34>
                                                                  n<> u<329> t<END> p<330> l<39:15> el<39:18>
                                        n<> u<403> t<Case_item> p<482> c<346> s<464> l<40:4> el<44:18>
                                          n<> u<346> t<Expression> p<403> c<345> s<402> l<40:4> el<40:8>
                                            n<> u<345> t<Primary> p<346> c<344> l<40:4> el<40:8>
                                              n<> u<344> t<Primary_literal> p<345> c<343> l<40:4> el<40:8>
                                                n<GNT0> u<343> t<STRING_CONST> p<344> l<40:4> el<40:8>
                                          n<> u<402> t<Statement_or_null> p<403> c<401> l<40:11> el<44:18>
                                            n<> u<401> t<Statement> p<402> c<400> l<40:11> el<44:18>
                                              n<> u<400> t<Statement_item> p<401> c<399> l<40:11> el<44:18>
                                                n<> u<399> t<Conditional_statement> p<400> c<358> l<40:11> el<44:18>
                                                  n<> u<358> t<Cond_predicate> p<399> c<357> s<378> l<40:15> el<40:28>
                                                    n<> u<357> t<Expression_or_cond_pattern> p<358> c<356> l<40:15> el<40:28>
                                                      n<> u<356> t<Expression> p<357> c<350> l<40:15> el<40:28>
                                                        n<> u<350> t<Expression> p<356> c<349> s<355> l<40:15> el<40:20>
                                                          n<> u<349> t<Primary> p<350> c<348> l<40:15> el<40:20>
                                                            n<> u<348> t<Primary_literal> p<349> c<347> l<40:15> el<40:20>
                                                              n<req_0> u<347> t<STRING_CONST> p<348> l<40:15> el<40:20>
                                                        n<> u<355> t<BinOp_Equiv> p<356> s<354> l<40:21> el<40:23>
                                                        n<> u<354> t<Expression> p<356> c<353> l<40:24> el<40:28>
                                                          n<> u<353> t<Primary> p<354> c<352> l<40:24> el<40:28>
                                                            n<> u<352> t<Primary_literal> p<353> c<351> l<40:24> el<40:28>
                                                              n<> u<351> t<Number_1Tickb1> p<352> l<40:24> el<40:28>
                                                  n<> u<378> t<Statement_or_null> p<399> c<377> s<398> l<40:30> el<42:18>
                                                    n<> u<377> t<Statement> p<378> c<376> l<40:30> el<42:18>
                                                      n<> u<376> t<Statement_item> p<377> c<375> l<40:30> el<42:18>
                                                        n<> u<375> t<Seq_block> p<376> c<373> l<40:30> el<42:18>
                                                          n<> u<373> t<Statement_or_null> p<375> c<372> s<374> l<41:17> el<41:35>
                                                            n<> u<372> t<Statement> p<373> c<371> l<41:17> el<41:35>
                                                              n<> u<371> t<Statement_item> p<372> c<370> l<41:17> el<41:35>
                                                                n<> u<370> t<Blocking_assignment> p<371> c<369> l<41:17> el<41:34>
                                                                  n<> u<369> t<Operator_assignment> p<370> c<363> l<41:17> el<41:34>
                                                                    n<> u<363> t<Variable_lvalue> p<369> c<360> s<364> l<41:17> el<41:27>
                                                                      n<> u<360> t<Ps_or_hierarchical_identifier> p<363> c<359> s<362> l<41:17> el<41:27>
                                                                        n<next_state> u<359> t<STRING_CONST> p<360> l<41:17> el<41:27>
                                                                      n<> u<362> t<Select> p<363> c<361> l<41:28> el<41:28>
                                                                        n<> u<361> t<Bit_select> p<362> l<41:28> el<41:28>
                                                                    n<> u<364> t<AssignOp_Assign> p<369> s<368> l<41:28> el<41:29>
                                                                    n<> u<368> t<Expression> p<369> c<367> l<41:30> el<41:34>
                                                                      n<> u<367> t<Primary> p<368> c<366> l<41:30> el<41:34>
                                                                        n<> u<366> t<Primary_literal> p<367> c<365> l<41:30> el<41:34>
                                                                          n<GNT0> u<365> t<STRING_CONST> p<366> l<41:30> el<41:34>
                                                          n<> u<374> t<END> p<375> l<42:15> el<42:18>
                                                  n<> u<398> t<Statement_or_null> p<399> c<397> l<42:24> el<44:18>
                                                    n<> u<397> t<Statement> p<398> c<396> l<42:24> el<44:18>
                                                      n<> u<396> t<Statement_item> p<397> c<395> l<42:24> el<44:18>
                                                        n<> u<395> t<Seq_block> p<396> c<393> l<42:24> el<44:18>
                                                          n<> u<393> t<Statement_or_null> p<395> c<392> s<394> l<43:17> el<43:35>
                                                            n<> u<392> t<Statement> p<393> c<391> l<43:17> el<43:35>
                                                              n<> u<391> t<Statement_item> p<392> c<390> l<43:17> el<43:35>
                                                                n<> u<390> t<Blocking_assignment> p<391> c<389> l<43:17> el<43:34>
                                                                  n<> u<389> t<Operator_assignment> p<390> c<383> l<43:17> el<43:34>
                                                                    n<> u<383> t<Variable_lvalue> p<389> c<380> s<384> l<43:17> el<43:27>
                                                                      n<> u<380> t<Ps_or_hierarchical_identifier> p<383> c<379> s<382> l<43:17> el<43:27>
                                                                        n<next_state> u<379> t<STRING_CONST> p<380> l<43:17> el<43:27>
                                                                      n<> u<382> t<Select> p<383> c<381> l<43:28> el<43:28>
                                                                        n<> u<381> t<Bit_select> p<382> l<43:28> el<43:28>
                                                                    n<> u<384> t<AssignOp_Assign> p<389> s<388> l<43:28> el<43:29>
                                                                    n<> u<388> t<Expression> p<389> c<387> l<43:30> el<43:34>
                                                                      n<> u<387> t<Primary> p<388> c<386> l<43:30> el<43:34>
                                                                        n<> u<386> t<Primary_literal> p<387> c<385> l<43:30> el<43:34>
                                                                          n<IDLE> u<385> t<STRING_CONST> p<386> l<43:30> el<43:34>
                                                          n<> u<394> t<END> p<395> l<44:15> el<44:18>
                                        n<> u<464> t<Case_item> p<482> c<407> s<480> l<45:4> el<49:18>
                                          n<> u<407> t<Expression> p<464> c<406> s<463> l<45:4> el<45:8>
                                            n<> u<406> t<Primary> p<407> c<405> l<45:4> el<45:8>
                                              n<> u<405> t<Primary_literal> p<406> c<404> l<45:4> el<45:8>
                                                n<GNT1> u<404> t<STRING_CONST> p<405> l<45:4> el<45:8>
                                          n<> u<463> t<Statement_or_null> p<464> c<462> l<45:11> el<49:18>
                                            n<> u<462> t<Statement> p<463> c<461> l<45:11> el<49:18>
                                              n<> u<461> t<Statement_item> p<462> c<460> l<45:11> el<49:18>
                                                n<> u<460> t<Conditional_statement> p<461> c<419> l<45:11> el<49:18>
                                                  n<> u<419> t<Cond_predicate> p<460> c<418> s<439> l<45:15> el<45:28>
                                                    n<> u<418> t<Expression_or_cond_pattern> p<419> c<417> l<45:15> el<45:28>
                                                      n<> u<417> t<Expression> p<418> c<411> l<45:15> el<45:28>
                                                        n<> u<411> t<Expression> p<417> c<410> s<416> l<45:15> el<45:20>
                                                          n<> u<410> t<Primary> p<411> c<409> l<45:15> el<45:20>
                                                            n<> u<409> t<Primary_literal> p<410> c<408> l<45:15> el<45:20>
                                                              n<req_1> u<408> t<STRING_CONST> p<409> l<45:15> el<45:20>
                                                        n<> u<416> t<BinOp_Equiv> p<417> s<415> l<45:21> el<45:23>
                                                        n<> u<415> t<Expression> p<417> c<414> l<45:24> el<45:28>
                                                          n<> u<414> t<Primary> p<415> c<413> l<45:24> el<45:28>
                                                            n<> u<413> t<Primary_literal> p<414> c<412> l<45:24> el<45:28>
                                                              n<> u<412> t<Number_1Tickb1> p<413> l<45:24> el<45:28>
                                                  n<> u<439> t<Statement_or_null> p<460> c<438> s<459> l<45:30> el<47:18>
                                                    n<> u<438> t<Statement> p<439> c<437> l<45:30> el<47:18>
                                                      n<> u<437> t<Statement_item> p<438> c<436> l<45:30> el<47:18>
                                                        n<> u<436> t<Seq_block> p<437> c<434> l<45:30> el<47:18>
                                                          n<> u<434> t<Statement_or_null> p<436> c<433> s<435> l<46:17> el<46:35>
                                                            n<> u<433> t<Statement> p<434> c<432> l<46:17> el<46:35>
                                                              n<> u<432> t<Statement_item> p<433> c<431> l<46:17> el<46:35>
                                                                n<> u<431> t<Blocking_assignment> p<432> c<430> l<46:17> el<46:34>
                                                                  n<> u<430> t<Operator_assignment> p<431> c<424> l<46:17> el<46:34>
                                                                    n<> u<424> t<Variable_lvalue> p<430> c<421> s<425> l<46:17> el<46:27>
                                                                      n<> u<421> t<Ps_or_hierarchical_identifier> p<424> c<420> s<423> l<46:17> el<46:27>
                                                                        n<next_state> u<420> t<STRING_CONST> p<421> l<46:17> el<46:27>
                                                                      n<> u<423> t<Select> p<424> c<422> l<46:28> el<46:28>
                                                                        n<> u<422> t<Bit_select> p<423> l<46:28> el<46:28>
                                                                    n<> u<425> t<AssignOp_Assign> p<430> s<429> l<46:28> el<46:29>
                                                                    n<> u<429> t<Expression> p<430> c<428> l<46:30> el<46:34>
                                                                      n<> u<428> t<Primary> p<429> c<427> l<46:30> el<46:34>
                                                                        n<> u<427> t<Primary_literal> p<428> c<426> l<46:30> el<46:34>
                                                                          n<GNT1> u<426> t<STRING_CONST> p<427> l<46:30> el<46:34>
                                                          n<> u<435> t<END> p<436> l<47:15> el<47:18>
                                                  n<> u<459> t<Statement_or_null> p<460> c<458> l<47:24> el<49:18>
                                                    n<> u<458> t<Statement> p<459> c<457> l<47:24> el<49:18>
                                                      n<> u<457> t<Statement_item> p<458> c<456> l<47:24> el<49:18>
                                                        n<> u<456> t<Seq_block> p<457> c<454> l<47:24> el<49:18>
                                                          n<> u<454> t<Statement_or_null> p<456> c<453> s<455> l<48:17> el<48:35>
                                                            n<> u<453> t<Statement> p<454> c<452> l<48:17> el<48:35>
                                                              n<> u<452> t<Statement_item> p<453> c<451> l<48:17> el<48:35>
                                                                n<> u<451> t<Blocking_assignment> p<452> c<450> l<48:17> el<48:34>
                                                                  n<> u<450> t<Operator_assignment> p<451> c<444> l<48:17> el<48:34>
                                                                    n<> u<444> t<Variable_lvalue> p<450> c<441> s<445> l<48:17> el<48:27>
                                                                      n<> u<441> t<Ps_or_hierarchical_identifier> p<444> c<440> s<443> l<48:17> el<48:27>
                                                                        n<next_state> u<440> t<STRING_CONST> p<441> l<48:17> el<48:27>
                                                                      n<> u<443> t<Select> p<444> c<442> l<48:28> el<48:28>
                                                                        n<> u<442> t<Bit_select> p<443> l<48:28> el<48:28>
                                                                    n<> u<445> t<AssignOp_Assign> p<450> s<449> l<48:28> el<48:29>
                                                                    n<> u<449> t<Expression> p<450> c<448> l<48:30> el<48:34>
                                                                      n<> u<448> t<Primary> p<449> c<447> l<48:30> el<48:34>
                                                                        n<> u<447> t<Primary_literal> p<448> c<446> l<48:30> el<48:34>
                                                                          n<IDLE> u<446> t<STRING_CONST> p<447> l<48:30> el<48:34>
                                                          n<> u<455> t<END> p<456> l<49:15> el<49:18>
                                        n<> u<480> t<Case_item> p<482> c<479> s<481> l<50:4> el<50:32>
                                          n<> u<479> t<Statement_or_null> p<480> c<478> l<50:14> el<50:32>
                                            n<> u<478> t<Statement> p<479> c<477> l<50:14> el<50:32>
                                              n<> u<477> t<Statement_item> p<478> c<476> l<50:14> el<50:32>
                                                n<> u<476> t<Blocking_assignment> p<477> c<475> l<50:14> el<50:31>
                                                  n<> u<475> t<Operator_assignment> p<476> c<469> l<50:14> el<50:31>
                                                    n<> u<469> t<Variable_lvalue> p<475> c<466> s<470> l<50:14> el<50:24>
                                                      n<> u<466> t<Ps_or_hierarchical_identifier> p<469> c<465> s<468> l<50:14> el<50:24>
                                                        n<next_state> u<465> t<STRING_CONST> p<466> l<50:14> el<50:24>
                                                      n<> u<468> t<Select> p<469> c<467> l<50:25> el<50:25>
                                                        n<> u<467> t<Bit_select> p<468> l<50:25> el<50:25>
                                                    n<> u<470> t<AssignOp_Assign> p<475> s<474> l<50:25> el<50:26>
                                                    n<> u<474> t<Expression> p<475> c<473> l<50:27> el<50:31>
                                                      n<> u<473> t<Primary> p<474> c<472> l<50:27> el<50:31>
                                                        n<> u<472> t<Primary_literal> p<473> c<471> l<50:27> el<50:31>
                                                          n<IDLE> u<471> t<STRING_CONST> p<472> l<50:27> el<50:31>
                                        n<> u<481> t<ENDCASE> p<482> l<51:3> el<51:10>
                                n<> u<486> t<END> p<487> l<52:1> el<52:4>
        n<> u<579> t<Module_item> p<837> c<578> s<835> l<54:1> el<61:4>
          n<> u<578> t<Non_port_module_item> p<579> c<577> l<54:1> el<61:4>
            n<> u<577> t<Module_or_generate_item> p<578> c<576> l<54:1> el<61:4>
              n<> u<576> t<Module_common_item> p<577> c<575> l<54:1> el<61:4>
                n<> u<575> t<Always_construct> p<576> c<499> l<54:1> el<61:4>
                  n<> u<499> t<ALWAYS> p<575> s<574> l<54:1> el<54:7>
                  n<> u<574> t<Statement> p<575> c<573> l<54:8> el<61:4>
                    n<> u<573> t<Statement_item> p<574> c<572> l<54:8> el<61:4>
                      n<> u<572> t<Procedural_timing_control_statement> p<573> c<507> l<54:8> el<61:4>
                        n<> u<507> t<Procedural_timing_control> p<572> c<506> s<571> l<54:8> el<54:25>
                          n<> u<506> t<Event_control> p<507> c<505> l<54:8> el<54:25>
                            n<> u<505> t<Event_expression> p<506> c<500> l<54:11> el<54:24>
                              n<> u<500> t<Edge_Posedge> p<505> s<504> l<54:11> el<54:18>
                              n<> u<504> t<Expression> p<505> c<503> l<54:19> el<54:24>
                                n<> u<503> t<Primary> p<504> c<502> l<54:19> el<54:24>
                                  n<> u<502> t<Primary_literal> p<503> c<501> l<54:19> el<54:24>
                                    n<clock> u<501> t<STRING_CONST> p<502> l<54:19> el<54:24>
                        n<> u<571> t<Statement_or_null> p<572> c<570> l<55:1> el<61:4>
                          n<> u<570> t<Statement> p<571> c<569> l<55:1> el<61:4>
                            n<> u<569> t<Statement_item> p<570> c<568> l<55:1> el<61:4>
                              n<> u<568> t<Seq_block> p<569> c<508> l<55:1> el<61:4>
                                n<FSM_SEQ> u<508> t<STRING_CONST> p<568> s<566> l<55:9> el<55:16>
                                n<> u<566> t<Statement_or_null> p<568> c<565> s<567> l<56:3> el<60:6>
                                  n<> u<565> t<Statement> p<566> c<564> l<56:3> el<60:6>
                                    n<> u<564> t<Statement_item> p<565> c<563> l<56:3> el<60:6>
                                      n<> u<563> t<Conditional_statement> p<564> c<520> l<56:3> el<60:6>
                                        n<> u<520> t<Cond_predicate> p<563> c<519> s<541> l<56:7> el<56:20>
                                          n<> u<519> t<Expression_or_cond_pattern> p<520> c<518> l<56:7> el<56:20>
                                            n<> u<518> t<Expression> p<519> c<512> l<56:7> el<56:20>
                                              n<> u<512> t<Expression> p<518> c<511> s<517> l<56:7> el<56:12>
                                                n<> u<511> t<Primary> p<512> c<510> l<56:7> el<56:12>
                                                  n<> u<510> t<Primary_literal> p<511> c<509> l<56:7> el<56:12>
                                                    n<reset> u<509> t<STRING_CONST> p<510> l<56:7> el<56:12>
                                              n<> u<517> t<BinOp_Equiv> p<518> s<516> l<56:13> el<56:15>
                                              n<> u<516> t<Expression> p<518> c<515> l<56:16> el<56:20>
                                                n<> u<515> t<Primary> p<516> c<514> l<56:16> el<56:20>
                                                  n<> u<514> t<Primary_literal> p<515> c<513> l<56:16> el<56:20>
                                                    n<> u<513> t<Number_1Tickb1> p<514> l<56:16> el<56:20>
                                        n<> u<541> t<Statement_or_null> p<563> c<540> s<562> l<56:22> el<58:6>
                                          n<> u<540> t<Statement> p<541> c<539> l<56:22> el<58:6>
                                            n<> u<539> t<Statement_item> p<540> c<538> l<56:22> el<58:6>
                                              n<> u<538> t<Seq_block> p<539> c<536> l<56:22> el<58:6>
                                                n<> u<536> t<Statement_or_null> p<538> c<535> s<537> l<57:5> el<57:22>
                                                  n<> u<535> t<Statement> p<536> c<534> l<57:5> el<57:22>
                                                    n<> u<534> t<Statement_item> p<535> c<533> l<57:5> el<57:22>
                                                      n<> u<533> t<Nonblocking_assignment> p<534> c<525> l<57:5> el<57:21>
                                                        n<> u<525> t<Variable_lvalue> p<533> c<522> s<528> l<57:5> el<57:10>
                                                          n<> u<522> t<Ps_or_hierarchical_identifier> p<525> c<521> s<524> l<57:5> el<57:10>
                                                            n<state> u<521> t<STRING_CONST> p<522> l<57:5> el<57:10>
                                                          n<> u<524> t<Select> p<525> c<523> l<57:11> el<57:11>
                                                            n<> u<523> t<Bit_select> p<524> l<57:11> el<57:11>
                                                        n<> u<528> t<Delay_or_event_control> p<533> c<527> s<532> l<57:14> el<57:16>
                                                          n<> u<527> t<Delay_control> p<528> c<526> l<57:14> el<57:16>
                                                            n<#1> u<526> t<INT_CONST> p<527> l<57:14> el<57:16>
                                                        n<> u<532> t<Expression> p<533> c<531> l<57:17> el<57:21>
                                                          n<> u<531> t<Primary> p<532> c<530> l<57:17> el<57:21>
                                                            n<> u<530> t<Primary_literal> p<531> c<529> l<57:17> el<57:21>
                                                              n<IDLE> u<529> t<STRING_CONST> p<530> l<57:17> el<57:21>
                                                n<> u<537> t<END> p<538> l<58:3> el<58:6>
                                        n<> u<562> t<Statement_or_null> p<563> c<561> l<58:12> el<60:6>
                                          n<> u<561> t<Statement> p<562> c<560> l<58:12> el<60:6>
                                            n<> u<560> t<Statement_item> p<561> c<559> l<58:12> el<60:6>
                                              n<> u<559> t<Seq_block> p<560> c<557> l<58:12> el<60:6>
                                                n<> u<557> t<Statement_or_null> p<559> c<556> s<558> l<59:5> el<59:28>
                                                  n<> u<556> t<Statement> p<557> c<555> l<59:5> el<59:28>
                                                    n<> u<555> t<Statement_item> p<556> c<554> l<59:5> el<59:28>
                                                      n<> u<554> t<Nonblocking_assignment> p<555> c<546> l<59:5> el<59:27>
                                                        n<> u<546> t<Variable_lvalue> p<554> c<543> s<549> l<59:5> el<59:10>
                                                          n<> u<543> t<Ps_or_hierarchical_identifier> p<546> c<542> s<545> l<59:5> el<59:10>
                                                            n<state> u<542> t<STRING_CONST> p<543> l<59:5> el<59:10>
                                                          n<> u<545> t<Select> p<546> c<544> l<59:11> el<59:11>
                                                            n<> u<544> t<Bit_select> p<545> l<59:11> el<59:11>
                                                        n<> u<549> t<Delay_or_event_control> p<554> c<548> s<553> l<59:14> el<59:16>
                                                          n<> u<548> t<Delay_control> p<549> c<547> l<59:14> el<59:16>
                                                            n<#1> u<547> t<INT_CONST> p<548> l<59:14> el<59:16>
                                                        n<> u<553> t<Expression> p<554> c<552> l<59:17> el<59:27>
                                                          n<> u<552> t<Primary> p<553> c<551> l<59:17> el<59:27>
                                                            n<> u<551> t<Primary_literal> p<552> c<550> l<59:17> el<59:27>
                                                              n<next_state> u<550> t<STRING_CONST> p<551> l<59:17> el<59:27>
                                                n<> u<558> t<END> p<559> l<60:3> el<60:6>
                                n<> u<567> t<END> p<568> l<61:1> el<61:4>
        n<> u<835> t<Module_item> p<837> c<834> s<836> l<63:1> el<89:4>
          n<> u<834> t<Non_port_module_item> p<835> c<833> l<63:1> el<89:4>
            n<> u<833> t<Module_or_generate_item> p<834> c<832> l<63:1> el<89:4>
              n<> u<832> t<Module_common_item> p<833> c<831> l<63:1> el<89:4>
                n<> u<831> t<Always_construct> p<832> c<580> l<63:1> el<89:4>
                  n<> u<580> t<ALWAYS> p<831> s<830> l<63:1> el<63:7>
                  n<> u<830> t<Statement> p<831> c<829> l<63:8> el<89:4>
                    n<> u<829> t<Statement_item> p<830> c<828> l<63:8> el<89:4>
                      n<> u<828> t<Procedural_timing_control_statement> p<829> c<588> l<63:8> el<89:4>
                        n<> u<588> t<Procedural_timing_control> p<828> c<587> s<827> l<63:8> el<63:25>
                          n<> u<587> t<Event_control> p<588> c<586> l<63:8> el<63:25>
                            n<> u<586> t<Event_expression> p<587> c<581> l<63:11> el<63:24>
                              n<> u<581> t<Edge_Posedge> p<586> s<585> l<63:11> el<63:18>
                              n<> u<585> t<Expression> p<586> c<584> l<63:19> el<63:24>
                                n<> u<584> t<Primary> p<585> c<583> l<63:19> el<63:24>
                                  n<> u<583> t<Primary_literal> p<584> c<582> l<63:19> el<63:24>
                                    n<clock> u<582> t<STRING_CONST> p<583> l<63:19> el<63:24>
                        n<> u<827> t<Statement_or_null> p<828> c<826> l<64:1> el<89:4>
                          n<> u<826> t<Statement> p<827> c<825> l<64:1> el<89:4>
                            n<> u<825> t<Statement_item> p<826> c<824> l<64:1> el<89:4>
                              n<> u<824> t<Seq_block> p<825> c<589> l<64:1> el<89:4>
                                n<OUTPUT_LOGIC> u<589> t<STRING_CONST> p<824> s<822> l<64:9> el<64:21>
                                n<> u<822> t<Statement_or_null> p<824> c<821> s<823> l<65:1> el<88:4>
                                  n<> u<821> t<Statement> p<822> c<820> l<65:1> el<88:4>
                                    n<> u<820> t<Statement_item> p<821> c<819> l<65:1> el<88:4>
                                      n<> u<819> t<Conditional_statement> p<820> c<601> l<65:1> el<88:4>
                                        n<> u<601> t<Cond_predicate> p<819> c<600> s<638> l<65:5> el<65:18>
                                          n<> u<600> t<Expression_or_cond_pattern> p<601> c<599> l<65:5> el<65:18>
                                            n<> u<599> t<Expression> p<600> c<593> l<65:5> el<65:18>
                                              n<> u<593> t<Expression> p<599> c<592> s<598> l<65:5> el<65:10>
                                                n<> u<592> t<Primary> p<593> c<591> l<65:5> el<65:10>
                                                  n<> u<591> t<Primary_literal> p<592> c<590> l<65:5> el<65:10>
                                                    n<reset> u<590> t<STRING_CONST> p<591> l<65:5> el<65:10>
                                              n<> u<598> t<BinOp_Equiv> p<599> s<597> l<65:11> el<65:13>
                                              n<> u<597> t<Expression> p<599> c<596> l<65:14> el<65:18>
                                                n<> u<596> t<Primary> p<597> c<595> l<65:14> el<65:18>
                                                  n<> u<595> t<Primary_literal> p<596> c<594> l<65:14> el<65:18>
                                                    n<> u<594> t<Number_1Tickb1> p<595> l<65:14> el<65:18>
                                        n<> u<638> t<Statement_or_null> p<819> c<637> s<818> l<65:20> el<68:4>
                                          n<> u<637> t<Statement> p<638> c<636> l<65:20> el<68:4>
                                            n<> u<636> t<Statement_item> p<637> c<635> l<65:20> el<68:4>
                                              n<> u<635> t<Seq_block> p<636> c<617> l<65:20> el<68:4>
                                                n<> u<617> t<Statement_or_null> p<635> c<616> s<633> l<66:3> el<66:20>
                                                  n<> u<616> t<Statement> p<617> c<615> l<66:3> el<66:20>
                                                    n<> u<615> t<Statement_item> p<616> c<614> l<66:3> el<66:20>
                                                      n<> u<614> t<Nonblocking_assignment> p<615> c<606> l<66:3> el<66:19>
                                                        n<> u<606> t<Variable_lvalue> p<614> c<603> s<609> l<66:3> el<66:8>
                                                          n<> u<603> t<Ps_or_hierarchical_identifier> p<606> c<602> s<605> l<66:3> el<66:8>
                                                            n<gnt_0> u<602> t<STRING_CONST> p<603> l<66:3> el<66:8>
                                                          n<> u<605> t<Select> p<606> c<604> l<66:9> el<66:9>
                                                            n<> u<604> t<Bit_select> p<605> l<66:9> el<66:9>
                                                        n<> u<609> t<Delay_or_event_control> p<614> c<608> s<613> l<66:12> el<66:14>
                                                          n<> u<608> t<Delay_control> p<609> c<607> l<66:12> el<66:14>
                                                            n<#1> u<607> t<INT_CONST> p<608> l<66:12> el<66:14>
                                                        n<> u<613> t<Expression> p<614> c<612> l<66:15> el<66:19>
                                                          n<> u<612> t<Primary> p<613> c<611> l<66:15> el<66:19>
                                                            n<> u<611> t<Primary_literal> p<612> c<610> l<66:15> el<66:19>
                                                              n<> u<610> t<Number_1Tickb0> p<611> l<66:15> el<66:19>
                                                n<> u<633> t<Statement_or_null> p<635> c<632> s<634> l<67:3> el<67:20>
                                                  n<> u<632> t<Statement> p<633> c<631> l<67:3> el<67:20>
                                                    n<> u<631> t<Statement_item> p<632> c<630> l<67:3> el<67:20>
                                                      n<> u<630> t<Nonblocking_assignment> p<631> c<622> l<67:3> el<67:19>
                                                        n<> u<622> t<Variable_lvalue> p<630> c<619> s<625> l<67:3> el<67:8>
                                                          n<> u<619> t<Ps_or_hierarchical_identifier> p<622> c<618> s<621> l<67:3> el<67:8>
                                                            n<gnt_1> u<618> t<STRING_CONST> p<619> l<67:3> el<67:8>
                                                          n<> u<621> t<Select> p<622> c<620> l<67:9> el<67:9>
                                                            n<> u<620> t<Bit_select> p<621> l<67:9> el<67:9>
                                                        n<> u<625> t<Delay_or_event_control> p<630> c<624> s<629> l<67:12> el<67:14>
                                                          n<> u<624> t<Delay_control> p<625> c<623> l<67:12> el<67:14>
                                                            n<#1> u<623> t<INT_CONST> p<624> l<67:12> el<67:14>
                                                        n<> u<629> t<Expression> p<630> c<628> l<67:15> el<67:19>
                                                          n<> u<628> t<Primary> p<629> c<627> l<67:15> el<67:19>
                                                            n<> u<627> t<Primary_literal> p<628> c<626> l<67:15> el<67:19>
                                                              n<> u<626> t<Number_1Tickb0> p<627> l<67:15> el<67:19>
                                                n<> u<634> t<END> p<635> l<68:1> el<68:4>
                                        n<> u<818> t<Statement_or_null> p<819> c<817> l<69:6> el<88:4>
                                          n<> u<817> t<Statement> p<818> c<816> l<69:6> el<88:4>
                                            n<> u<816> t<Statement_item> p<817> c<815> l<69:6> el<88:4>
                                              n<> u<815> t<Seq_block> p<816> c<813> l<69:6> el<88:4>
                                                n<> u<813> t<Statement_or_null> p<815> c<812> s<814> l<70:3> el<87:10>
                                                  n<> u<812> t<Statement> p<813> c<811> l<70:3> el<87:10>
                                                    n<> u<811> t<Statement_item> p<812> c<810> l<70:3> el<87:10>
                                                      n<> u<810> t<Case_statement> p<811> c<640> l<70:3> el<87:10>
                                                        n<> u<640> t<Case_keyword> p<810> c<639> s<644> l<70:3> el<70:7>
                                                          n<> u<639> t<CASE> p<640> l<70:3> el<70:7>
                                                        n<> u<644> t<Expression> p<810> c<643> s<686> l<70:8> el<70:13>
                                                          n<> u<643> t<Primary> p<644> c<642> l<70:8> el<70:13>
                                                            n<> u<642> t<Primary_literal> p<643> c<641> l<70:8> el<70:13>
                                                              n<state> u<641> t<STRING_CONST> p<642> l<70:8> el<70:13>
                                                        n<> u<686> t<Case_item> p<810> c<648> s<728> l<71:5> el<74:19>
                                                          n<> u<648> t<Expression> p<686> c<647> s<685> l<71:5> el<71:9>
                                                            n<> u<647> t<Primary> p<648> c<646> l<71:5> el<71:9>
                                                              n<> u<646> t<Primary_literal> p<647> c<645> l<71:5> el<71:9>
                                                                n<IDLE> u<645> t<STRING_CONST> p<646> l<71:5> el<71:9>
                                                          n<> u<685> t<Statement_or_null> p<686> c<684> l<71:12> el<74:19>
                                                            n<> u<684> t<Statement> p<685> c<683> l<71:12> el<74:19>
                                                              n<> u<683> t<Statement_item> p<684> c<682> l<71:12> el<74:19>
                                                                n<> u<682> t<Seq_block> p<683> c<664> l<71:12> el<74:19>
                                                                  n<> u<664> t<Statement_or_null> p<682> c<663> s<680> l<72:19> el<72:36>
                                                                    n<> u<663> t<Statement> p<664> c<662> l<72:19> el<72:36>
                                                                      n<> u<662> t<Statement_item> p<663> c<661> l<72:19> el<72:36>
                                                                        n<> u<661> t<Nonblocking_assignment> p<662> c<653> l<72:19> el<72:35>
                                                                          n<> u<653> t<Variable_lvalue> p<661> c<650> s<656> l<72:19> el<72:24>
                                                                            n<> u<650> t<Ps_or_hierarchical_identifier> p<653> c<649> s<652> l<72:19> el<72:24>
                                                                              n<gnt_0> u<649> t<STRING_CONST> p<650> l<72:19> el<72:24>
                                                                            n<> u<652> t<Select> p<653> c<651> l<72:25> el<72:25>
                                                                              n<> u<651> t<Bit_select> p<652> l<72:25> el<72:25>
                                                                          n<> u<656> t<Delay_or_event_control> p<661> c<655> s<660> l<72:28> el<72:30>
                                                                            n<> u<655> t<Delay_control> p<656> c<654> l<72:28> el<72:30>
                                                                              n<#1> u<654> t<INT_CONST> p<655> l<72:28> el<72:30>
                                                                          n<> u<660> t<Expression> p<661> c<659> l<72:31> el<72:35>
                                                                            n<> u<659> t<Primary> p<660> c<658> l<72:31> el<72:35>
                                                                              n<> u<658> t<Primary_literal> p<659> c<657> l<72:31> el<72:35>
                                                                                n<> u<657> t<Number_1Tickb0> p<658> l<72:31> el<72:35>
                                                                  n<> u<680> t<Statement_or_null> p<682> c<679> s<681> l<73:19> el<73:36>
                                                                    n<> u<679> t<Statement> p<680> c<678> l<73:19> el<73:36>
                                                                      n<> u<678> t<Statement_item> p<679> c<677> l<73:19> el<73:36>
                                                                        n<> u<677> t<Nonblocking_assignment> p<678> c<669> l<73:19> el<73:35>
                                                                          n<> u<669> t<Variable_lvalue> p<677> c<666> s<672> l<73:19> el<73:24>
                                                                            n<> u<666> t<Ps_or_hierarchical_identifier> p<669> c<665> s<668> l<73:19> el<73:24>
                                                                              n<gnt_1> u<665> t<STRING_CONST> p<666> l<73:19> el<73:24>
                                                                            n<> u<668> t<Select> p<669> c<667> l<73:25> el<73:25>
                                                                              n<> u<667> t<Bit_select> p<668> l<73:25> el<73:25>
                                                                          n<> u<672> t<Delay_or_event_control> p<677> c<671> s<676> l<73:28> el<73:30>
                                                                            n<> u<671> t<Delay_control> p<672> c<670> l<73:28> el<73:30>
                                                                              n<#1> u<670> t<INT_CONST> p<671> l<73:28> el<73:30>
                                                                          n<> u<676> t<Expression> p<677> c<675> l<73:31> el<73:35>
                                                                            n<> u<675> t<Primary> p<676> c<674> l<73:31> el<73:35>
                                                                              n<> u<674> t<Primary_literal> p<675> c<673> l<73:31> el<73:35>
                                                                                n<> u<673> t<Number_1Tickb0> p<674> l<73:31> el<73:35>
                                                                  n<> u<681> t<END> p<682> l<74:16> el<74:19>
                                                        n<> u<728> t<Case_item> p<810> c<690> s<770> l<75:4> el<78:20>
                                                          n<> u<690> t<Expression> p<728> c<689> s<727> l<75:4> el<75:8>
                                                            n<> u<689> t<Primary> p<690> c<688> l<75:4> el<75:8>
                                                              n<> u<688> t<Primary_literal> p<689> c<687> l<75:4> el<75:8>
                                                                n<GNT0> u<687> t<STRING_CONST> p<688> l<75:4> el<75:8>
                                                          n<> u<727> t<Statement_or_null> p<728> c<726> l<75:11> el<78:20>
                                                            n<> u<726> t<Statement> p<727> c<725> l<75:11> el<78:20>
                                                              n<> u<725> t<Statement_item> p<726> c<724> l<75:11> el<78:20>
                                                                n<> u<724> t<Seq_block> p<725> c<706> l<75:11> el<78:20>
                                                                  n<> u<706> t<Statement_or_null> p<724> c<705> s<722> l<76:20> el<76:37>
                                                                    n<> u<705> t<Statement> p<706> c<704> l<76:20> el<76:37>
                                                                      n<> u<704> t<Statement_item> p<705> c<703> l<76:20> el<76:37>
                                                                        n<> u<703> t<Nonblocking_assignment> p<704> c<695> l<76:20> el<76:36>
                                                                          n<> u<695> t<Variable_lvalue> p<703> c<692> s<698> l<76:20> el<76:25>
                                                                            n<> u<692> t<Ps_or_hierarchical_identifier> p<695> c<691> s<694> l<76:20> el<76:25>
                                                                              n<gnt_0> u<691> t<STRING_CONST> p<692> l<76:20> el<76:25>
                                                                            n<> u<694> t<Select> p<695> c<693> l<76:26> el<76:26>
                                                                              n<> u<693> t<Bit_select> p<694> l<76:26> el<76:26>
                                                                          n<> u<698> t<Delay_or_event_control> p<703> c<697> s<702> l<76:29> el<76:31>
                                                                            n<> u<697> t<Delay_control> p<698> c<696> l<76:29> el<76:31>
                                                                              n<#1> u<696> t<INT_CONST> p<697> l<76:29> el<76:31>
                                                                          n<> u<702> t<Expression> p<703> c<701> l<76:32> el<76:36>
                                                                            n<> u<701> t<Primary> p<702> c<700> l<76:32> el<76:36>
                                                                              n<> u<700> t<Primary_literal> p<701> c<699> l<76:32> el<76:36>
                                                                                n<> u<699> t<Number_1Tickb1> p<700> l<76:32> el<76:36>
                                                                  n<> u<722> t<Statement_or_null> p<724> c<721> s<723> l<77:20> el<77:37>
                                                                    n<> u<721> t<Statement> p<722> c<720> l<77:20> el<77:37>
                                                                      n<> u<720> t<Statement_item> p<721> c<719> l<77:20> el<77:37>
                                                                        n<> u<719> t<Nonblocking_assignment> p<720> c<711> l<77:20> el<77:36>
                                                                          n<> u<711> t<Variable_lvalue> p<719> c<708> s<714> l<77:20> el<77:25>
                                                                            n<> u<708> t<Ps_or_hierarchical_identifier> p<711> c<707> s<710> l<77:20> el<77:25>
                                                                              n<gnt_1> u<707> t<STRING_CONST> p<708> l<77:20> el<77:25>
                                                                            n<> u<710> t<Select> p<711> c<709> l<77:26> el<77:26>
                                                                              n<> u<709> t<Bit_select> p<710> l<77:26> el<77:26>
                                                                          n<> u<714> t<Delay_or_event_control> p<719> c<713> s<718> l<77:29> el<77:31>
                                                                            n<> u<713> t<Delay_control> p<714> c<712> l<77:29> el<77:31>
                                                                              n<#1> u<712> t<INT_CONST> p<713> l<77:29> el<77:31>
                                                                          n<> u<718> t<Expression> p<719> c<717> l<77:32> el<77:36>
                                                                            n<> u<717> t<Primary> p<718> c<716> l<77:32> el<77:36>
                                                                              n<> u<716> t<Primary_literal> p<717> c<715> l<77:32> el<77:36>
                                                                                n<> u<715> t<Number_1Tickb0> p<716> l<77:32> el<77:36>
                                                                  n<> u<723> t<END> p<724> l<78:17> el<78:20>
                                                        n<> u<770> t<Case_item> p<810> c<732> s<808> l<79:4> el<82:20>
                                                          n<> u<732> t<Expression> p<770> c<731> s<769> l<79:4> el<79:8>
                                                            n<> u<731> t<Primary> p<732> c<730> l<79:4> el<79:8>
                                                              n<> u<730> t<Primary_literal> p<731> c<729> l<79:4> el<79:8>
                                                                n<GNT1> u<729> t<STRING_CONST> p<730> l<79:4> el<79:8>
                                                          n<> u<769> t<Statement_or_null> p<770> c<768> l<79:11> el<82:20>
                                                            n<> u<768> t<Statement> p<769> c<767> l<79:11> el<82:20>
                                                              n<> u<767> t<Statement_item> p<768> c<766> l<79:11> el<82:20>
                                                                n<> u<766> t<Seq_block> p<767> c<748> l<79:11> el<82:20>
                                                                  n<> u<748> t<Statement_or_null> p<766> c<747> s<764> l<80:20> el<80:37>
                                                                    n<> u<747> t<Statement> p<748> c<746> l<80:20> el<80:37>
                                                                      n<> u<746> t<Statement_item> p<747> c<745> l<80:20> el<80:37>
                                                                        n<> u<745> t<Nonblocking_assignment> p<746> c<737> l<80:20> el<80:36>
                                                                          n<> u<737> t<Variable_lvalue> p<745> c<734> s<740> l<80:20> el<80:25>
                                                                            n<> u<734> t<Ps_or_hierarchical_identifier> p<737> c<733> s<736> l<80:20> el<80:25>
                                                                              n<gnt_0> u<733> t<STRING_CONST> p<734> l<80:20> el<80:25>
                                                                            n<> u<736> t<Select> p<737> c<735> l<80:26> el<80:26>
                                                                              n<> u<735> t<Bit_select> p<736> l<80:26> el<80:26>
                                                                          n<> u<740> t<Delay_or_event_control> p<745> c<739> s<744> l<80:29> el<80:31>
                                                                            n<> u<739> t<Delay_control> p<740> c<738> l<80:29> el<80:31>
                                                                              n<#1> u<738> t<INT_CONST> p<739> l<80:29> el<80:31>
                                                                          n<> u<744> t<Expression> p<745> c<743> l<80:32> el<80:36>
                                                                            n<> u<743> t<Primary> p<744> c<742> l<80:32> el<80:36>
                                                                              n<> u<742> t<Primary_literal> p<743> c<741> l<80:32> el<80:36>
                                                                                n<> u<741> t<Number_1Tickb0> p<742> l<80:32> el<80:36>
                                                                  n<> u<764> t<Statement_or_null> p<766> c<763> s<765> l<81:20> el<81:37>
                                                                    n<> u<763> t<Statement> p<764> c<762> l<81:20> el<81:37>
                                                                      n<> u<762> t<Statement_item> p<763> c<761> l<81:20> el<81:37>
                                                                        n<> u<761> t<Nonblocking_assignment> p<762> c<753> l<81:20> el<81:36>
                                                                          n<> u<753> t<Variable_lvalue> p<761> c<750> s<756> l<81:20> el<81:25>
                                                                            n<> u<750> t<Ps_or_hierarchical_identifier> p<753> c<749> s<752> l<81:20> el<81:25>
                                                                              n<gnt_1> u<749> t<STRING_CONST> p<750> l<81:20> el<81:25>
                                                                            n<> u<752> t<Select> p<753> c<751> l<81:26> el<81:26>
                                                                              n<> u<751> t<Bit_select> p<752> l<81:26> el<81:26>
                                                                          n<> u<756> t<Delay_or_event_control> p<761> c<755> s<760> l<81:29> el<81:31>
                                                                            n<> u<755> t<Delay_control> p<756> c<754> l<81:29> el<81:31>
                                                                              n<#1> u<754> t<INT_CONST> p<755> l<81:29> el<81:31>
                                                                          n<> u<760> t<Expression> p<761> c<759> l<81:32> el<81:36>
                                                                            n<> u<759> t<Primary> p<760> c<758> l<81:32> el<81:36>
                                                                              n<> u<758> t<Primary_literal> p<759> c<757> l<81:32> el<81:36>
                                                                                n<> u<757> t<Number_1Tickb1> p<758> l<81:32> el<81:36>
                                                                  n<> u<765> t<END> p<766> l<82:17> el<82:20>
                                                        n<> u<808> t<Case_item> p<810> c<807> s<809> l<83:4> el<86:22>
                                                          n<> u<807> t<Statement_or_null> p<808> c<806> l<83:14> el<86:22>
                                                            n<> u<806> t<Statement> p<807> c<805> l<83:14> el<86:22>
                                                              n<> u<805> t<Statement_item> p<806> c<804> l<83:14> el<86:22>
                                                                n<> u<804> t<Seq_block> p<805> c<786> l<83:14> el<86:22>
                                                                  n<> u<786> t<Statement_or_null> p<804> c<785> s<802> l<84:21> el<84:38>
                                                                    n<> u<785> t<Statement> p<786> c<784> l<84:21> el<84:38>
                                                                      n<> u<784> t<Statement_item> p<785> c<783> l<84:21> el<84:38>
                                                                        n<> u<783> t<Nonblocking_assignment> p<784> c<775> l<84:21> el<84:37>
                                                                          n<> u<775> t<Variable_lvalue> p<783> c<772> s<778> l<84:21> el<84:26>
                                                                            n<> u<772> t<Ps_or_hierarchical_identifier> p<775> c<771> s<774> l<84:21> el<84:26>
                                                                              n<gnt_0> u<771> t<STRING_CONST> p<772> l<84:21> el<84:26>
                                                                            n<> u<774> t<Select> p<775> c<773> l<84:27> el<84:27>
                                                                              n<> u<773> t<Bit_select> p<774> l<84:27> el<84:27>
                                                                          n<> u<778> t<Delay_or_event_control> p<783> c<777> s<782> l<84:30> el<84:32>
                                                                            n<> u<777> t<Delay_control> p<778> c<776> l<84:30> el<84:32>
                                                                              n<#1> u<776> t<INT_CONST> p<777> l<84:30> el<84:32>
                                                                          n<> u<782> t<Expression> p<783> c<781> l<84:33> el<84:37>
                                                                            n<> u<781> t<Primary> p<782> c<780> l<84:33> el<84:37>
                                                                              n<> u<780> t<Primary_literal> p<781> c<779> l<84:33> el<84:37>
                                                                                n<> u<779> t<Number_1Tickb0> p<780> l<84:33> el<84:37>
                                                                  n<> u<802> t<Statement_or_null> p<804> c<801> s<803> l<85:21> el<85:38>
                                                                    n<> u<801> t<Statement> p<802> c<800> l<85:21> el<85:38>
                                                                      n<> u<800> t<Statement_item> p<801> c<799> l<85:21> el<85:38>
                                                                        n<> u<799> t<Nonblocking_assignment> p<800> c<791> l<85:21> el<85:37>
                                                                          n<> u<791> t<Variable_lvalue> p<799> c<788> s<794> l<85:21> el<85:26>
                                                                            n<> u<788> t<Ps_or_hierarchical_identifier> p<791> c<787> s<790> l<85:21> el<85:26>
                                                                              n<gnt_1> u<787> t<STRING_CONST> p<788> l<85:21> el<85:26>
                                                                            n<> u<790> t<Select> p<791> c<789> l<85:27> el<85:27>
                                                                              n<> u<789> t<Bit_select> p<790> l<85:27> el<85:27>
                                                                          n<> u<794> t<Delay_or_event_control> p<799> c<793> s<798> l<85:30> el<85:32>
                                                                            n<> u<793> t<Delay_control> p<794> c<792> l<85:30> el<85:32>
                                                                              n<#1> u<792> t<INT_CONST> p<793> l<85:30> el<85:32>
                                                                          n<> u<798> t<Expression> p<799> c<797> l<85:33> el<85:37>
                                                                            n<> u<797> t<Primary> p<798> c<796> l<85:33> el<85:37>
                                                                              n<> u<796> t<Primary_literal> p<797> c<795> l<85:33> el<85:37>
                                                                                n<> u<795> t<Number_1Tickb0> p<796> l<85:33> el<85:37>
                                                                  n<> u<803> t<END> p<804> l<86:19> el<86:22>
                                                        n<> u<809> t<ENDCASE> p<810> l<87:3> el<87:10>
                                                n<> u<814> t<END> p<815> l<88:1> el<88:4>
                                n<> u<823> t<END> p<824> l<89:1> el<89:4>
        n<> u<836> t<ENDMODULE> p<837> l<91:1> el<91:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/FSM2Always/top.sv:6:1: No timescale set for "fsm_using_always".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/FSM2Always/top.sv:6:1: Compile module "work@fsm_using_always".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 3
Assignment                                            21
Begin                                                 18
CaseItem                                               8
CaseStmt                                               2
ClassDefn                                              8
ClassTypespec                                          8
Constant                                              30
DelayControl                                          12
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
EventControl                                           3
Function                                               9
IODecl                                                11
Identifier                                            32
IfElse                                                 6
IntTypespec                                            9
LogicTypespec                                          9
Module                                                 1
ModuleTypespec                                         1
Net                                                   14
Operation                                             12
Package                                                1
ParamAssign                                            4
Parameter                                              4
Port                                                   6
Range                                                  2
RefObj                                                52
RefTypespec                                           21
SourceFile                                             1
Task                                                   9
TypedefTypespec                                        1
UnsupportedTypespec                                    1
------------------------------------------------------------
Total:                                               326
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/FSM2Always/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (top.sv), file:${SURELOG_DIR}/tests/FSM2Always/top.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top.sv
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (builtin)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (array)
      |vpiParent:
      \_ClassDefn: (builtin::array)
      |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (queue)
      |vpiParent:
      \_ClassDefn: (builtin::queue)
      |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (string)
      |vpiParent:
      \_ClassDefn: (builtin::string)
      |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (system)
      |vpiParent:
      \_ClassDefn: (builtin::system)
      |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (any_sverilog_class)
      |vpiParent:
      \_ClassDefn: (builtin::any_sverilog_class)
      |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (mailbox)
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:1:3, endln:27:11
      |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiName:new
      |vpiFullName:builtin::mailbox::new
      |vpiTypedef:
      \_IntTypespec: , line:3:19, endln:3:22
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:3:19, endln:3:22
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:3:23, endln:3:28
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiDirection:1
        |vpiName:bound
        |vpiExpr:
        \_Constant: , line:3:31, endln:3:32
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::mailbox::new::bound), line:3:19, endln:3:22
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiFullName:builtin::mailbox::new::bound
          |vpiActual:
          \_IntTypespec: , line:3:19, endln:3:22
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (num)
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (peek)
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_peek)
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (process)
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:30:3, endln:52:11
      |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (self)
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process)
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (status)
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (kill)
        |vpiParent:
        \_Task: (builtin::process::kill), line:40:5, endln:41:12
        |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (await)
        |vpiParent:
        \_Task: (builtin::process::await), line:43:5, endln:44:12
        |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (suspend)
        |vpiParent:
        \_Task: (builtin::process::suspend), line:46:5, endln:47:12
        |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (resume)
        |vpiParent:
        \_Task: (builtin::process::resume), line:49:5, endln:50:12
        |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (state)
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (semaphore)
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:55:3, endln:69:11
      |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiName:new
      |vpiFullName:builtin::semaphore::new
      |vpiTypedef:
      \_IntTypespec: , line:57:18, endln:57:21
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:57:18, endln:57:21
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:57:22, endln:57:30
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:57:33, endln:57:34
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::new::keyCount), line:57:18, endln:57:21
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiFullName:builtin::semaphore::new::keyCount
          |vpiActual:
          \_IntTypespec: , line:57:18, endln:57:21
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:14, endln:66:17
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiTypedef:
  \_ClassTypespec: (array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiClassDefn:
    \_ClassDefn: (builtin::array)
  |vpiTypedef:
  \_ClassTypespec: (queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiClassDefn:
    \_ClassDefn: (builtin::queue)
  |vpiTypedef:
  \_ClassTypespec: (string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiClassDefn:
    \_ClassDefn: (builtin::string)
  |vpiTypedef:
  \_ClassTypespec: (system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiClassDefn:
    \_ClassDefn: (builtin::system)
  |vpiTypedef:
  \_ClassTypespec: (any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiClassDefn:
    \_ClassDefn: (builtin::any_sverilog_class)
  |vpiTypedef:
  \_ClassTypespec: (mailbox)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiClassDefn:
    \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:1:3, endln:27:11
  |vpiTypedef:
  \_ClassTypespec: (process)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiClassDefn:
    \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:30:3, endln:52:11
  |vpiTypedef:
  \_ClassTypespec: (semaphore)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiClassDefn:
    \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassTypespec: (array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassTypespec: (queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassTypespec: (string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassTypespec: (system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassTypespec: (any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassTypespec: (mailbox)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassTypespec: (process)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassTypespec: (semaphore)
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/FSM2Always/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@fsm_using_always)
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiName:work@fsm_using_always
  |vpiParameter:
  \_Parameter: (work@fsm_using_always.SIZE), line:23:11, endln:23:19
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |UINT:3
    |vpiName:SIZE
    |vpiFullName:work@fsm_using_always.SIZE
  |vpiParameter:
  \_Parameter: (work@fsm_using_always.IDLE), line:24:11, endln:24:25
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |BIN:001
    |vpiName:IDLE
    |vpiFullName:work@fsm_using_always.IDLE
  |vpiParameter:
  \_Parameter: (work@fsm_using_always.GNT0), line:24:26, endln:24:39
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |BIN:010
    |vpiName:GNT0
    |vpiFullName:work@fsm_using_always.GNT0
  |vpiParameter:
  \_Parameter: (work@fsm_using_always.GNT1), line:24:40, endln:24:53
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |BIN:100
    |vpiName:GNT1
    |vpiFullName:work@fsm_using_always.GNT1
  |vpiParamAssign:
  \_ParamAssign: , line:23:11, endln:23:19
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiRhs:
    \_Constant: , line:23:18, endln:23:19
      |vpiParent:
      \_ParamAssign: , line:23:11, endln:23:19
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@fsm_using_always.SIZE), line:23:11, endln:23:19
  |vpiParamAssign:
  \_ParamAssign: , line:24:11, endln:24:25
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiRhs:
    \_Constant: , line:24:19, endln:24:25
      |vpiParent:
      \_ParamAssign: , line:24:11, endln:24:25
      |vpiDecompile:3'b001
      |vpiSize:3
      |BIN:001
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@fsm_using_always.IDLE), line:24:11, endln:24:25
  |vpiParamAssign:
  \_ParamAssign: , line:24:26, endln:24:39
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiRhs:
    \_Constant: , line:24:33, endln:24:39
      |vpiParent:
      \_ParamAssign: , line:24:26, endln:24:39
      |vpiDecompile:3'b010
      |vpiSize:3
      |BIN:010
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@fsm_using_always.GNT0), line:24:26, endln:24:39
  |vpiParamAssign:
  \_ParamAssign: , line:24:40, endln:24:53
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiRhs:
    \_Constant: , line:24:47, endln:24:53
      |vpiParent:
      \_ParamAssign: , line:24:40, endln:24:53
      |vpiDecompile:3'b100
      |vpiSize:3
      |BIN:100
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@fsm_using_always.GNT1), line:24:40, endln:24:53
  |vpiTypedef:
  \_LogicTypespec: , line:19:1, endln:19:5
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
  |vpiTypedef:
  \_LogicTypespec: , line:26:1, endln:26:4
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiRange:
    \_Range: , line:26:7, endln:26:17
      |vpiParent:
      \_LogicTypespec: , line:26:1, endln:26:4
      |vpiLeftRange:
      \_Operation: , line:26:8, endln:26:14
        |vpiParent:
        \_Range: , line:26:7, endln:26:17
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@fsm_using_always.SIZE), line:26:8, endln:26:12
          |vpiParent:
          \_Operation: , line:26:8, endln:26:14
          |vpiName:SIZE
          |vpiFullName:work@fsm_using_always.SIZE
          |vpiActual:
          \_Parameter: (work@fsm_using_always.SIZE), line:23:11, endln:23:19
        |vpiOperand:
        \_Constant: , line:26:13, endln:26:14
          |vpiParent:
          \_Operation: , line:26:8, endln:26:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:26:15, endln:26:16
        |vpiParent:
        \_Range: , line:26:7, endln:26:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_Net: (work@fsm_using_always.clock), line:7:1, endln:7:6
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiName:clock
    |vpiFullName:work@fsm_using_always.clock
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@fsm_using_always.reset), line:8:1, endln:8:6
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiName:reset
    |vpiFullName:work@fsm_using_always.reset
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@fsm_using_always.req_0), line:9:1, endln:9:6
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiName:req_0
    |vpiFullName:work@fsm_using_always.req_0
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@fsm_using_always.req_1), line:10:1, endln:10:6
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiName:req_1
    |vpiFullName:work@fsm_using_always.req_1
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@fsm_using_always.gnt_0), line:11:1, endln:11:6
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiName:gnt_0
    |vpiFullName:work@fsm_using_always.gnt_0
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@fsm_using_always.gnt_1), line:12:1, endln:12:6
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiName:gnt_1
    |vpiFullName:work@fsm_using_always.gnt_1
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:19:1, endln:19:5
  |vpiImportTypespec:
  \_Net: (work@fsm_using_always.clock), line:19:9, endln:19:14
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_always.clock), line:19:1, endln:19:5
      |vpiParent:
      \_Net: (work@fsm_using_always.clock), line:19:9, endln:19:14
      |vpiFullName:work@fsm_using_always.clock
      |vpiActual:
      \_LogicTypespec: , line:19:1, endln:19:5
    |vpiName:clock
    |vpiFullName:work@fsm_using_always.clock
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@fsm_using_always.reset), line:19:15, endln:19:20
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_always.reset), line:19:1, endln:19:5
      |vpiParent:
      \_Net: (work@fsm_using_always.reset), line:19:15, endln:19:20
      |vpiFullName:work@fsm_using_always.reset
      |vpiActual:
      \_LogicTypespec: , line:19:1, endln:19:5
    |vpiName:reset
    |vpiFullName:work@fsm_using_always.reset
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@fsm_using_always.req_0), line:19:21, endln:19:26
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_always.req_0), line:19:1, endln:19:5
      |vpiParent:
      \_Net: (work@fsm_using_always.req_0), line:19:21, endln:19:26
      |vpiFullName:work@fsm_using_always.req_0
      |vpiActual:
      \_LogicTypespec: , line:19:1, endln:19:5
    |vpiName:req_0
    |vpiFullName:work@fsm_using_always.req_0
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@fsm_using_always.req_1), line:19:27, endln:19:32
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_always.req_1), line:19:1, endln:19:5
      |vpiParent:
      \_Net: (work@fsm_using_always.req_1), line:19:27, endln:19:32
      |vpiFullName:work@fsm_using_always.req_1
      |vpiActual:
      \_LogicTypespec: , line:19:1, endln:19:5
    |vpiName:req_1
    |vpiFullName:work@fsm_using_always.req_1
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@fsm_using_always.gnt_0), line:21:9, endln:21:14
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_always.gnt_0), line:21:1, endln:21:4
      |vpiParent:
      \_Net: (work@fsm_using_always.gnt_0), line:21:9, endln:21:14
      |vpiFullName:work@fsm_using_always.gnt_0
      |vpiActual:
      \_LogicTypespec: , line:19:1, endln:19:5
    |vpiName:gnt_0
    |vpiFullName:work@fsm_using_always.gnt_0
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@fsm_using_always.gnt_1), line:21:15, endln:21:20
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_always.gnt_1), line:21:1, endln:21:4
      |vpiParent:
      \_Net: (work@fsm_using_always.gnt_1), line:21:15, endln:21:20
      |vpiFullName:work@fsm_using_always.gnt_1
      |vpiActual:
      \_LogicTypespec: , line:19:1, endln:19:5
    |vpiName:gnt_1
    |vpiFullName:work@fsm_using_always.gnt_1
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:26:1, endln:26:4
  |vpiImportTypespec:
  \_Net: (work@fsm_using_always.state), line:26:27, endln:26:32
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_always.state), line:26:1, endln:26:17
      |vpiParent:
      \_Net: (work@fsm_using_always.state), line:26:27, endln:26:32
      |vpiFullName:work@fsm_using_always.state
      |vpiActual:
      \_LogicTypespec: , line:26:1, endln:26:4
    |vpiName:state
    |vpiFullName:work@fsm_using_always.state
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@fsm_using_always.next_state), line:27:27, endln:27:37
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiTypespec:
    \_RefTypespec: (work@fsm_using_always.next_state), line:27:1, endln:27:17
      |vpiParent:
      \_Net: (work@fsm_using_always.next_state), line:27:27, endln:27:37
      |vpiFullName:work@fsm_using_always.next_state
      |vpiActual:
      \_LogicTypespec: , line:26:1, endln:26:4
    |vpiName:next_state
    |vpiFullName:work@fsm_using_always.next_state
    |vpiNetType:48
  |vpiDefName:work@fsm_using_always
  |vpiNet:
  \_Net: (work@fsm_using_always.clock), line:7:1, endln:7:6
  |vpiNet:
  \_Net: (work@fsm_using_always.reset), line:8:1, endln:8:6
  |vpiNet:
  \_Net: (work@fsm_using_always.req_0), line:9:1, endln:9:6
  |vpiNet:
  \_Net: (work@fsm_using_always.req_1), line:10:1, endln:10:6
  |vpiNet:
  \_Net: (work@fsm_using_always.gnt_0), line:11:1, endln:11:6
  |vpiNet:
  \_Net: (work@fsm_using_always.gnt_1), line:12:1, endln:12:6
  |vpiNet:
  \_Net: (work@fsm_using_always.clock), line:19:9, endln:19:14
  |vpiNet:
  \_Net: (work@fsm_using_always.reset), line:19:15, endln:19:20
  |vpiNet:
  \_Net: (work@fsm_using_always.req_0), line:19:21, endln:19:26
  |vpiNet:
  \_Net: (work@fsm_using_always.req_1), line:19:27, endln:19:32
  |vpiNet:
  \_Net: (work@fsm_using_always.gnt_0), line:21:9, endln:21:14
  |vpiNet:
  \_Net: (work@fsm_using_always.gnt_1), line:21:15, endln:21:20
  |vpiNet:
  \_Net: (work@fsm_using_always.state), line:26:27, endln:26:32
  |vpiNet:
  \_Net: (work@fsm_using_always.next_state), line:27:27, endln:27:37
  |vpiPort:
  \_Port: (clock), line:7:1, endln:7:6
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiName:clock
    |vpiDirection:1
  |vpiPort:
  \_Port: (reset), line:8:1, endln:8:6
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiName:reset
    |vpiDirection:1
  |vpiPort:
  \_Port: (req_0), line:9:1, endln:9:6
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiName:req_0
    |vpiDirection:1
  |vpiPort:
  \_Port: (req_1), line:10:1, endln:10:6
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiName:req_1
    |vpiDirection:1
  |vpiPort:
  \_Port: (gnt_0), line:11:1, endln:11:6
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiName:gnt_0
    |vpiDirection:2
  |vpiPort:
  \_Port: (gnt_1), line:12:1, endln:12:6
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiName:gnt_1
    |vpiDirection:2
  |vpiProcess:
  \_Always: , line:29:1, endln:52:4
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiStmt:
    \_EventControl: , line:29:8, endln:29:35
      |vpiParent:
      \_Always: , line:29:1, endln:52:4
      |vpiCondition:
      \_Operation: , line:29:11, endln:29:34
        |vpiParent:
        \_EventControl: , line:29:8, endln:29:35
        |vpiOpType:35
        |vpiOperand:
        \_Operation: , line:29:11, endln:29:25
          |vpiParent:
          \_Operation: , line:29:11, endln:29:34
          |vpiOpType:35
          |vpiOperand:
          \_RefObj: (work@fsm_using_always.state), line:29:11, endln:29:16
            |vpiParent:
            \_Operation: , line:29:11, endln:29:25
            |vpiName:state
            |vpiFullName:work@fsm_using_always.state
            |vpiActual:
            \_Net: (work@fsm_using_always.state), line:26:27, endln:26:32
          |vpiOperand:
          \_RefObj: (work@fsm_using_always.req_0), line:29:20, endln:29:25
            |vpiParent:
            \_Operation: , line:29:11, endln:29:25
            |vpiName:req_0
            |vpiFullName:work@fsm_using_always.req_0
            |vpiActual:
            \_Net: (work@fsm_using_always.req_0), line:9:1, endln:9:6
        |vpiOperand:
        \_RefObj: (work@fsm_using_always.req_1), line:29:29, endln:29:34
          |vpiParent:
          \_Operation: , line:29:11, endln:29:34
          |vpiName:req_1
          |vpiFullName:work@fsm_using_always.req_1
          |vpiActual:
          \_Net: (work@fsm_using_always.req_1), line:10:1, endln:10:6
      |vpiStmt:
      \_Begin: (work@fsm_using_always.FSM_COMBO), line:30:1, endln:52:4
        |vpiParent:
        \_EventControl: , line:29:8, endln:29:35
        |vpiName:
        \_Identifier: (FSM_COMBO)
          |vpiParent:
          \_Begin: (work@fsm_using_always.FSM_COMBO), line:30:1, endln:52:4
          |vpiName:FSM_COMBO
        |vpiFullName:work@fsm_using_always.FSM_COMBO
        |vpiStmt:
        \_Assignment: , line:31:2, endln:31:21
          |vpiParent:
          \_Begin: (work@fsm_using_always.FSM_COMBO), line:30:1, endln:52:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:31:15, endln:31:21
            |vpiParent:
            \_Assignment: , line:31:2, endln:31:21
            |vpiDecompile:3'b000
            |vpiSize:3
            |BIN:000
            |vpiConstType:3
          |vpiLhs:
          \_RefObj: (work@fsm_using_always.FSM_COMBO.next_state), line:31:2, endln:31:12
            |vpiParent:
            \_Assignment: , line:31:2, endln:31:21
            |vpiName:next_state
            |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
            |vpiActual:
            \_Net: (work@fsm_using_always.next_state), line:27:27, endln:27:37
        |vpiStmt:
        \_CaseStmt: , line:32:2, endln:51:10
          |vpiParent:
          \_Begin: (work@fsm_using_always.FSM_COMBO), line:30:1, endln:52:4
          |vpiCaseType:1
          |vpiCondition:
          \_RefObj: (work@fsm_using_always.FSM_COMBO.state), line:32:7, endln:32:12
            |vpiParent:
            \_CaseStmt: , line:32:2, endln:51:10
            |vpiName:state
            |vpiFullName:work@fsm_using_always.FSM_COMBO.state
            |vpiActual:
            \_Net: (work@fsm_using_always.state), line:26:27, endln:26:32
          |vpiCaseItem:
          \_CaseItem: , line:33:4, endln:39:18
            |vpiParent:
            \_CaseStmt: , line:32:2, endln:51:10
            |vpiExpr:
            \_RefObj: (work@fsm_using_always.FSM_COMBO.IDLE), line:33:4, endln:33:8
              |vpiParent:
              \_CaseItem: , line:33:4, endln:39:18
              |vpiName:IDLE
              |vpiFullName:work@fsm_using_always.FSM_COMBO.IDLE
              |vpiActual:
              \_Parameter: (work@fsm_using_always.IDLE), line:24:11, endln:24:25
            |vpiStmt:
            \_IfElse: , line:33:11, endln:39:18
              |vpiParent:
              \_CaseItem: , line:33:4, endln:39:18
              |vpiCondition:
              \_Operation: , line:33:15, endln:33:28
                |vpiParent:
                \_IfElse: , line:33:11, endln:39:18
                |vpiOpType:14
                |vpiOperand:
                \_RefObj: (work@fsm_using_always.FSM_COMBO.req_0), line:33:15, endln:33:20
                  |vpiParent:
                  \_Operation: , line:33:15, endln:33:28
                  |vpiName:req_0
                  |vpiFullName:work@fsm_using_always.FSM_COMBO.req_0
                  |vpiActual:
                  \_Net: (work@fsm_using_always.req_0), line:9:1, endln:9:6
                |vpiOperand:
                \_Constant: , line:33:24, endln:33:28
                  |vpiParent:
                  \_Operation: , line:33:15, endln:33:28
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
              |vpiStmt:
              \_Begin: (work@fsm_using_always.FSM_COMBO), line:33:30, endln:35:18
                |vpiParent:
                \_IfElse: , line:33:11, endln:39:18
                |vpiFullName:work@fsm_using_always.FSM_COMBO
                |vpiStmt:
                \_Assignment: , line:34:17, endln:34:34
                  |vpiParent:
                  \_Begin: (work@fsm_using_always.FSM_COMBO), line:33:30, endln:35:18
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_RefObj: (work@fsm_using_always.FSM_COMBO.GNT0), line:34:30, endln:34:34
                    |vpiParent:
                    \_Assignment: , line:34:17, endln:34:34
                    |vpiName:GNT0
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT0
                    |vpiActual:
                    \_Parameter: (work@fsm_using_always.GNT0), line:24:26, endln:24:39
                  |vpiLhs:
                  \_RefObj: (work@fsm_using_always.FSM_COMBO.next_state), line:34:17, endln:34:27
                    |vpiParent:
                    \_Assignment: , line:34:17, endln:34:34
                    |vpiName:next_state
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                    |vpiActual:
                    \_Net: (work@fsm_using_always.next_state), line:27:27, endln:27:37
              |vpiElseStmt:
              \_IfElse: , line:35:24, endln:39:18
                |vpiParent:
                \_IfElse: , line:33:11, endln:39:18
                |vpiCondition:
                \_Operation: , line:35:28, endln:35:41
                  |vpiParent:
                  \_IfElse: , line:35:24, endln:39:18
                  |vpiOpType:14
                  |vpiOperand:
                  \_RefObj: (work@fsm_using_always.FSM_COMBO.req_1), line:35:28, endln:35:33
                    |vpiParent:
                    \_Operation: , line:35:28, endln:35:41
                    |vpiName:req_1
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.req_1
                    |vpiActual:
                    \_Net: (work@fsm_using_always.req_1), line:10:1, endln:10:6
                  |vpiOperand:
                  \_Constant: , line:35:37, endln:35:41
                    |vpiParent:
                    \_Operation: , line:35:28, endln:35:41
                    |vpiDecompile:1'b1
                    |vpiSize:1
                    |BIN:1
                    |vpiConstType:3
                |vpiStmt:
                \_Begin: (work@fsm_using_always.FSM_COMBO), line:35:43, endln:37:18
                  |vpiParent:
                  \_IfElse: , line:35:24, endln:39:18
                  |vpiFullName:work@fsm_using_always.FSM_COMBO
                  |vpiStmt:
                  \_Assignment: , line:36:17, endln:36:33
                    |vpiParent:
                    \_Begin: (work@fsm_using_always.FSM_COMBO), line:35:43, endln:37:18
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_RefObj: (work@fsm_using_always.FSM_COMBO.GNT1), line:36:29, endln:36:33
                      |vpiParent:
                      \_Assignment: , line:36:17, endln:36:33
                      |vpiName:GNT1
                      |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT1
                      |vpiActual:
                      \_Parameter: (work@fsm_using_always.GNT1), line:24:40, endln:24:53
                    |vpiLhs:
                    \_RefObj: (work@fsm_using_always.FSM_COMBO.next_state), line:36:17, endln:36:27
                      |vpiParent:
                      \_Assignment: , line:36:17, endln:36:33
                      |vpiName:next_state
                      |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                      |vpiActual:
                      \_Net: (work@fsm_using_always.next_state), line:27:27, endln:27:37
                |vpiElseStmt:
                \_Begin: (work@fsm_using_always.FSM_COMBO), line:37:24, endln:39:18
                  |vpiParent:
                  \_IfElse: , line:35:24, endln:39:18
                  |vpiFullName:work@fsm_using_always.FSM_COMBO
                  |vpiStmt:
                  \_Assignment: , line:38:17, endln:38:34
                    |vpiParent:
                    \_Begin: (work@fsm_using_always.FSM_COMBO), line:37:24, endln:39:18
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_RefObj: (work@fsm_using_always.FSM_COMBO.IDLE), line:38:30, endln:38:34
                      |vpiParent:
                      \_Assignment: , line:38:17, endln:38:34
                      |vpiName:IDLE
                      |vpiFullName:work@fsm_using_always.FSM_COMBO.IDLE
                      |vpiActual:
                      \_Parameter: (work@fsm_using_always.IDLE), line:24:11, endln:24:25
                    |vpiLhs:
                    \_RefObj: (work@fsm_using_always.FSM_COMBO.next_state), line:38:17, endln:38:27
                      |vpiParent:
                      \_Assignment: , line:38:17, endln:38:34
                      |vpiName:next_state
                      |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                      |vpiActual:
                      \_Net: (work@fsm_using_always.next_state), line:27:27, endln:27:37
          |vpiCaseItem:
          \_CaseItem: , line:40:4, endln:44:18
            |vpiParent:
            \_CaseStmt: , line:32:2, endln:51:10
            |vpiExpr:
            \_RefObj: (work@fsm_using_always.FSM_COMBO.GNT0), line:40:4, endln:40:8
              |vpiParent:
              \_CaseItem: , line:40:4, endln:44:18
              |vpiName:GNT0
              |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT0
              |vpiActual:
              \_Parameter: (work@fsm_using_always.GNT0), line:24:26, endln:24:39
            |vpiStmt:
            \_IfElse: , line:40:11, endln:44:18
              |vpiParent:
              \_CaseItem: , line:40:4, endln:44:18
              |vpiCondition:
              \_Operation: , line:40:15, endln:40:28
                |vpiParent:
                \_IfElse: , line:40:11, endln:44:18
                |vpiOpType:14
                |vpiOperand:
                \_RefObj: (work@fsm_using_always.FSM_COMBO.req_0), line:40:15, endln:40:20
                  |vpiParent:
                  \_Operation: , line:40:15, endln:40:28
                  |vpiName:req_0
                  |vpiFullName:work@fsm_using_always.FSM_COMBO.req_0
                  |vpiActual:
                  \_Net: (work@fsm_using_always.req_0), line:9:1, endln:9:6
                |vpiOperand:
                \_Constant: , line:40:24, endln:40:28
                  |vpiParent:
                  \_Operation: , line:40:15, endln:40:28
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
              |vpiStmt:
              \_Begin: (work@fsm_using_always.FSM_COMBO), line:40:30, endln:42:18
                |vpiParent:
                \_IfElse: , line:40:11, endln:44:18
                |vpiFullName:work@fsm_using_always.FSM_COMBO
                |vpiStmt:
                \_Assignment: , line:41:17, endln:41:34
                  |vpiParent:
                  \_Begin: (work@fsm_using_always.FSM_COMBO), line:40:30, endln:42:18
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_RefObj: (work@fsm_using_always.FSM_COMBO.GNT0), line:41:30, endln:41:34
                    |vpiParent:
                    \_Assignment: , line:41:17, endln:41:34
                    |vpiName:GNT0
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT0
                    |vpiActual:
                    \_Parameter: (work@fsm_using_always.GNT0), line:24:26, endln:24:39
                  |vpiLhs:
                  \_RefObj: (work@fsm_using_always.FSM_COMBO.next_state), line:41:17, endln:41:27
                    |vpiParent:
                    \_Assignment: , line:41:17, endln:41:34
                    |vpiName:next_state
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                    |vpiActual:
                    \_Net: (work@fsm_using_always.next_state), line:27:27, endln:27:37
              |vpiElseStmt:
              \_Begin: (work@fsm_using_always.FSM_COMBO), line:42:24, endln:44:18
                |vpiParent:
                \_IfElse: , line:40:11, endln:44:18
                |vpiFullName:work@fsm_using_always.FSM_COMBO
                |vpiStmt:
                \_Assignment: , line:43:17, endln:43:34
                  |vpiParent:
                  \_Begin: (work@fsm_using_always.FSM_COMBO), line:42:24, endln:44:18
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_RefObj: (work@fsm_using_always.FSM_COMBO.IDLE), line:43:30, endln:43:34
                    |vpiParent:
                    \_Assignment: , line:43:17, endln:43:34
                    |vpiName:IDLE
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.IDLE
                    |vpiActual:
                    \_Parameter: (work@fsm_using_always.IDLE), line:24:11, endln:24:25
                  |vpiLhs:
                  \_RefObj: (work@fsm_using_always.FSM_COMBO.next_state), line:43:17, endln:43:27
                    |vpiParent:
                    \_Assignment: , line:43:17, endln:43:34
                    |vpiName:next_state
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                    |vpiActual:
                    \_Net: (work@fsm_using_always.next_state), line:27:27, endln:27:37
          |vpiCaseItem:
          \_CaseItem: , line:45:4, endln:49:18
            |vpiParent:
            \_CaseStmt: , line:32:2, endln:51:10
            |vpiExpr:
            \_RefObj: (work@fsm_using_always.FSM_COMBO.GNT1), line:45:4, endln:45:8
              |vpiParent:
              \_CaseItem: , line:45:4, endln:49:18
              |vpiName:GNT1
              |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT1
              |vpiActual:
              \_Parameter: (work@fsm_using_always.GNT1), line:24:40, endln:24:53
            |vpiStmt:
            \_IfElse: , line:45:11, endln:49:18
              |vpiParent:
              \_CaseItem: , line:45:4, endln:49:18
              |vpiCondition:
              \_Operation: , line:45:15, endln:45:28
                |vpiParent:
                \_IfElse: , line:45:11, endln:49:18
                |vpiOpType:14
                |vpiOperand:
                \_RefObj: (work@fsm_using_always.FSM_COMBO.req_1), line:45:15, endln:45:20
                  |vpiParent:
                  \_Operation: , line:45:15, endln:45:28
                  |vpiName:req_1
                  |vpiFullName:work@fsm_using_always.FSM_COMBO.req_1
                  |vpiActual:
                  \_Net: (work@fsm_using_always.req_1), line:10:1, endln:10:6
                |vpiOperand:
                \_Constant: , line:45:24, endln:45:28
                  |vpiParent:
                  \_Operation: , line:45:15, endln:45:28
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
              |vpiStmt:
              \_Begin: (work@fsm_using_always.FSM_COMBO), line:45:30, endln:47:18
                |vpiParent:
                \_IfElse: , line:45:11, endln:49:18
                |vpiFullName:work@fsm_using_always.FSM_COMBO
                |vpiStmt:
                \_Assignment: , line:46:17, endln:46:34
                  |vpiParent:
                  \_Begin: (work@fsm_using_always.FSM_COMBO), line:45:30, endln:47:18
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_RefObj: (work@fsm_using_always.FSM_COMBO.GNT1), line:46:30, endln:46:34
                    |vpiParent:
                    \_Assignment: , line:46:17, endln:46:34
                    |vpiName:GNT1
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT1
                    |vpiActual:
                    \_Parameter: (work@fsm_using_always.GNT1), line:24:40, endln:24:53
                  |vpiLhs:
                  \_RefObj: (work@fsm_using_always.FSM_COMBO.next_state), line:46:17, endln:46:27
                    |vpiParent:
                    \_Assignment: , line:46:17, endln:46:34
                    |vpiName:next_state
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                    |vpiActual:
                    \_Net: (work@fsm_using_always.next_state), line:27:27, endln:27:37
              |vpiElseStmt:
              \_Begin: (work@fsm_using_always.FSM_COMBO), line:47:24, endln:49:18
                |vpiParent:
                \_IfElse: , line:45:11, endln:49:18
                |vpiFullName:work@fsm_using_always.FSM_COMBO
                |vpiStmt:
                \_Assignment: , line:48:17, endln:48:34
                  |vpiParent:
                  \_Begin: (work@fsm_using_always.FSM_COMBO), line:47:24, endln:49:18
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_RefObj: (work@fsm_using_always.FSM_COMBO.IDLE), line:48:30, endln:48:34
                    |vpiParent:
                    \_Assignment: , line:48:17, endln:48:34
                    |vpiName:IDLE
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.IDLE
                    |vpiActual:
                    \_Parameter: (work@fsm_using_always.IDLE), line:24:11, endln:24:25
                  |vpiLhs:
                  \_RefObj: (work@fsm_using_always.FSM_COMBO.next_state), line:48:17, endln:48:27
                    |vpiParent:
                    \_Assignment: , line:48:17, endln:48:34
                    |vpiName:next_state
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                    |vpiActual:
                    \_Net: (work@fsm_using_always.next_state), line:27:27, endln:27:37
          |vpiCaseItem:
          \_CaseItem: , line:50:4, endln:50:32
            |vpiParent:
            \_CaseStmt: , line:32:2, endln:51:10
            |vpiStmt:
            \_Assignment: , line:50:14, endln:50:31
              |vpiParent:
              \_CaseItem: , line:50:4, endln:50:32
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@fsm_using_always.FSM_COMBO.IDLE), line:50:27, endln:50:31
                |vpiParent:
                \_Assignment: , line:50:14, endln:50:31
                |vpiName:IDLE
                |vpiFullName:work@fsm_using_always.FSM_COMBO.IDLE
                |vpiActual:
                \_Parameter: (work@fsm_using_always.IDLE), line:24:11, endln:24:25
              |vpiLhs:
              \_RefObj: (work@fsm_using_always.FSM_COMBO.next_state), line:50:14, endln:50:24
                |vpiParent:
                \_Assignment: , line:50:14, endln:50:31
                |vpiName:next_state
                |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                |vpiActual:
                \_Net: (work@fsm_using_always.next_state), line:27:27, endln:27:37
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:54:1, endln:61:4
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiStmt:
    \_EventControl: , line:54:8, endln:54:25
      |vpiParent:
      \_Always: , line:54:1, endln:61:4
      |vpiCondition:
      \_Operation: , line:54:11, endln:54:24
        |vpiParent:
        \_EventControl: , line:54:8, endln:54:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@fsm_using_always.clock), line:54:19, endln:54:24
          |vpiParent:
          \_Operation: , line:54:11, endln:54:24
          |vpiName:clock
          |vpiFullName:work@fsm_using_always.clock
          |vpiActual:
          \_Net: (work@fsm_using_always.clock), line:7:1, endln:7:6
      |vpiStmt:
      \_Begin: (work@fsm_using_always.FSM_SEQ), line:55:1, endln:61:4
        |vpiParent:
        \_EventControl: , line:54:8, endln:54:25
        |vpiName:
        \_Identifier: (FSM_SEQ)
          |vpiParent:
          \_Begin: (work@fsm_using_always.FSM_SEQ), line:55:1, endln:61:4
          |vpiName:FSM_SEQ
        |vpiFullName:work@fsm_using_always.FSM_SEQ
        |vpiStmt:
        \_IfElse: , line:56:3, endln:60:6
          |vpiParent:
          \_Begin: (work@fsm_using_always.FSM_SEQ), line:55:1, endln:61:4
          |vpiCondition:
          \_Operation: , line:56:7, endln:56:20
            |vpiParent:
            \_IfElse: , line:56:3, endln:60:6
            |vpiOpType:14
            |vpiOperand:
            \_RefObj: (work@fsm_using_always.FSM_SEQ.reset), line:56:7, endln:56:12
              |vpiParent:
              \_Operation: , line:56:7, endln:56:20
              |vpiName:reset
              |vpiFullName:work@fsm_using_always.FSM_SEQ.reset
              |vpiActual:
              \_Net: (work@fsm_using_always.reset), line:8:1, endln:8:6
            |vpiOperand:
            \_Constant: , line:56:16, endln:56:20
              |vpiParent:
              \_Operation: , line:56:7, endln:56:20
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
          |vpiStmt:
          \_Begin: (work@fsm_using_always.FSM_SEQ), line:56:22, endln:58:6
            |vpiParent:
            \_IfElse: , line:56:3, endln:60:6
            |vpiFullName:work@fsm_using_always.FSM_SEQ
            |vpiStmt:
            \_Assignment: , line:57:5, endln:57:21
              |vpiParent:
              \_Begin: (work@fsm_using_always.FSM_SEQ), line:56:22, endln:58:6
              |vpiOpType:82
              |vpiRhs:
              \_RefObj: (work@fsm_using_always.FSM_SEQ.IDLE), line:57:17, endln:57:21
                |vpiParent:
                \_Assignment: , line:57:5, endln:57:21
                |vpiName:IDLE
                |vpiFullName:work@fsm_using_always.FSM_SEQ.IDLE
                |vpiActual:
                \_Parameter: (work@fsm_using_always.IDLE), line:24:11, endln:24:25
              |vpiLhs:
              \_RefObj: (work@fsm_using_always.FSM_SEQ.state), line:57:5, endln:57:10
                |vpiParent:
                \_Assignment: , line:57:5, endln:57:21
                |vpiName:state
                |vpiFullName:work@fsm_using_always.FSM_SEQ.state
                |vpiActual:
                \_Net: (work@fsm_using_always.state), line:26:27, endln:26:32
              |vpiDelayControl:
              \_DelayControl: , line:57:14, endln:57:16
                |vpiParent:
                \_Assignment: , line:57:5, endln:57:21
                |#1
          |vpiElseStmt:
          \_Begin: (work@fsm_using_always.FSM_SEQ), line:58:12, endln:60:6
            |vpiParent:
            \_IfElse: , line:56:3, endln:60:6
            |vpiFullName:work@fsm_using_always.FSM_SEQ
            |vpiStmt:
            \_Assignment: , line:59:5, endln:59:27
              |vpiParent:
              \_Begin: (work@fsm_using_always.FSM_SEQ), line:58:12, endln:60:6
              |vpiOpType:82
              |vpiRhs:
              \_RefObj: (work@fsm_using_always.FSM_SEQ.next_state), line:59:17, endln:59:27
                |vpiParent:
                \_Assignment: , line:59:5, endln:59:27
                |vpiName:next_state
                |vpiFullName:work@fsm_using_always.FSM_SEQ.next_state
                |vpiActual:
                \_Net: (work@fsm_using_always.next_state), line:27:27, endln:27:37
              |vpiLhs:
              \_RefObj: (work@fsm_using_always.FSM_SEQ.state), line:59:5, endln:59:10
                |vpiParent:
                \_Assignment: , line:59:5, endln:59:27
                |vpiName:state
                |vpiFullName:work@fsm_using_always.FSM_SEQ.state
                |vpiActual:
                \_Net: (work@fsm_using_always.state), line:26:27, endln:26:32
              |vpiDelayControl:
              \_DelayControl: , line:59:14, endln:59:16
                |vpiParent:
                \_Assignment: , line:59:5, endln:59:27
                |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:63:1, endln:89:4
    |vpiParent:
    \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
    |vpiStmt:
    \_EventControl: , line:63:8, endln:63:25
      |vpiParent:
      \_Always: , line:63:1, endln:89:4
      |vpiCondition:
      \_Operation: , line:63:11, endln:63:24
        |vpiParent:
        \_EventControl: , line:63:8, endln:63:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@fsm_using_always.clock), line:63:19, endln:63:24
          |vpiParent:
          \_Operation: , line:63:11, endln:63:24
          |vpiName:clock
          |vpiFullName:work@fsm_using_always.clock
          |vpiActual:
          \_Net: (work@fsm_using_always.clock), line:7:1, endln:7:6
      |vpiStmt:
      \_Begin: (work@fsm_using_always.OUTPUT_LOGIC), line:64:1, endln:89:4
        |vpiParent:
        \_EventControl: , line:63:8, endln:63:25
        |vpiName:
        \_Identifier: (OUTPUT_LOGIC)
          |vpiParent:
          \_Begin: (work@fsm_using_always.OUTPUT_LOGIC), line:64:1, endln:89:4
          |vpiName:OUTPUT_LOGIC
        |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
        |vpiStmt:
        \_IfElse: , line:65:1, endln:88:4
          |vpiParent:
          \_Begin: (work@fsm_using_always.OUTPUT_LOGIC), line:64:1, endln:89:4
          |vpiCondition:
          \_Operation: , line:65:5, endln:65:18
            |vpiParent:
            \_IfElse: , line:65:1, endln:88:4
            |vpiOpType:14
            |vpiOperand:
            \_RefObj: (work@fsm_using_always.OUTPUT_LOGIC.reset), line:65:5, endln:65:10
              |vpiParent:
              \_Operation: , line:65:5, endln:65:18
              |vpiName:reset
              |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.reset
              |vpiActual:
              \_Net: (work@fsm_using_always.reset), line:8:1, endln:8:6
            |vpiOperand:
            \_Constant: , line:65:14, endln:65:18
              |vpiParent:
              \_Operation: , line:65:5, endln:65:18
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
          |vpiStmt:
          \_Begin: (work@fsm_using_always.OUTPUT_LOGIC), line:65:20, endln:68:4
            |vpiParent:
            \_IfElse: , line:65:1, endln:88:4
            |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
            |vpiStmt:
            \_Assignment: , line:66:3, endln:66:19
              |vpiParent:
              \_Begin: (work@fsm_using_always.OUTPUT_LOGIC), line:65:20, endln:68:4
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:66:15, endln:66:19
                |vpiParent:
                \_Assignment: , line:66:3, endln:66:19
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
                |vpiConstType:3
              |vpiLhs:
              \_RefObj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_0), line:66:3, endln:66:8
                |vpiParent:
                \_Assignment: , line:66:3, endln:66:19
                |vpiName:gnt_0
                |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_0
                |vpiActual:
                \_Net: (work@fsm_using_always.gnt_0), line:11:1, endln:11:6
              |vpiDelayControl:
              \_DelayControl: , line:66:12, endln:66:14
                |vpiParent:
                \_Assignment: , line:66:3, endln:66:19
                |#1
            |vpiStmt:
            \_Assignment: , line:67:3, endln:67:19
              |vpiParent:
              \_Begin: (work@fsm_using_always.OUTPUT_LOGIC), line:65:20, endln:68:4
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:67:15, endln:67:19
                |vpiParent:
                \_Assignment: , line:67:3, endln:67:19
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
                |vpiConstType:3
              |vpiLhs:
              \_RefObj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_1), line:67:3, endln:67:8
                |vpiParent:
                \_Assignment: , line:67:3, endln:67:19
                |vpiName:gnt_1
                |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_1
                |vpiActual:
                \_Net: (work@fsm_using_always.gnt_1), line:12:1, endln:12:6
              |vpiDelayControl:
              \_DelayControl: , line:67:12, endln:67:14
                |vpiParent:
                \_Assignment: , line:67:3, endln:67:19
                |#1
          |vpiElseStmt:
          \_Begin: (work@fsm_using_always.OUTPUT_LOGIC), line:69:6, endln:88:4
            |vpiParent:
            \_IfElse: , line:65:1, endln:88:4
            |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
            |vpiStmt:
            \_CaseStmt: , line:70:3, endln:87:10
              |vpiParent:
              \_Begin: (work@fsm_using_always.OUTPUT_LOGIC), line:69:6, endln:88:4
              |vpiCaseType:1
              |vpiCondition:
              \_RefObj: (work@fsm_using_always.OUTPUT_LOGIC.state), line:70:8, endln:70:13
                |vpiParent:
                \_CaseStmt: , line:70:3, endln:87:10
                |vpiName:state
                |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.state
                |vpiActual:
                \_Net: (work@fsm_using_always.state), line:26:27, endln:26:32
              |vpiCaseItem:
              \_CaseItem: , line:71:5, endln:74:19
                |vpiParent:
                \_CaseStmt: , line:70:3, endln:87:10
                |vpiExpr:
                \_RefObj: (work@fsm_using_always.OUTPUT_LOGIC.IDLE), line:71:5, endln:71:9
                  |vpiParent:
                  \_CaseItem: , line:71:5, endln:74:19
                  |vpiName:IDLE
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.IDLE
                  |vpiActual:
                  \_Parameter: (work@fsm_using_always.IDLE), line:24:11, endln:24:25
                |vpiStmt:
                \_Begin: (work@fsm_using_always.OUTPUT_LOGIC), line:71:12, endln:74:19
                  |vpiParent:
                  \_CaseItem: , line:71:5, endln:74:19
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
                  |vpiStmt:
                  \_Assignment: , line:72:19, endln:72:35
                    |vpiParent:
                    \_Begin: (work@fsm_using_always.OUTPUT_LOGIC), line:71:12, endln:74:19
                    |vpiOpType:82
                    |vpiRhs:
                    \_Constant: , line:72:31, endln:72:35
                      |vpiParent:
                      \_Assignment: , line:72:19, endln:72:35
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
                    |vpiLhs:
                    \_RefObj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_0), line:72:19, endln:72:24
                      |vpiParent:
                      \_Assignment: , line:72:19, endln:72:35
                      |vpiName:gnt_0
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_0
                      |vpiActual:
                      \_Net: (work@fsm_using_always.gnt_0), line:11:1, endln:11:6
                    |vpiDelayControl:
                    \_DelayControl: , line:72:28, endln:72:30
                      |vpiParent:
                      \_Assignment: , line:72:19, endln:72:35
                      |#1
                  |vpiStmt:
                  \_Assignment: , line:73:19, endln:73:35
                    |vpiParent:
                    \_Begin: (work@fsm_using_always.OUTPUT_LOGIC), line:71:12, endln:74:19
                    |vpiOpType:82
                    |vpiRhs:
                    \_Constant: , line:73:31, endln:73:35
                      |vpiParent:
                      \_Assignment: , line:73:19, endln:73:35
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
                    |vpiLhs:
                    \_RefObj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_1), line:73:19, endln:73:24
                      |vpiParent:
                      \_Assignment: , line:73:19, endln:73:35
                      |vpiName:gnt_1
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_1
                      |vpiActual:
                      \_Net: (work@fsm_using_always.gnt_1), line:12:1, endln:12:6
                    |vpiDelayControl:
                    \_DelayControl: , line:73:28, endln:73:30
                      |vpiParent:
                      \_Assignment: , line:73:19, endln:73:35
                      |#1
              |vpiCaseItem:
              \_CaseItem: , line:75:4, endln:78:20
                |vpiParent:
                \_CaseStmt: , line:70:3, endln:87:10
                |vpiExpr:
                \_RefObj: (work@fsm_using_always.OUTPUT_LOGIC.GNT0), line:75:4, endln:75:8
                  |vpiParent:
                  \_CaseItem: , line:75:4, endln:78:20
                  |vpiName:GNT0
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.GNT0
                  |vpiActual:
                  \_Parameter: (work@fsm_using_always.GNT0), line:24:26, endln:24:39
                |vpiStmt:
                \_Begin: (work@fsm_using_always.OUTPUT_LOGIC), line:75:11, endln:78:20
                  |vpiParent:
                  \_CaseItem: , line:75:4, endln:78:20
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
                  |vpiStmt:
                  \_Assignment: , line:76:20, endln:76:36
                    |vpiParent:
                    \_Begin: (work@fsm_using_always.OUTPUT_LOGIC), line:75:11, endln:78:20
                    |vpiOpType:82
                    |vpiRhs:
                    \_Constant: , line:76:32, endln:76:36
                      |vpiParent:
                      \_Assignment: , line:76:20, endln:76:36
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                    |vpiLhs:
                    \_RefObj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_0), line:76:20, endln:76:25
                      |vpiParent:
                      \_Assignment: , line:76:20, endln:76:36
                      |vpiName:gnt_0
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_0
                      |vpiActual:
                      \_Net: (work@fsm_using_always.gnt_0), line:11:1, endln:11:6
                    |vpiDelayControl:
                    \_DelayControl: , line:76:29, endln:76:31
                      |vpiParent:
                      \_Assignment: , line:76:20, endln:76:36
                      |#1
                  |vpiStmt:
                  \_Assignment: , line:77:20, endln:77:36
                    |vpiParent:
                    \_Begin: (work@fsm_using_always.OUTPUT_LOGIC), line:75:11, endln:78:20
                    |vpiOpType:82
                    |vpiRhs:
                    \_Constant: , line:77:32, endln:77:36
                      |vpiParent:
                      \_Assignment: , line:77:20, endln:77:36
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
                    |vpiLhs:
                    \_RefObj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_1), line:77:20, endln:77:25
                      |vpiParent:
                      \_Assignment: , line:77:20, endln:77:36
                      |vpiName:gnt_1
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_1
                      |vpiActual:
                      \_Net: (work@fsm_using_always.gnt_1), line:12:1, endln:12:6
                    |vpiDelayControl:
                    \_DelayControl: , line:77:29, endln:77:31
                      |vpiParent:
                      \_Assignment: , line:77:20, endln:77:36
                      |#1
              |vpiCaseItem:
              \_CaseItem: , line:79:4, endln:82:20
                |vpiParent:
                \_CaseStmt: , line:70:3, endln:87:10
                |vpiExpr:
                \_RefObj: (work@fsm_using_always.OUTPUT_LOGIC.GNT1), line:79:4, endln:79:8
                  |vpiParent:
                  \_CaseItem: , line:79:4, endln:82:20
                  |vpiName:GNT1
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.GNT1
                  |vpiActual:
                  \_Parameter: (work@fsm_using_always.GNT1), line:24:40, endln:24:53
                |vpiStmt:
                \_Begin: (work@fsm_using_always.OUTPUT_LOGIC), line:79:11, endln:82:20
                  |vpiParent:
                  \_CaseItem: , line:79:4, endln:82:20
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
                  |vpiStmt:
                  \_Assignment: , line:80:20, endln:80:36
                    |vpiParent:
                    \_Begin: (work@fsm_using_always.OUTPUT_LOGIC), line:79:11, endln:82:20
                    |vpiOpType:82
                    |vpiRhs:
                    \_Constant: , line:80:32, endln:80:36
                      |vpiParent:
                      \_Assignment: , line:80:20, endln:80:36
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
                    |vpiLhs:
                    \_RefObj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_0), line:80:20, endln:80:25
                      |vpiParent:
                      \_Assignment: , line:80:20, endln:80:36
                      |vpiName:gnt_0
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_0
                      |vpiActual:
                      \_Net: (work@fsm_using_always.gnt_0), line:11:1, endln:11:6
                    |vpiDelayControl:
                    \_DelayControl: , line:80:29, endln:80:31
                      |vpiParent:
                      \_Assignment: , line:80:20, endln:80:36
                      |#1
                  |vpiStmt:
                  \_Assignment: , line:81:20, endln:81:36
                    |vpiParent:
                    \_Begin: (work@fsm_using_always.OUTPUT_LOGIC), line:79:11, endln:82:20
                    |vpiOpType:82
                    |vpiRhs:
                    \_Constant: , line:81:32, endln:81:36
                      |vpiParent:
                      \_Assignment: , line:81:20, endln:81:36
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                    |vpiLhs:
                    \_RefObj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_1), line:81:20, endln:81:25
                      |vpiParent:
                      \_Assignment: , line:81:20, endln:81:36
                      |vpiName:gnt_1
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_1
                      |vpiActual:
                      \_Net: (work@fsm_using_always.gnt_1), line:12:1, endln:12:6
                    |vpiDelayControl:
                    \_DelayControl: , line:81:29, endln:81:31
                      |vpiParent:
                      \_Assignment: , line:81:20, endln:81:36
                      |#1
              |vpiCaseItem:
              \_CaseItem: , line:83:4, endln:86:22
                |vpiParent:
                \_CaseStmt: , line:70:3, endln:87:10
                |vpiStmt:
                \_Begin: (work@fsm_using_always.OUTPUT_LOGIC), line:83:14, endln:86:22
                  |vpiParent:
                  \_CaseItem: , line:83:4, endln:86:22
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
                  |vpiStmt:
                  \_Assignment: , line:84:21, endln:84:37
                    |vpiParent:
                    \_Begin: (work@fsm_using_always.OUTPUT_LOGIC), line:83:14, endln:86:22
                    |vpiOpType:82
                    |vpiRhs:
                    \_Constant: , line:84:33, endln:84:37
                      |vpiParent:
                      \_Assignment: , line:84:21, endln:84:37
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
                    |vpiLhs:
                    \_RefObj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_0), line:84:21, endln:84:26
                      |vpiParent:
                      \_Assignment: , line:84:21, endln:84:37
                      |vpiName:gnt_0
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_0
                      |vpiActual:
                      \_Net: (work@fsm_using_always.gnt_0), line:11:1, endln:11:6
                    |vpiDelayControl:
                    \_DelayControl: , line:84:30, endln:84:32
                      |vpiParent:
                      \_Assignment: , line:84:21, endln:84:37
                      |#1
                  |vpiStmt:
                  \_Assignment: , line:85:21, endln:85:37
                    |vpiParent:
                    \_Begin: (work@fsm_using_always.OUTPUT_LOGIC), line:83:14, endln:86:22
                    |vpiOpType:82
                    |vpiRhs:
                    \_Constant: , line:85:33, endln:85:37
                      |vpiParent:
                      \_Assignment: , line:85:21, endln:85:37
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
                    |vpiLhs:
                    \_RefObj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_1), line:85:21, endln:85:26
                      |vpiParent:
                      \_Assignment: , line:85:21, endln:85:37
                      |vpiName:gnt_1
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_1
                      |vpiActual:
                      \_Net: (work@fsm_using_always.gnt_1), line:12:1, endln:12:6
                    |vpiDelayControl:
                    \_DelayControl: , line:85:30, endln:85:32
                      |vpiParent:
                      \_Assignment: , line:85:21, endln:85:37
                      |#1
    |vpiAlwaysType:1
|vpiTypedef:
\_ModuleTypespec: (fsm_using_always)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:fsm_using_always
  |vpiModule:
  \_Module: work@fsm_using_always (work@fsm_using_always), file:${SURELOG_DIR}/tests/FSM2Always/top.sv, line:6:1, endln:91:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
