<profile>

<section name = "Vitis HLS Report for 'backward_fcc'" level="0">
<item name = "Date">Thu Dec  9 03:02:14 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">backward_fcc</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_16_1">?, ?, 19, 1, 1, ?, yes</column>
<column name="- VITIS_LOOP_23_3">2, ?, 2 ~ ?, -, -, 1 ~ ?, no</column>
<column name=" + VITIS_LOOP_24_4">6, ?, 7, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_30_5">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 809, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 3, 1492, 2143, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 460, -</column>
<column name="Register">-, -, 1762, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 1, 3, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 672, 1192, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 512, 580, 0</column>
<column name="mul_32s_32s_32_2_1_U2">mul_32s_32s_32_2_1, 0, 0, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln16_1_fu_427_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln16_fu_361_p2">+, 0, 0, 39, 32, 2</column>
<column name="add_ln18_1_fu_476_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln18_fu_459_p2">+, 0, 0, 41, 34, 34</column>
<column name="add_ln23_1_fu_561_p2">+, 0, 0, 69, 62, 62</column>
<column name="add_ln23_fu_555_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln24_fu_683_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln30_fu_707_p2">+, 0, 0, 38, 31, 1</column>
<column name="empty_26_fu_454_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_28_fu_579_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_29_fu_596_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_fu_379_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_pp0_stage0_iter8">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state22_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state23_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state28_pp0_stage0_iter18">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state40_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state45_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state50">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state59_pp2_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state60_io">and, 0, 0, 2, 1, 1</column>
<column name="cmp114_fu_414_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln16_1_fu_433_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln16_fu_409_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln23_fu_566_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="icmp_ln24_fu_693_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln30_fu_713_p2">icmp, 0, 0, 17, 31, 31</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state31_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">177, 40, 1, 40</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter18">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter6">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">9, 2, 1, 2</column>
<column name="gmem_ARADDR">31, 6, 64, 384</column>
<column name="gmem_ARLEN">20, 4, 32, 128</column>
<column name="gmem_AWADDR">20, 4, 64, 256</column>
<column name="gmem_AWLEN">20, 4, 32, 128</column>
<column name="gmem_WDATA">20, 4, 32, 128</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_353_p0">14, 3, 32, 96</column>
<column name="grp_fu_353_p1">14, 3, 32, 96</column>
<column name="i_1_reg_309">9, 2, 31, 62</column>
<column name="i_2_reg_342">9, 2, 31, 62</column>
<column name="i_reg_298">9, 2, 32, 64</column>
<column name="j_reg_331">9, 2, 31, 62</column>
<column name="phi_mul_reg_320">9, 2, 62, 124</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln16_reg_768">32, 0, 32, 0</column>
<column name="add_ln23_1_reg_850">62, 0, 62, 0</column>
<column name="add_ln23_reg_845">31, 0, 31, 0</column>
<column name="ap_CS_fsm">39, 0, 39, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="bitcast_ln18_reg_792">32, 0, 32, 0</column>
<column name="cmp114_reg_783">1, 0, 1, 0</column>
<column name="db_read_reg_742">64, 0, 64, 0</column>
<column name="dw_read_reg_737">64, 0, 64, 0</column>
<column name="dx_read_reg_753">64, 0, 64, 0</column>
<column name="dy_read_reg_747">64, 0, 64, 0</column>
<column name="empty_30_reg_882">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_reg_896">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_834">64, 0, 64, 0</column>
<column name="gmem_addr_2_read_reg_818">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_806">64, 0, 64, 0</column>
<column name="gmem_addr_3_reg_812">64, 0, 64, 0</column>
<column name="gmem_addr_4_read_reg_915">32, 0, 32, 0</column>
<column name="gmem_addr_4_reg_870">64, 0, 64, 0</column>
<column name="gmem_addr_5_reg_876">64, 0, 64, 0</column>
<column name="gmem_addr_6_reg_858">64, 0, 64, 0</column>
<column name="gmem_addr_7_reg_864">64, 0, 64, 0</column>
<column name="gmem_addr_reg_773">64, 0, 64, 0</column>
<column name="i_1_reg_309">31, 0, 31, 0</column>
<column name="i_2_reg_342">31, 0, 31, 0</column>
<column name="i_reg_298">32, 0, 32, 0</column>
<column name="icmp_ln16_reg_779">1, 0, 1, 0</column>
<column name="icmp_ln24_reg_892">1, 0, 1, 0</column>
<column name="icmp_ln30_reg_911">1, 0, 1, 0</column>
<column name="icmp_ln30_reg_911_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="j_reg_331">31, 0, 31, 0</column>
<column name="phi_mul_reg_320">62, 0, 62, 0</column>
<column name="reg_357">32, 0, 32, 0</column>
<column name="sext_ln16_reg_787">34, 0, 34, 0</column>
<column name="trunc_ln24_reg_828">31, 0, 31, 0</column>
<column name="w_read_reg_758">64, 0, 64, 0</column>
<column name="x_read_reg_763">64, 0, 64, 0</column>
<column name="xdim_cast_reg_840">32, 0, 62, 30</column>
<column name="xdim_read_reg_726">32, 0, 32, 0</column>
<column name="ydim_read_reg_718">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_812">64, 32, 64, 0</column>
<column name="icmp_ln24_reg_892">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, backward_fcc, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, backward_fcc, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, backward_fcc, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
