#PART	EK-KDFEB-UG-001
#TITLE	KDF11-BA CPU Module User's Guide
1	Chapter 1	Specifications
2	1.1	Introduction
2	1.2	Features
2	1.3	Specifications
2	1.4	Processor Hardware
3	1.4.1	General-Purpose Registers
3	1.4.2	Bus Cycles
3	1.4.3	Addressing Memory and Peripherals
3	1.4.4	Memory Management
3	1.4.5	Processor Status Word (PS)
4	1.4.5.1	Condition Codes (PS bits <3:0>)
4	1.4.5.2	Trace Bit (PS bit <4>)
4	1.4.5.3	Priority Level (PS bits <7:5>)
4	1.4.5.4	Suspended Instruction (SI) (PS bit <8>)
4	1.4.5.5	Previous Mode (PS bits <13:12>)
4	1.4.5.6	Current Mode (PS bits <15:14>)
2	1.5	Instruction Set
2	1.6	Floating-Point Option
2	1.7	Commercial Instruction Set Option
2	1.8	Memories and Peripherals
2	1.9	Related Documents
1	Chapter 2	Installation
2	2.1	Introduction
2	2.2	Jumper and Switch Configuration
3	2.2.1	Test Jumpers
4	2.2.1.1	Manufacturing Test Jumpers
4	2.2.1.2	UART Test Jumper
4	2.2.1.3	Field Service Test Jumper
3	2.2.2	CPU Option Jumpers
4	2.2.2.1	Power-Up Mode Selection
4	2.2.2.2	Halt/Trap Option
3	2.2.3	On-Board Device Selection Jumpers
3	2.2.4	Bootstrap/Diagnostic Switches and Jumpers
4	2.2.4.1	Bootstrap/Diagnostic Configuration Switches
4	2.2.4.2	Bootstrap/Diagnostic ROM Jumpers
3	2.2.5	Console SLU Switch and Jumper Configurations
4	2.2.5.1	Console SLU Baud Rates
4	2.2.5.2	Console SLU Character Formats
4	2.2.5.3	Break-on-Halt Jumpers
3	2.2.6	Second SLU Switch and Jumper Configurations
4	2.2.6.1	Second SLU Baud Rates
4	2.2.6.2	Second SLU Character Formats
3	2.2.7	Internal/External SLU Clock Jumpers
3	2.2.8	Bus Grant Continuity Jumpers
2	2.3	Factory Switch and Jumper Configurations
2	2.4	Module Contact Finger Identification
2	2.5	Backplane Pin Assignments and Their KDF11-BA Utilization
2	2.6	Hardware Options
3	2.6.1	Backplanes
3	2.6.2	Enclosures
3	2.6.3	Memory Modules
3	2.6.4	Peripheral Options
2	2.7	System Differences
2	2.8	Module Installation Procedure
1	Chapter 3	Console On-Line Debugging Technique (ODT)
2	3.1	Introduction
2	3.2	Terminal Interface
2	3.3	Console ODT Entry Conditions
2	3.4	ODT Operation of the Console Serial-Line Interface
3	3.4.1	Console ODT Input Sequence
3	3.4.2	Console ODT Output Sequence
2	3.5	Console ODT Command Set
3	3.5.1	/ (ASCII 057) -- Slash
3	3.5.2	<CR> (ASCII 15) -- Carriage Return
3	3.5.3	<LF> (ASCII 12) -- Line Feed
3	3.5.4	$ (ASCII 044) or R (ASCII 122) -- Internal Register Designator
3	3.5.5	S (ASCII 123) -- Processor Status Word Designator
3	3.5.6	G (ASCII 107) -- Go
3	3.5.7	P (ASCII 120) -- Proceed
3	3.5.8	Control-Shift-S (ASCII 23) -- Binary Dump
3	3.5.9	Reserved Command
2	3.6	KDF11-B Address Specification
3	3.6.1	Processor I/O Address
3	3.6.2	Stack Pointer Selection
3	3.6.3	Entering of Octal Digits
3	3.6.4	ODT Timeout
2	3.7	Invalid Characters
1	Chapter 4	Extended LSI-11 Bus
2	4.1	Introduction
2	4.2	Bus Signal Nomenclature
2	4.3	Data Transfer Bus Cycles
3	4.3.1	Bus Cycle Protocol
4	4.3.1.1	Device Addressing
4	4.3.1.2	DATI
4	4.3.1.3	DATO(B)
4	4.3.1.4	DATIO(B)
2	4.4	Direct Memory Access (DMA)
2	4.5	Interrupts
3	4.5.1	Device Priority
3	4.5.2	Interrupt Protocol
3	4.5.3	4-Level Interrupt Configurations
2	4.6	Control Functions
3	4.6.1	Memory Refresh
3	4.6.2	Halt
3	4.6.3	Initialization
3	4.6.4	Power Status
4	4.6.4.1	BDCOK H
4	4.6.4.2	BPOK H
4	4.6.4.3	Power-Up
4	4.6.4.4	Power-Down
3	4.6.5	BEVENT L
2	4.7	Bus Electrical Characteristics
3	4.7.1	Signal-Level Specification
3	4.7.2	AC Bus Load Definition
3	4.7.3	DC Bus Load Definition
3	4.7.4	120 ohm LSI-11 Bus
3	4.7.5	Bus Drivers
3	4.7.6	Bus Receivers
3	4.7.7	Bus Termination
3	4.7.8	Bus Interconnection Wiring
4	4.7.8.1	Backplane Wiring
4	4.7.8.2	Intrabackplane Bus Wiring
4	4.7.8.3	Power and Ground
4	4.7.8.4	Maintenance and Spare Pins
2	4.8	System Configurations
3	4.8.1	Rules for Configuring Single-Backplane Systems
3	4.8.2	Rules for Configurign Multiple-Backplane Systems
3	4.8.3	Power Supply Loading
1	Chapter 5	Functional Description
2	5.1	Introduction
2	5.2	Data Chip
2	5.3	Control Chip
2	5.4	MMU Chip
2	5.5	Base Timing Logic
2	5.6	MIB Decode Logic
3	5.6.1	MIB Decode During Phase Time
3	5.6.2	MIB Decode at the End of Phase Time
3	5.6.3	MIB Decode at the End of Phase-Bar Time
2	5.7	Bus Control Logic
3	5.7.1	Bus Synchronizer Circuits
4	5.7.1.1	BRPLY, BSYNC, BSACK, BDMR Synchronization
4	5.7.1.2	BDCOK and MCENB Synchronization
3	5.7.2	Direct Memory Access (DMA) Control
3	5.7.3	Address Microcycle Control
3	5.7.4	BSYNC Signal
3	5.7.5	Noninterrupt Bus DIN Cycles
3	5.7.6	Interrupt-Type Bus DIN Cycles
3	5.7.7	Bus DOUT Cycle
2	5.8	CDAL/BDAL Interface
2	5.9	Service, Reset, and ODT Logic
3	5.9.1	Read Service Operation
3	5.9.2	F11 Chip Reset Operation
3	5.9.3	ODT Address Logic
2	5.10	Fixed Data DIN Cycles
2	5.11	CDAL/IDAL Interface
2	5.12	IDAL Address Decode
2	5.13	Bootstrap/Diagnostic and Line Clock Logic
3	5.13.1	Boot and Diagnostic Logic
3	5.13.2	Line Clock Register
2	5.14	Serial-Line Units
3	5.14.1	Universal Asynchronous Receiver Transmitters
3	5.14.2	The DC003 Interrupt Logic Circuits
3	5.14.3	Register Read Operations
3	5.14.4	Baud Rate Generator
3	5.14.5	Charge Pump Circuit
1	Chapter 6	Addressing Modes
2	6.1	Introduction
2	6.2	Instruction Formats
2	6.3	Addressing Modes
3	6.3.1	Register Mode (Mode 0)
3	6.3.2	Register-Deferred Mode (Mode 1)
3	6.3.3	Autoincrement Mode (Mode 2)
3	6.3.4	Autoincrement-Deferred Mode (Mode 3)
3	6.3.5	Autodecrement Mode (Mode 4)
3	6.3.6	Autodecrement-Deferred (Mode 5)
3	6.3.7	Index Mode (Mode 6)
3	6.3.8	Index-Deferred Mode (Mode 7)
3	6.3.9	Use of the PC as a General Register
4	6.3.9.1	PC Immediate Mode (Mode 2)
4	6.3.9.2	PC Absolute Mode (Mode 3)
4	6.3.9.3	PC Relative Mode (Mode 6)
4	6.3.9.4	PC Relative-Deferred Mode (Mode 7)
3	6.3.10	Direct Addressing Modes Summary
3	6.3.11	Indirect Addressing Modes Summary
3	6.3.12	PC Register Addressing Modes Summary
3	6.3.13	Graphic Summary of Addressing Modes
1	Chapter 7	Instruction Set
2	7.1	Introduction
3	7.1.1	Single-Operand Instructions
3	7.1.2	Double-Operand Instructions
4	7.1.2.1	Double-Operand Instruction Format
4	7.1.2.2	Byte Instructions
3	7.1.3	Program Control Instructions
4	7.1.3.1	Branch Instructions
4	7.1.3.2	Jump and Subroutine Instructions
4	7.1.3.3	Condition Code Instructions
4	7.1.3.4	Miscellaneous Instructions
3	7.1.4	Examples of Single-Operand, Double-Operand, and Branch Instructions
4	7.1.4.1	Single-Operand Instruction Example
4	7.1.4.2	Double-Operand Instruction Example
4	7.1.4.3	Branch Instruction Example
2	7.2	Instruction Set
1	Chapter 8	Memory Management
2	8.1	Introduction
3	8.1.1	Programming
3	8.1.2	Basic Addressing
3	8.1.3	Active Page Registers
3	8.1.4	Capabilities Provided by Memory Management
2	8.2	Memory Relocation
3	8.2.1	Program Relocation
3	8.2.2	Memory Units
2	8.3	Memory Management Registers
3	8.3.1	Page Address Register (PAR)
3	8.3.2	Page Descriptor Register (PDR)
4	8.3.2.1	Access Control Field (ACF)
4	8.3.2.2	Expansion Direction (ED)
4	8.3.2.3	Write Access Bit (W)
4	8.3.2.4	Page Length Field (PLF)
3	8.3.3	PAR/PDR Address Assignments
3	8.3.4	Status Register 0 (SR0) -- Address: 17777572 octal
4	8.3.4.1	Abort Nonresident
4	8.3.4.2	Abort Page Length
4	8.3.4.3	Abort Read-Only
4	8.3.4.4	Mode of Operation
4	8.3.4.5	Page Number
4	8.3.4.6	Enable Relocation and Protection
3	8.3.5	Status Register 1 (SR1) -- Address: 17777574 octal
3	8.3.6	Status Register 2 (SR2) -- Address: 17777576 octal
3	8.3.7	Status Register 3 (SR3) -- Address: 17772516 octal
2	8.4	Virtual and Physical Addresses
3	8.4.1	Construction of a Physical Address
3	8.4.2	Determining the Program Physical Address
2	8.5	Protection
3	8.5.1	Inaccessible Memory
3	8.5.2	Read-Only Memory
3	8.5.3	Multiple Address Space
4	8.5.3.1	Mode Specification in the Processor Status Word
4	8.5.3.2	Processor Status Word Protection
4	8.5.3.3	User Mode Restrictions
4	8.5.3.4	Interrupt and Trap Processing
2	8.6	Memory Management Instructions
1	Chapter 9	Floating-Point Arithmetic
2	9.1	Introduction
2	9.2	Floating-Point Data Formats
3	9.2.1	Nonvanishing Floating-Point Numbers
3	9.2.2	Floating-Point Zero
3	9.2.3	The Undefined Variable
3	9.2.4	Floating-Point Data
2	9.3	Floating-Point Status Register (FPS)
2	9.4	Floating Exception Code and Address Registers
2	9.5	Floating-Point Processor Instruction Addressing
2	9.6	Accuracy
2	9.7	Floating-Point Instructions
1	Chapter 10	Programming Techniques
2	10.1	Introduction
2	10.2	Position-Independent Code
3	10.2.1	Use of Addressing Modes in the Construction of Position-Independent Code
3	10.2.2	Comparison of Position-Dependent and Position-Independent Code
2	10.3	Stacks
3	10.3.1	Pushing onto a Stack
3	10.3.2	Popping from a Stack
3	10.3.3	Deleting Items from a Stack
3	10.3.4	Stack Uses
3	10.3.5	Stack Use Examples
3	10.3.6	Subroutine Linkage
4	10.3.6.1	Return from a Subroutine
4	10.3.6.2	Subroutine Advantages
3	10.3.7	Interrupts
4	10.3.7.1	Interrupt Service Routines
4	10.3.7.2	Nesting
3	10.3.8	Reentrancy
4	10.3.8.1	Reentrant Code
4	10.3.8.2	Writing Reentrant Code
3	10.3.9	Coroutines
4	10.3.9.1	Coroutine Calls
4	10.3.9.2	Coroutines Versus Subroutines
4	10.3.9.3	Using Coroutines
3	10.3.10	Recursion
3	10.3.11	Processor Traps
4	10.3.11.1	Trap Instructions
4	10.3.11.2	Use of Macro Calls
3	10.3.12	Conversion Routines
2	10.4	Programming the Processor Status Word
2	10.5	Programming Peripherals
2	10.6	PDP-11 Programming Examples
2	10.7	Looping Techniques
1	Chapter 11	Bootstrap and Diagnostic Logic
2	11.1	Introduction
2	11.2	Bootstrap and Diagnostic Registers
3	11.2.1	Page Control Register (PCR) -- Address: 17777520
3	11.2.2	Read/Write Maintenance Register (R/W) -- Address: 17777522
3	11.2.3	Configuration and Display Register (CDR) -- Address: 17777524
2	11.3	KDF11-BA ROM Memory (Addresses: 17773000--17773777)
2	11.4	KDF11-BA Bootstrap and Diagnostic Functionality
3	11.4.1	KDF11-BA LED Display
3	11.4.2	KDF11-BA Error Halts
1	Chapter 12	Line Frequency Clock
2	12.1	Introduction
2	12.2	Line Clock Status Register (LKS) (Address: 17777546)
2	12.3	Line Clock Operation
1	Chapter 13	Serial-Line Units
2	13.1	Introduction
2	13.2	Serial-Line Unit Registers
2	13.3	Interrupt Vectors and Interrupt Priority
2	13.4	Console SLU Break Response
2	13.5	Serial-Line I/O Signals
1	Chapter 14	Commercial Instruction Set
2	14.1	Introduction
2	14.2	Unpredictable Conditions
2	14.3	Character Data Types
3	14.3.1	Character
3	14.3.2	Character String
3	14.3.3	Character Set
3	14.3.4	Character String Instructions
2	14.4	Decimal String Data Types
3	14.4.1	Decimal String Descriptors
3	14.4.2	Packed Strings
3	14.4.3	Zoned Strings
3	14.4.4	Overpunched Strings
3	14.4.5	Separate Strings
3	14.4.6	Long Integer
3	14.4.7	Decimal String Instructions
3	14.4.8	Condition Codes
3	14.4.9	Operand Delivery
3	14.4.10	Data Overlap
2	14.5	Commercial Load Descriptor Instructions
2	14.6	Instruction Suspension
2	14.7	Extended Instruction Definitions
3	14.7.1	ADDN/ADDP/ADDNI/ADDPI
3	14.7.2	ASHN/ASHP/ASHNI/ASHPI
3	14.7.3	CMPC/CMPCI
3	14.7.4	CMPN/CMPP/CMPNI/CMPPI
3	14.7.5	CVTLN/CVTLP/CVTLNI/CVTLPI
3	14.7.6	CVTNL/CVTPL/CVTNLI/CVTPLI
3	14.7.7	CVTNP/CVTPN/CVTNPI/CVTPNI
3	14.7.8	DIVP/DIVPI
3	14.7.9	LOCC/LOCCI
3	14.7.10	L2DR
3	14.7.11	L3DR
3	14.7.12	MATC/MATCI
3	14.7.13	MOVC/MOVCI
3	14.7.14	MOVRC/MOVRCI
3	14.7.15	MOVTC/MOVTCI
3	14.7.16	MULP/MULPI
3	14.7.17	SCANC/SCANCI
3	14.7.18	SKPC/SKPCI
3	14.7.19	SPANC/SPANCI
3	14.7.20	SUBN/SUBP/SUBNI/SUBPI
1	Appendix A	General Reference Information
2	A.1	Summary of KDF11 Instructions
2	A.2	Numerical Op Code List
2	A.3	Processor Status Word (PS) 17777776
2	A.4	Absolute Loader/Bootstrap Loader
2	A.5	Device Register Addresses and Vectors
2	A.6	Console ODT Commands
2	A.7	7-Bit ASCII Code
1	Appendix B	Instruction Timing
2	B.1	General Information
2	B.2	Basic Instruction Timing
2	B.3	DMA and Interrupt Latencies
1	Appendix C	LSI-11, KDF11/PDP-11 Programming and Operational Differences
1	Appendix D	KDF11-BA Backplane Pin Assignment Comparison
1	Appendix E	Micro-ODT Differences
1	Appendix F	Functional Description of Bus Signals

