

================================================================
== Vitis HLS Report for 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2'
================================================================
* Date:           Fri May 24 01:07:42 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_2  |        ?|        ?|        18|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    393|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    114|    -|
|Register         |        -|    -|     355|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     355|    507|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln27_fu_167_p2                  |         +|   0|  0|   39|          32|           1|
    |add_ln32_fu_198_p2                  |         +|   0|  0|   71|          64|           3|
    |add_ln34_fu_193_p2                  |         +|   0|  0|   71|          64|          64|
    |icmp_ln27_fu_161_p2                 |      icmp|   0|  0|   18|          32|          32|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|    2|           1|           1|
    |ap_block_state18_pp0_stage0_iter17  |        or|   0|  0|    2|           1|           1|
    |ap_block_state3_io                  |        or|   0|  0|    2|           1|           1|
    |ap_block_state4_io                  |        or|   0|  0|    2|           1|           1|
    |shl_ln32_1_fu_227_p2                |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0                       |       xor|   0|  0|    2|           1|           2|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0|  393|         262|         171|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   32|         64|
    |gmem0_blk_n_AW           |   9|          2|    1|          2|
    |gmem0_blk_n_B            |   9|          2|    1|          2|
    |gmem0_blk_n_W            |   9|          2|    1|          2|
    |i_fu_78                  |   9|          2|   32|         64|
    |inbuf_blk_n              |   9|          2|    1|          2|
    |m_axi_gmem0_AWADDR       |  14|          3|   64|        192|
    |m_axi_gmem0_WDATA        |  14|          3|   64|        192|
    |m_axi_gmem0_WSTRB        |  14|          3|    8|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 114|         25|  206|        548|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_1_reg_278                        |  32|   0|   32|          0|
    |i_fu_78                            |  32|   0|   32|          0|
    |in_val_data_filed_V_reg_287        |  32|   0|   32|          0|
    |shl_ln32_1_reg_307                 |  64|   0|   64|          0|
    |trunc_ln1_reg_297                  |  61|   0|   61|          0|
    |trunc_ln2_reg_292                  |  61|   0|   61|          0|
    |zext_ln27_cast_reg_273             |   6|   0|   64|         58|
    |zext_ln32_reg_302                  |  32|   0|   64|         32|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 355|   0|  445|         90|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2|  return value|
|inbuf_dout            |   in|   33|     ap_fifo|                                               inbuf|       pointer|
|inbuf_num_data_valid  |   in|    7|     ap_fifo|                                               inbuf|       pointer|
|inbuf_fifo_cap        |   in|    7|     ap_fifo|                                               inbuf|       pointer|
|inbuf_empty_n         |   in|    1|     ap_fifo|                                               inbuf|       pointer|
|inbuf_read            |  out|    1|     ap_fifo|                                               inbuf|       pointer|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   64|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    8|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   64|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                                               gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                                               gmem0|       pointer|
|tmp                   |   in|   32|     ap_none|                                                 tmp|        scalar|
|zext_ln27             |   in|    6|     ap_none|                                           zext_ln27|        scalar|
|shl_ln32              |   in|    8|     ap_none|                                            shl_ln32|        scalar|
|out_memory_assign     |   in|   64|     ap_none|                                   out_memory_assign|        scalar|
|brmerge               |   in|    1|     ap_none|                                             brmerge|        scalar|
+----------------------+-----+-----+------------+----------------------------------------------------+--------------+

