Classic Timing Analyzer report for skeleton
Sat Nov 09 21:33:55 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                          ; To                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.515 ns                         ; input[29]                                     ; reg_32:shadow_latch|dflipflop:\G1:29:d|output ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 36.467 ns                        ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; error                                         ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.960 ns                        ; write_enable                                  ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 394.32 MHz ( period = 2.536 ns ) ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:12:d|output               ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; reg_32:shadow_latch|dflipflop:\G1:25:d|output ; razor_dflipflop:\G1:25:d|output               ; clock      ; clock    ; 2            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                               ;                                               ;            ;          ; 2            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                          ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 394.32 MHz ( period = 2.536 ns )               ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; razor_dflipflop:\G1:12:d|output ; clock      ; clock    ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; razor_dflipflop:\G1:14:d|output ; clock      ; clock    ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; razor_dflipflop:\G1:15:d|output ; clock      ; clock    ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; razor_dflipflop:\G1:13:d|output ; clock      ; clock    ; None                        ; None                      ; 0.801 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; razor_dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 0.789 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; razor_dflipflop:\G1:18:d|output ; clock      ; clock    ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; razor_dflipflop:\G1:16:d|output ; clock      ; clock    ; None                        ; None                      ; 0.810 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:4:d|output  ; razor_dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 0.802 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; razor_dflipflop:\G1:17:d|output ; clock      ; clock    ; None                        ; None                      ; 0.782 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:31:d|output ; razor_dflipflop:\G1:31:d|output ; clock      ; clock    ; None                        ; None                      ; 0.629 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:8:d|output  ; razor_dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 0.857 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:7:d|output  ; razor_dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 0.856 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:6:d|output  ; razor_dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 0.838 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:5:d|output  ; razor_dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 0.823 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:23:d|output ; razor_dflipflop:\G1:23:d|output ; clock      ; clock    ; None                        ; None                      ; 0.844 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:22:d|output ; razor_dflipflop:\G1:22:d|output ; clock      ; clock    ; None                        ; None                      ; 0.839 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:3:d|output  ; razor_dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 1.029 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; razor_dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 0.844 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:20:d|output ; razor_dflipflop:\G1:20:d|output ; clock      ; clock    ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:9:d|output  ; razor_dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 0.830 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:24:d|output ; razor_dflipflop:\G1:24:d|output ; clock      ; clock    ; None                        ; None                      ; 0.791 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:21:d|output ; razor_dflipflop:\G1:21:d|output ; clock      ; clock    ; None                        ; None                      ; 0.800 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:19:d|output ; razor_dflipflop:\G1:19:d|output ; clock      ; clock    ; None                        ; None                      ; 0.799 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:29:d|output ; razor_dflipflop:\G1:29:d|output ; clock      ; clock    ; None                        ; None                      ; 0.805 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:30:d|output ; razor_dflipflop:\G1:30:d|output ; clock      ; clock    ; None                        ; None                      ; 0.799 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:28:d|output ; razor_dflipflop:\G1:28:d|output ; clock      ; clock    ; None                        ; None                      ; 0.790 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:27:d|output ; razor_dflipflop:\G1:27:d|output ; clock      ; clock    ; None                        ; None                      ; 1.026 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:1:d|output  ; razor_dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 0.805 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:2:d|output  ; razor_dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 0.794 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:0:d|output  ; razor_dflipflop:\G1:0:d|output  ; clock      ; clock    ; None                        ; None                      ; 0.792 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:26:d|output ; razor_dflipflop:\G1:26:d|output ; clock      ; clock    ; None                        ; None                      ; 0.843 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; reg_32:shadow_latch|dflipflop:\G1:25:d|output ; razor_dflipflop:\G1:25:d|output ; clock      ; clock    ; None                        ; None                      ; 0.817 ns                ;
+-------+------------------------------------------------+-----------------------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                     ;
+------------------------------------------+-----------------------------------------------+---------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                          ; To                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------+---------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; reg_32:shadow_latch|dflipflop:\G1:25:d|output ; razor_dflipflop:\G1:25:d|output ; clock      ; clock    ; None                       ; None                       ; 0.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:shadow_latch|dflipflop:\G1:26:d|output ; razor_dflipflop:\G1:26:d|output ; clock      ; clock    ; None                       ; None                       ; 0.843 ns                 ;
+------------------------------------------+-----------------------------------------------+---------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                         ;
+-------+--------------+------------+--------------+-----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                                            ; To Clock ;
+-------+--------------+------------+--------------+-----------------------------------------------+----------+
; N/A   ; None         ; 4.515 ns   ; input[29]    ; reg_32:shadow_latch|dflipflop:\G1:29:d|output ; clock    ;
; N/A   ; None         ; 4.508 ns   ; input[2]     ; reg_32:shadow_latch|dflipflop:\G1:2:d|output  ; clock    ;
; N/A   ; None         ; 4.486 ns   ; input[1]     ; reg_32:shadow_latch|dflipflop:\G1:1:d|output  ; clock    ;
; N/A   ; None         ; 4.464 ns   ; input[25]    ; reg_32:shadow_latch|dflipflop:\G1:25:d|output ; clock    ;
; N/A   ; None         ; 4.368 ns   ; input[30]    ; reg_32:shadow_latch|dflipflop:\G1:30:d|output ; clock    ;
; N/A   ; None         ; 4.354 ns   ; input[28]    ; reg_32:shadow_latch|dflipflop:\G1:28:d|output ; clock    ;
; N/A   ; None         ; 4.350 ns   ; input[10]    ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; clock    ;
; N/A   ; None         ; 4.293 ns   ; input[6]     ; reg_32:shadow_latch|dflipflop:\G1:6:d|output  ; clock    ;
; N/A   ; None         ; 4.192 ns   ; input[12]    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; clock    ;
; N/A   ; None         ; 4.178 ns   ; input[7]     ; reg_32:shadow_latch|dflipflop:\G1:7:d|output  ; clock    ;
; N/A   ; None         ; 4.169 ns   ; input[3]     ; reg_32:shadow_latch|dflipflop:\G1:3:d|output  ; clock    ;
; N/A   ; None         ; 4.157 ns   ; input[19]    ; reg_32:shadow_latch|dflipflop:\G1:19:d|output ; clock    ;
; N/A   ; None         ; 4.139 ns   ; input[9]     ; reg_32:shadow_latch|dflipflop:\G1:9:d|output  ; clock    ;
; N/A   ; None         ; 4.136 ns   ; input[27]    ; reg_32:shadow_latch|dflipflop:\G1:27:d|output ; clock    ;
; N/A   ; None         ; 4.133 ns   ; input[14]    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; clock    ;
; N/A   ; None         ; 4.127 ns   ; input[17]    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; clock    ;
; N/A   ; None         ; 4.040 ns   ; input[11]    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; clock    ;
; N/A   ; None         ; 3.881 ns   ; input[16]    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; clock    ;
; N/A   ; None         ; 3.877 ns   ; input[15]    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; clock    ;
; N/A   ; None         ; 3.856 ns   ; input[18]    ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; clock    ;
; N/A   ; None         ; 3.839 ns   ; input[31]    ; reg_32:shadow_latch|dflipflop:\G1:31:d|output ; clock    ;
; N/A   ; None         ; 3.827 ns   ; input[8]     ; reg_32:shadow_latch|dflipflop:\G1:8:d|output  ; clock    ;
; N/A   ; None         ; 3.789 ns   ; input[13]    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; clock    ;
; N/A   ; None         ; 3.784 ns   ; input[24]    ; reg_32:shadow_latch|dflipflop:\G1:24:d|output ; clock    ;
; N/A   ; None         ; 3.784 ns   ; input[23]    ; reg_32:shadow_latch|dflipflop:\G1:23:d|output ; clock    ;
; N/A   ; None         ; 3.777 ns   ; input[26]    ; reg_32:shadow_latch|dflipflop:\G1:26:d|output ; clock    ;
; N/A   ; None         ; 3.767 ns   ; input[4]     ; reg_32:shadow_latch|dflipflop:\G1:4:d|output  ; clock    ;
; N/A   ; None         ; 3.676 ns   ; input[20]    ; reg_32:shadow_latch|dflipflop:\G1:20:d|output ; clock    ;
; N/A   ; None         ; 3.466 ns   ; input[5]     ; reg_32:shadow_latch|dflipflop:\G1:5:d|output  ; clock    ;
; N/A   ; None         ; 3.408 ns   ; input[21]    ; reg_32:shadow_latch|dflipflop:\G1:21:d|output ; clock    ;
; N/A   ; None         ; 3.397 ns   ; input[22]    ; reg_32:shadow_latch|dflipflop:\G1:22:d|output ; clock    ;
; N/A   ; None         ; 2.887 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:25:d|output ; clock    ;
; N/A   ; None         ; 2.887 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:26:d|output ; clock    ;
; N/A   ; None         ; 2.887 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:27:d|output ; clock    ;
; N/A   ; None         ; 2.860 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:28:d|output ; clock    ;
; N/A   ; None         ; 2.860 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:29:d|output ; clock    ;
; N/A   ; None         ; 2.860 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:30:d|output ; clock    ;
; N/A   ; None         ; 2.279 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:0:d|output  ; clock    ;
; N/A   ; None         ; 2.279 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:1:d|output  ; clock    ;
; N/A   ; None         ; 2.279 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:2:d|output  ; clock    ;
; N/A   ; None         ; 2.279 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:3:d|output  ; clock    ;
; N/A   ; None         ; 2.234 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:5:d|output  ; clock    ;
; N/A   ; None         ; 2.234 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:6:d|output  ; clock    ;
; N/A   ; None         ; 2.234 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:7:d|output  ; clock    ;
; N/A   ; None         ; 2.234 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:8:d|output  ; clock    ;
; N/A   ; None         ; 2.193 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:19:d|output ; clock    ;
; N/A   ; None         ; 2.193 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:20:d|output ; clock    ;
; N/A   ; None         ; 2.193 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:21:d|output ; clock    ;
; N/A   ; None         ; 2.171 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:22:d|output ; clock    ;
; N/A   ; None         ; 2.171 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:23:d|output ; clock    ;
; N/A   ; None         ; 2.171 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:24:d|output ; clock    ;
; N/A   ; None         ; 1.998 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:9:d|output  ; clock    ;
; N/A   ; None         ; 1.998 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; clock    ;
; N/A   ; None         ; 1.966 ns   ; write_enable ; razor_dflipflop:\G1:25:d|output               ; clock    ;
; N/A   ; None         ; 1.966 ns   ; write_enable ; razor_dflipflop:\G1:26:d|output               ; clock    ;
; N/A   ; None         ; 1.966 ns   ; write_enable ; razor_dflipflop:\G1:27:d|output               ; clock    ;
; N/A   ; None         ; 1.709 ns   ; write_enable ; razor_dflipflop:\G1:5:d|output                ; clock    ;
; N/A   ; None         ; 1.709 ns   ; write_enable ; razor_dflipflop:\G1:6:d|output                ; clock    ;
; N/A   ; None         ; 1.709 ns   ; write_enable ; razor_dflipflop:\G1:7:d|output                ; clock    ;
; N/A   ; None         ; 1.709 ns   ; write_enable ; razor_dflipflop:\G1:8:d|output                ; clock    ;
; N/A   ; None         ; 1.638 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:4:d|output  ; clock    ;
; N/A   ; None         ; 1.638 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:31:d|output ; clock    ;
; N/A   ; None         ; 1.636 ns   ; write_enable ; razor_dflipflop:\G1:28:d|output               ; clock    ;
; N/A   ; None         ; 1.636 ns   ; write_enable ; razor_dflipflop:\G1:29:d|output               ; clock    ;
; N/A   ; None         ; 1.636 ns   ; write_enable ; razor_dflipflop:\G1:30:d|output               ; clock    ;
; N/A   ; None         ; 1.615 ns   ; input[0]     ; reg_32:shadow_latch|dflipflop:\G1:0:d|output  ; clock    ;
; N/A   ; None         ; 1.611 ns   ; write_enable ; razor_dflipflop:\G1:19:d|output               ; clock    ;
; N/A   ; None         ; 1.611 ns   ; write_enable ; razor_dflipflop:\G1:20:d|output               ; clock    ;
; N/A   ; None         ; 1.611 ns   ; write_enable ; razor_dflipflop:\G1:21:d|output               ; clock    ;
; N/A   ; None         ; 1.599 ns   ; write_enable ; razor_dflipflop:\G1:22:d|output               ; clock    ;
; N/A   ; None         ; 1.599 ns   ; write_enable ; razor_dflipflop:\G1:23:d|output               ; clock    ;
; N/A   ; None         ; 1.599 ns   ; write_enable ; razor_dflipflop:\G1:24:d|output               ; clock    ;
; N/A   ; None         ; 1.502 ns   ; write_enable ; razor_dflipflop:\G1:0:d|output                ; clock    ;
; N/A   ; None         ; 1.502 ns   ; write_enable ; razor_dflipflop:\G1:1:d|output                ; clock    ;
; N/A   ; None         ; 1.502 ns   ; write_enable ; razor_dflipflop:\G1:2:d|output                ; clock    ;
; N/A   ; None         ; 1.502 ns   ; write_enable ; razor_dflipflop:\G1:3:d|output                ; clock    ;
; N/A   ; None         ; 1.492 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; clock    ;
; N/A   ; None         ; 1.492 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; clock    ;
; N/A   ; None         ; 1.492 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; clock    ;
; N/A   ; None         ; 1.422 ns   ; write_enable ; razor_dflipflop:\G1:4:d|output                ; clock    ;
; N/A   ; None         ; 1.422 ns   ; write_enable ; razor_dflipflop:\G1:31:d|output               ; clock    ;
; N/A   ; None         ; 1.394 ns   ; write_enable ; razor_dflipflop:\G1:9:d|output                ; clock    ;
; N/A   ; None         ; 1.394 ns   ; write_enable ; razor_dflipflop:\G1:10:d|output               ; clock    ;
; N/A   ; None         ; 1.281 ns   ; write_enable ; razor_dflipflop:\G1:16:d|output               ; clock    ;
; N/A   ; None         ; 1.281 ns   ; write_enable ; razor_dflipflop:\G1:17:d|output               ; clock    ;
; N/A   ; None         ; 1.281 ns   ; write_enable ; razor_dflipflop:\G1:18:d|output               ; clock    ;
; N/A   ; None         ; 1.211 ns   ; write_enable ; razor_dflipflop:\G1:11:d|output               ; clock    ;
; N/A   ; None         ; 1.211 ns   ; write_enable ; razor_dflipflop:\G1:12:d|output               ; clock    ;
; N/A   ; None         ; 1.211 ns   ; write_enable ; razor_dflipflop:\G1:13:d|output               ; clock    ;
; N/A   ; None         ; 1.211 ns   ; write_enable ; razor_dflipflop:\G1:14:d|output               ; clock    ;
; N/A   ; None         ; 1.211 ns   ; write_enable ; razor_dflipflop:\G1:15:d|output               ; clock    ;
; N/A   ; None         ; 1.208 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; clock    ;
; N/A   ; None         ; 1.208 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; clock    ;
; N/A   ; None         ; 1.208 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; clock    ;
; N/A   ; None         ; 1.208 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; clock    ;
; N/A   ; None         ; 1.208 ns   ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; clock    ;
+-------+--------------+------------+--------------+-----------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------+
; tco                                                                                                             ;
+-------+--------------+------------+-----------------------------------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To             ; From Clock ;
+-------+--------------+------------+-----------------------------------------------+----------------+------------+
; N/A   ; None         ; 36.467 ns  ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; error          ; clock      ;
; N/A   ; None         ; 36.185 ns  ; razor_dflipflop:\G1:15:d|output               ; error          ; clock      ;
; N/A   ; None         ; 36.003 ns  ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; error          ; clock      ;
; N/A   ; None         ; 35.640 ns  ; razor_dflipflop:\G1:9:d|output                ; error          ; clock      ;
; N/A   ; None         ; 35.411 ns  ; razor_dflipflop:\G1:14:d|output               ; error          ; clock      ;
; N/A   ; None         ; 34.668 ns  ; reg_32:shadow_latch|dflipflop:\G1:9:d|output  ; error          ; clock      ;
; N/A   ; None         ; 34.575 ns  ; razor_dflipflop:\G1:18:d|output               ; error          ; clock      ;
; N/A   ; None         ; 34.495 ns  ; razor_dflipflop:\G1:16:d|output               ; error          ; clock      ;
; N/A   ; None         ; 34.468 ns  ; razor_dflipflop:\G1:19:d|output               ; error          ; clock      ;
; N/A   ; None         ; 34.355 ns  ; razor_dflipflop:\G1:10:d|output               ; error          ; clock      ;
; N/A   ; None         ; 34.063 ns  ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; error          ; clock      ;
; N/A   ; None         ; 34.060 ns  ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; error          ; clock      ;
; N/A   ; None         ; 33.952 ns  ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; error          ; clock      ;
; N/A   ; None         ; 33.952 ns  ; reg_32:shadow_latch|dflipflop:\G1:19:d|output ; error          ; clock      ;
; N/A   ; None         ; 33.675 ns  ; reg_32:shadow_latch|dflipflop:\G1:8:d|output  ; error          ; clock      ;
; N/A   ; None         ; 33.589 ns  ; razor_dflipflop:\G1:11:d|output               ; error          ; clock      ;
; N/A   ; None         ; 33.529 ns  ; razor_dflipflop:\G1:12:d|output               ; error          ; clock      ;
; N/A   ; None         ; 33.447 ns  ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; error          ; clock      ;
; N/A   ; None         ; 33.326 ns  ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; error          ; clock      ;
; N/A   ; None         ; 32.987 ns  ; razor_dflipflop:\G1:17:d|output               ; error          ; clock      ;
; N/A   ; None         ; 32.900 ns  ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; error          ; clock      ;
; N/A   ; None         ; 32.640 ns  ; razor_dflipflop:\G1:8:d|output                ; error          ; clock      ;
; N/A   ; None         ; 32.235 ns  ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; error          ; clock      ;
; N/A   ; None         ; 31.814 ns  ; reg_32:shadow_latch|dflipflop:\G1:20:d|output ; error          ; clock      ;
; N/A   ; None         ; 31.627 ns  ; razor_dflipflop:\G1:13:d|output               ; error          ; clock      ;
; N/A   ; None         ; 31.435 ns  ; razor_dflipflop:\G1:20:d|output               ; error          ; clock      ;
; N/A   ; None         ; 31.349 ns  ; reg_32:shadow_latch|dflipflop:\G1:6:d|output  ; error          ; clock      ;
; N/A   ; None         ; 31.341 ns  ; razor_dflipflop:\G1:7:d|output                ; error          ; clock      ;
; N/A   ; None         ; 31.333 ns  ; reg_32:shadow_latch|dflipflop:\G1:7:d|output  ; error          ; clock      ;
; N/A   ; None         ; 31.134 ns  ; razor_dflipflop:\G1:5:d|output                ; error          ; clock      ;
; N/A   ; None         ; 30.934 ns  ; razor_dflipflop:\G1:21:d|output               ; error          ; clock      ;
; N/A   ; None         ; 30.865 ns  ; reg_32:shadow_latch|dflipflop:\G1:5:d|output  ; error          ; clock      ;
; N/A   ; None         ; 30.588 ns  ; razor_dflipflop:\G1:6:d|output                ; error          ; clock      ;
; N/A   ; None         ; 30.291 ns  ; reg_32:shadow_latch|dflipflop:\G1:21:d|output ; error          ; clock      ;
; N/A   ; None         ; 30.024 ns  ; razor_dflipflop:\G1:3:d|output                ; error          ; clock      ;
; N/A   ; None         ; 29.280 ns  ; razor_dflipflop:\G1:4:d|output                ; error          ; clock      ;
; N/A   ; None         ; 29.101 ns  ; reg_32:shadow_latch|dflipflop:\G1:22:d|output ; error          ; clock      ;
; N/A   ; None         ; 29.098 ns  ; razor_dflipflop:\G1:22:d|output               ; error          ; clock      ;
; N/A   ; None         ; 28.830 ns  ; reg_32:shadow_latch|dflipflop:\G1:3:d|output  ; error          ; clock      ;
; N/A   ; None         ; 28.810 ns  ; reg_32:shadow_latch|dflipflop:\G1:4:d|output  ; error          ; clock      ;
; N/A   ; None         ; 28.411 ns  ; reg_32:shadow_latch|dflipflop:\G1:23:d|output ; error          ; clock      ;
; N/A   ; None         ; 28.282 ns  ; reg_32:shadow_latch|dflipflop:\G1:2:d|output  ; error          ; clock      ;
; N/A   ; None         ; 27.924 ns  ; razor_dflipflop:\G1:24:d|output               ; error          ; clock      ;
; N/A   ; None         ; 27.082 ns  ; razor_dflipflop:\G1:23:d|output               ; error          ; clock      ;
; N/A   ; None         ; 27.074 ns  ; razor_dflipflop:\G1:2:d|output                ; error          ; clock      ;
; N/A   ; None         ; 26.671 ns  ; reg_32:shadow_latch|dflipflop:\G1:24:d|output ; error          ; clock      ;
; N/A   ; None         ; 25.909 ns  ; razor_dflipflop:\G1:26:d|output               ; error          ; clock      ;
; N/A   ; None         ; 25.822 ns  ; razor_dflipflop:\G1:25:d|output               ; error          ; clock      ;
; N/A   ; None         ; 25.506 ns  ; reg_32:shadow_latch|dflipflop:\G1:1:d|output  ; error          ; clock      ;
; N/A   ; None         ; 25.428 ns  ; reg_32:shadow_latch|dflipflop:\G1:25:d|output ; error          ; clock      ;
; N/A   ; None         ; 24.799 ns  ; razor_dflipflop:\G1:1:d|output                ; error          ; clock      ;
; N/A   ; None         ; 24.588 ns  ; razor_dflipflop:\G1:27:d|output               ; error          ; clock      ;
; N/A   ; None         ; 24.059 ns  ; razor_dflipflop:\G1:0:d|output                ; error          ; clock      ;
; N/A   ; None         ; 24.043 ns  ; reg_32:shadow_latch|dflipflop:\G1:26:d|output ; error          ; clock      ;
; N/A   ; None         ; 23.452 ns  ; reg_32:shadow_latch|dflipflop:\G1:0:d|output  ; error          ; clock      ;
; N/A   ; None         ; 23.231 ns  ; reg_32:shadow_latch|dflipflop:\G1:27:d|output ; error          ; clock      ;
; N/A   ; None         ; 23.024 ns  ; razor_dflipflop:\G1:28:d|output               ; error          ; clock      ;
; N/A   ; None         ; 22.297 ns  ; reg_32:shadow_latch|dflipflop:\G1:28:d|output ; error          ; clock      ;
; N/A   ; None         ; 20.882 ns  ; razor_dflipflop:\G1:29:d|output               ; error          ; clock      ;
; N/A   ; None         ; 20.789 ns  ; reg_32:shadow_latch|dflipflop:\G1:29:d|output ; error          ; clock      ;
; N/A   ; None         ; 15.055 ns  ; reg_32:shadow_latch|dflipflop:\G1:30:d|output ; error          ; clock      ;
; N/A   ; None         ; 14.674 ns  ; razor_dflipflop:\G1:30:d|output               ; error          ; clock      ;
; N/A   ; None         ; 9.101 ns   ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; shadow_out[13] ; clock      ;
; N/A   ; None         ; 9.079 ns   ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; shadow_out[14] ; clock      ;
; N/A   ; None         ; 8.791 ns   ; razor_dflipflop:\G1:11:d|output               ; output[11]     ; clock      ;
; N/A   ; None         ; 8.530 ns   ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; shadow_out[11] ; clock      ;
; N/A   ; None         ; 8.466 ns   ; razor_dflipflop:\G1:1:d|output                ; output[1]      ; clock      ;
; N/A   ; None         ; 8.462 ns   ; razor_dflipflop:\G1:0:d|output                ; output[0]      ; clock      ;
; N/A   ; None         ; 8.404 ns   ; razor_dflipflop:\G1:2:d|output                ; output[2]      ; clock      ;
; N/A   ; None         ; 8.354 ns   ; reg_32:shadow_latch|dflipflop:\G1:4:d|output  ; shadow_out[4]  ; clock      ;
; N/A   ; None         ; 8.284 ns   ; razor_dflipflop:\G1:4:d|output                ; output[4]      ; clock      ;
; N/A   ; None         ; 8.257 ns   ; razor_dflipflop:\G1:13:d|output               ; output[13]     ; clock      ;
; N/A   ; None         ; 8.204 ns   ; razor_dflipflop:\G1:21:d|output               ; output[21]     ; clock      ;
; N/A   ; None         ; 8.179 ns   ; razor_dflipflop:\G1:3:d|output                ; output[3]      ; clock      ;
; N/A   ; None         ; 8.085 ns   ; razor_dflipflop:\G1:28:d|output               ; output[28]     ; clock      ;
; N/A   ; None         ; 8.065 ns   ; reg_32:shadow_latch|dflipflop:\G1:31:d|output ; shadow_out[31] ; clock      ;
; N/A   ; None         ; 8.026 ns   ; razor_dflipflop:\G1:19:d|output               ; output[19]     ; clock      ;
; N/A   ; None         ; 7.990 ns   ; razor_dflipflop:\G1:12:d|output               ; output[12]     ; clock      ;
; N/A   ; None         ; 7.978 ns   ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; shadow_out[12] ; clock      ;
; N/A   ; None         ; 7.962 ns   ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; shadow_out[16] ; clock      ;
; N/A   ; None         ; 7.932 ns   ; razor_dflipflop:\G1:30:d|output               ; output[30]     ; clock      ;
; N/A   ; None         ; 7.928 ns   ; razor_dflipflop:\G1:16:d|output               ; output[16]     ; clock      ;
; N/A   ; None         ; 7.863 ns   ; razor_dflipflop:\G1:10:d|output               ; output[10]     ; clock      ;
; N/A   ; None         ; 7.788 ns   ; razor_dflipflop:\G1:15:d|output               ; output[15]     ; clock      ;
; N/A   ; None         ; 7.733 ns   ; razor_dflipflop:\G1:5:d|output                ; output[5]      ; clock      ;
; N/A   ; None         ; 7.701 ns   ; reg_32:shadow_latch|dflipflop:\G1:2:d|output  ; shadow_out[2]  ; clock      ;
; N/A   ; None         ; 7.684 ns   ; razor_dflipflop:\G1:18:d|output               ; output[18]     ; clock      ;
; N/A   ; None         ; 7.677 ns   ; reg_32:shadow_latch|dflipflop:\G1:0:d|output  ; shadow_out[0]  ; clock      ;
; N/A   ; None         ; 7.636 ns   ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; shadow_out[18] ; clock      ;
; N/A   ; None         ; 7.590 ns   ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; shadow_out[15] ; clock      ;
; N/A   ; None         ; 7.522 ns   ; razor_dflipflop:\G1:29:d|output               ; output[29]     ; clock      ;
; N/A   ; None         ; 7.519 ns   ; razor_dflipflop:\G1:20:d|output               ; output[20]     ; clock      ;
; N/A   ; None         ; 7.495 ns   ; razor_dflipflop:\G1:9:d|output                ; output[9]      ; clock      ;
; N/A   ; None         ; 7.468 ns   ; razor_dflipflop:\G1:31:d|output               ; output[31]     ; clock      ;
; N/A   ; None         ; 7.430 ns   ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; shadow_out[17] ; clock      ;
; N/A   ; None         ; 7.407 ns   ; reg_32:shadow_latch|dflipflop:\G1:30:d|output ; shadow_out[30] ; clock      ;
; N/A   ; None         ; 7.390 ns   ; reg_32:shadow_latch|dflipflop:\G1:29:d|output ; shadow_out[29] ; clock      ;
; N/A   ; None         ; 7.331 ns   ; razor_dflipflop:\G1:25:d|output               ; output[25]     ; clock      ;
; N/A   ; None         ; 7.322 ns   ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; shadow_out[10] ; clock      ;
; N/A   ; None         ; 7.320 ns   ; reg_32:shadow_latch|dflipflop:\G1:22:d|output ; shadow_out[22] ; clock      ;
; N/A   ; None         ; 7.316 ns   ; reg_32:shadow_latch|dflipflop:\G1:21:d|output ; shadow_out[21] ; clock      ;
; N/A   ; None         ; 7.313 ns   ; razor_dflipflop:\G1:23:d|output               ; output[23]     ; clock      ;
; N/A   ; None         ; 7.285 ns   ; razor_dflipflop:\G1:22:d|output               ; output[22]     ; clock      ;
; N/A   ; None         ; 7.279 ns   ; razor_dflipflop:\G1:17:d|output               ; output[17]     ; clock      ;
; N/A   ; None         ; 7.273 ns   ; reg_32:shadow_latch|dflipflop:\G1:1:d|output  ; shadow_out[1]  ; clock      ;
; N/A   ; None         ; 7.272 ns   ; reg_32:shadow_latch|dflipflop:\G1:28:d|output ; shadow_out[28] ; clock      ;
; N/A   ; None         ; 7.271 ns   ; razor_dflipflop:\G1:14:d|output               ; output[14]     ; clock      ;
; N/A   ; None         ; 7.251 ns   ; razor_dflipflop:\G1:8:d|output                ; output[8]      ; clock      ;
; N/A   ; None         ; 7.218 ns   ; razor_dflipflop:\G1:6:d|output                ; output[6]      ; clock      ;
; N/A   ; None         ; 7.145 ns   ; reg_32:shadow_latch|dflipflop:\G1:3:d|output  ; shadow_out[3]  ; clock      ;
; N/A   ; None         ; 7.108 ns   ; reg_32:shadow_latch|dflipflop:\G1:19:d|output ; shadow_out[19] ; clock      ;
; N/A   ; None         ; 6.990 ns   ; reg_32:shadow_latch|dflipflop:\G1:27:d|output ; shadow_out[27] ; clock      ;
; N/A   ; None         ; 6.962 ns   ; razor_dflipflop:\G1:27:d|output               ; output[27]     ; clock      ;
; N/A   ; None         ; 6.945 ns   ; razor_dflipflop:\G1:26:d|output               ; output[26]     ; clock      ;
; N/A   ; None         ; 6.940 ns   ; razor_dflipflop:\G1:24:d|output               ; output[24]     ; clock      ;
; N/A   ; None         ; 6.904 ns   ; reg_32:shadow_latch|dflipflop:\G1:24:d|output ; shadow_out[24] ; clock      ;
; N/A   ; None         ; 6.892 ns   ; reg_32:shadow_latch|dflipflop:\G1:9:d|output  ; shadow_out[9]  ; clock      ;
; N/A   ; None         ; 6.867 ns   ; razor_dflipflop:\G1:7:d|output                ; output[7]      ; clock      ;
; N/A   ; None         ; 6.732 ns   ; reg_32:shadow_latch|dflipflop:\G1:6:d|output  ; shadow_out[6]  ; clock      ;
; N/A   ; None         ; 6.713 ns   ; reg_32:shadow_latch|dflipflop:\G1:5:d|output  ; shadow_out[5]  ; clock      ;
; N/A   ; None         ; 6.701 ns   ; reg_32:shadow_latch|dflipflop:\G1:8:d|output  ; shadow_out[8]  ; clock      ;
; N/A   ; None         ; 6.395 ns   ; reg_32:shadow_latch|dflipflop:\G1:20:d|output ; shadow_out[20] ; clock      ;
; N/A   ; None         ; 6.382 ns   ; reg_32:shadow_latch|dflipflop:\G1:23:d|output ; shadow_out[23] ; clock      ;
; N/A   ; None         ; 6.373 ns   ; reg_32:shadow_latch|dflipflop:\G1:26:d|output ; shadow_out[26] ; clock      ;
; N/A   ; None         ; 6.351 ns   ; reg_32:shadow_latch|dflipflop:\G1:25:d|output ; shadow_out[25] ; clock      ;
; N/A   ; None         ; 6.319 ns   ; reg_32:shadow_latch|dflipflop:\G1:7:d|output  ; shadow_out[7]  ; clock      ;
+-------+--------------+------------+-----------------------------------------------+----------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                ;
+---------------+-------------+-----------+--------------+-----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                                            ; To Clock ;
+---------------+-------------+-----------+--------------+-----------------------------------------------+----------+
; N/A           ; None        ; -0.960 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; clock    ;
; N/A           ; None        ; -0.960 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; clock    ;
; N/A           ; None        ; -0.960 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; clock    ;
; N/A           ; None        ; -0.960 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; clock    ;
; N/A           ; None        ; -0.960 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; clock    ;
; N/A           ; None        ; -0.963 ns ; write_enable ; razor_dflipflop:\G1:11:d|output               ; clock    ;
; N/A           ; None        ; -0.963 ns ; write_enable ; razor_dflipflop:\G1:12:d|output               ; clock    ;
; N/A           ; None        ; -0.963 ns ; write_enable ; razor_dflipflop:\G1:13:d|output               ; clock    ;
; N/A           ; None        ; -0.963 ns ; write_enable ; razor_dflipflop:\G1:14:d|output               ; clock    ;
; N/A           ; None        ; -0.963 ns ; write_enable ; razor_dflipflop:\G1:15:d|output               ; clock    ;
; N/A           ; None        ; -1.033 ns ; write_enable ; razor_dflipflop:\G1:16:d|output               ; clock    ;
; N/A           ; None        ; -1.033 ns ; write_enable ; razor_dflipflop:\G1:17:d|output               ; clock    ;
; N/A           ; None        ; -1.033 ns ; write_enable ; razor_dflipflop:\G1:18:d|output               ; clock    ;
; N/A           ; None        ; -1.146 ns ; write_enable ; razor_dflipflop:\G1:9:d|output                ; clock    ;
; N/A           ; None        ; -1.146 ns ; write_enable ; razor_dflipflop:\G1:10:d|output               ; clock    ;
; N/A           ; None        ; -1.174 ns ; write_enable ; razor_dflipflop:\G1:4:d|output                ; clock    ;
; N/A           ; None        ; -1.174 ns ; write_enable ; razor_dflipflop:\G1:31:d|output               ; clock    ;
; N/A           ; None        ; -1.244 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; clock    ;
; N/A           ; None        ; -1.244 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; clock    ;
; N/A           ; None        ; -1.244 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; clock    ;
; N/A           ; None        ; -1.254 ns ; write_enable ; razor_dflipflop:\G1:0:d|output                ; clock    ;
; N/A           ; None        ; -1.254 ns ; write_enable ; razor_dflipflop:\G1:1:d|output                ; clock    ;
; N/A           ; None        ; -1.254 ns ; write_enable ; razor_dflipflop:\G1:2:d|output                ; clock    ;
; N/A           ; None        ; -1.254 ns ; write_enable ; razor_dflipflop:\G1:3:d|output                ; clock    ;
; N/A           ; None        ; -1.351 ns ; write_enable ; razor_dflipflop:\G1:22:d|output               ; clock    ;
; N/A           ; None        ; -1.351 ns ; write_enable ; razor_dflipflop:\G1:23:d|output               ; clock    ;
; N/A           ; None        ; -1.351 ns ; write_enable ; razor_dflipflop:\G1:24:d|output               ; clock    ;
; N/A           ; None        ; -1.363 ns ; write_enable ; razor_dflipflop:\G1:19:d|output               ; clock    ;
; N/A           ; None        ; -1.363 ns ; write_enable ; razor_dflipflop:\G1:20:d|output               ; clock    ;
; N/A           ; None        ; -1.363 ns ; write_enable ; razor_dflipflop:\G1:21:d|output               ; clock    ;
; N/A           ; None        ; -1.367 ns ; input[0]     ; reg_32:shadow_latch|dflipflop:\G1:0:d|output  ; clock    ;
; N/A           ; None        ; -1.388 ns ; write_enable ; razor_dflipflop:\G1:28:d|output               ; clock    ;
; N/A           ; None        ; -1.388 ns ; write_enable ; razor_dflipflop:\G1:29:d|output               ; clock    ;
; N/A           ; None        ; -1.388 ns ; write_enable ; razor_dflipflop:\G1:30:d|output               ; clock    ;
; N/A           ; None        ; -1.390 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:4:d|output  ; clock    ;
; N/A           ; None        ; -1.390 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:31:d|output ; clock    ;
; N/A           ; None        ; -1.461 ns ; write_enable ; razor_dflipflop:\G1:5:d|output                ; clock    ;
; N/A           ; None        ; -1.461 ns ; write_enable ; razor_dflipflop:\G1:6:d|output                ; clock    ;
; N/A           ; None        ; -1.461 ns ; write_enable ; razor_dflipflop:\G1:7:d|output                ; clock    ;
; N/A           ; None        ; -1.461 ns ; write_enable ; razor_dflipflop:\G1:8:d|output                ; clock    ;
; N/A           ; None        ; -1.718 ns ; write_enable ; razor_dflipflop:\G1:25:d|output               ; clock    ;
; N/A           ; None        ; -1.718 ns ; write_enable ; razor_dflipflop:\G1:26:d|output               ; clock    ;
; N/A           ; None        ; -1.718 ns ; write_enable ; razor_dflipflop:\G1:27:d|output               ; clock    ;
; N/A           ; None        ; -1.750 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:9:d|output  ; clock    ;
; N/A           ; None        ; -1.750 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; clock    ;
; N/A           ; None        ; -1.923 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:22:d|output ; clock    ;
; N/A           ; None        ; -1.923 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:23:d|output ; clock    ;
; N/A           ; None        ; -1.923 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:24:d|output ; clock    ;
; N/A           ; None        ; -1.945 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:19:d|output ; clock    ;
; N/A           ; None        ; -1.945 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:20:d|output ; clock    ;
; N/A           ; None        ; -1.945 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:21:d|output ; clock    ;
; N/A           ; None        ; -1.986 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:5:d|output  ; clock    ;
; N/A           ; None        ; -1.986 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:6:d|output  ; clock    ;
; N/A           ; None        ; -1.986 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:7:d|output  ; clock    ;
; N/A           ; None        ; -1.986 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:8:d|output  ; clock    ;
; N/A           ; None        ; -2.031 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:0:d|output  ; clock    ;
; N/A           ; None        ; -2.031 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:1:d|output  ; clock    ;
; N/A           ; None        ; -2.031 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:2:d|output  ; clock    ;
; N/A           ; None        ; -2.031 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:3:d|output  ; clock    ;
; N/A           ; None        ; -2.612 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:28:d|output ; clock    ;
; N/A           ; None        ; -2.612 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:29:d|output ; clock    ;
; N/A           ; None        ; -2.612 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:30:d|output ; clock    ;
; N/A           ; None        ; -2.639 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:25:d|output ; clock    ;
; N/A           ; None        ; -2.639 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:26:d|output ; clock    ;
; N/A           ; None        ; -2.639 ns ; write_enable ; reg_32:shadow_latch|dflipflop:\G1:27:d|output ; clock    ;
; N/A           ; None        ; -3.149 ns ; input[22]    ; reg_32:shadow_latch|dflipflop:\G1:22:d|output ; clock    ;
; N/A           ; None        ; -3.160 ns ; input[21]    ; reg_32:shadow_latch|dflipflop:\G1:21:d|output ; clock    ;
; N/A           ; None        ; -3.218 ns ; input[5]     ; reg_32:shadow_latch|dflipflop:\G1:5:d|output  ; clock    ;
; N/A           ; None        ; -3.428 ns ; input[20]    ; reg_32:shadow_latch|dflipflop:\G1:20:d|output ; clock    ;
; N/A           ; None        ; -3.519 ns ; input[4]     ; reg_32:shadow_latch|dflipflop:\G1:4:d|output  ; clock    ;
; N/A           ; None        ; -3.529 ns ; input[26]    ; reg_32:shadow_latch|dflipflop:\G1:26:d|output ; clock    ;
; N/A           ; None        ; -3.536 ns ; input[24]    ; reg_32:shadow_latch|dflipflop:\G1:24:d|output ; clock    ;
; N/A           ; None        ; -3.536 ns ; input[23]    ; reg_32:shadow_latch|dflipflop:\G1:23:d|output ; clock    ;
; N/A           ; None        ; -3.541 ns ; input[13]    ; reg_32:shadow_latch|dflipflop:\G1:13:d|output ; clock    ;
; N/A           ; None        ; -3.579 ns ; input[8]     ; reg_32:shadow_latch|dflipflop:\G1:8:d|output  ; clock    ;
; N/A           ; None        ; -3.591 ns ; input[31]    ; reg_32:shadow_latch|dflipflop:\G1:31:d|output ; clock    ;
; N/A           ; None        ; -3.608 ns ; input[18]    ; reg_32:shadow_latch|dflipflop:\G1:18:d|output ; clock    ;
; N/A           ; None        ; -3.629 ns ; input[15]    ; reg_32:shadow_latch|dflipflop:\G1:15:d|output ; clock    ;
; N/A           ; None        ; -3.633 ns ; input[16]    ; reg_32:shadow_latch|dflipflop:\G1:16:d|output ; clock    ;
; N/A           ; None        ; -3.792 ns ; input[11]    ; reg_32:shadow_latch|dflipflop:\G1:11:d|output ; clock    ;
; N/A           ; None        ; -3.879 ns ; input[17]    ; reg_32:shadow_latch|dflipflop:\G1:17:d|output ; clock    ;
; N/A           ; None        ; -3.885 ns ; input[14]    ; reg_32:shadow_latch|dflipflop:\G1:14:d|output ; clock    ;
; N/A           ; None        ; -3.888 ns ; input[27]    ; reg_32:shadow_latch|dflipflop:\G1:27:d|output ; clock    ;
; N/A           ; None        ; -3.891 ns ; input[9]     ; reg_32:shadow_latch|dflipflop:\G1:9:d|output  ; clock    ;
; N/A           ; None        ; -3.909 ns ; input[19]    ; reg_32:shadow_latch|dflipflop:\G1:19:d|output ; clock    ;
; N/A           ; None        ; -3.921 ns ; input[3]     ; reg_32:shadow_latch|dflipflop:\G1:3:d|output  ; clock    ;
; N/A           ; None        ; -3.930 ns ; input[7]     ; reg_32:shadow_latch|dflipflop:\G1:7:d|output  ; clock    ;
; N/A           ; None        ; -3.944 ns ; input[12]    ; reg_32:shadow_latch|dflipflop:\G1:12:d|output ; clock    ;
; N/A           ; None        ; -4.045 ns ; input[6]     ; reg_32:shadow_latch|dflipflop:\G1:6:d|output  ; clock    ;
; N/A           ; None        ; -4.102 ns ; input[10]    ; reg_32:shadow_latch|dflipflop:\G1:10:d|output ; clock    ;
; N/A           ; None        ; -4.106 ns ; input[28]    ; reg_32:shadow_latch|dflipflop:\G1:28:d|output ; clock    ;
; N/A           ; None        ; -4.120 ns ; input[30]    ; reg_32:shadow_latch|dflipflop:\G1:30:d|output ; clock    ;
; N/A           ; None        ; -4.216 ns ; input[25]    ; reg_32:shadow_latch|dflipflop:\G1:25:d|output ; clock    ;
; N/A           ; None        ; -4.238 ns ; input[1]     ; reg_32:shadow_latch|dflipflop:\G1:1:d|output  ; clock    ;
; N/A           ; None        ; -4.260 ns ; input[2]     ; reg_32:shadow_latch|dflipflop:\G1:2:d|output  ; clock    ;
; N/A           ; None        ; -4.267 ns ; input[29]    ; reg_32:shadow_latch|dflipflop:\G1:29:d|output ; clock    ;
+---------------+-------------+-----------+--------------+-----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Nov 09 21:33:55 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 394.32 MHz between source register "reg_32:shadow_latch|dflipflop:\G1:12:d|output" and destination register "razor_dflipflop:\G1:12:d|output" (period= 2.536 ns)
    Info: + Longest register to register delay is 1.027 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y15_N29; Fanout = 7; REG Node = 'reg_32:shadow_latch|dflipflop:\G1:12:d|output'
        Info: 2: + IC(0.614 ns) + CELL(0.413 ns) = 1.027 ns; Loc. = LCFF_X61_Y15_N31; Fanout = 6; REG Node = 'razor_dflipflop:\G1:12:d|output'
        Info: Total cell delay = 0.413 ns ( 40.21 % )
        Info: Total interconnect delay = 0.614 ns ( 59.79 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.312 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'
            Info: 2: + IC(1.826 ns) + CELL(0.602 ns) = 3.312 ns; Loc. = LCFF_X61_Y15_N31; Fanout = 6; REG Node = 'razor_dflipflop:\G1:12:d|output'
            Info: Total cell delay = 1.486 ns ( 44.87 % )
            Info: Total interconnect delay = 1.826 ns ( 55.13 % )
        Info: - Longest clock path from clock "clock" to source register is 3.314 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'
            Info: 2: + IC(1.828 ns) + CELL(0.602 ns) = 3.314 ns; Loc. = LCFF_X61_Y15_N29; Fanout = 7; REG Node = 'reg_32:shadow_latch|dflipflop:\G1:12:d|output'
            Info: Total cell delay = 1.486 ns ( 44.84 % )
            Info: Total interconnect delay = 1.828 ns ( 55.16 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "reg_32:shadow_latch|dflipflop:\G1:25:d|output" and destination pin or register "razor_dflipflop:\G1:25:d|output" for clock "clock" (Hold time is 116 ps)
    Info: + Largest clock skew is 0.924 ns
        Info: + Longest clock path from clock "clock" to destination register is 3.231 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'
            Info: 2: + IC(1.745 ns) + CELL(0.602 ns) = 3.231 ns; Loc. = LCFF_X64_Y10_N27; Fanout = 7; REG Node = 'razor_dflipflop:\G1:25:d|output'
            Info: Total cell delay = 1.486 ns ( 45.99 % )
            Info: Total interconnect delay = 1.745 ns ( 54.01 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.307 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'
            Info: 2: + IC(0.821 ns) + CELL(0.602 ns) = 2.307 ns; Loc. = LCFF_X64_Y10_N25; Fanout = 8; REG Node = 'reg_32:shadow_latch|dflipflop:\G1:25:d|output'
            Info: Total cell delay = 1.486 ns ( 64.41 % )
            Info: Total interconnect delay = 0.821 ns ( 35.59 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 0.817 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y10_N25; Fanout = 8; REG Node = 'reg_32:shadow_latch|dflipflop:\G1:25:d|output'
        Info: 2: + IC(0.404 ns) + CELL(0.413 ns) = 0.817 ns; Loc. = LCFF_X64_Y10_N27; Fanout = 7; REG Node = 'razor_dflipflop:\G1:25:d|output'
        Info: Total cell delay = 0.413 ns ( 50.55 % )
        Info: Total interconnect delay = 0.404 ns ( 49.45 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "reg_32:shadow_latch|dflipflop:\G1:29:d|output" (data pin = "input[29]", clock pin = "clock") is 4.515 ns
    Info: + Longest pin to register delay is 7.144 ns
        Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_AD24; Fanout = 1; PIN Node = 'input[29]'
        Info: 2: + IC(5.837 ns) + CELL(0.413 ns) = 7.144 ns; Loc. = LCFF_X63_Y10_N9; Fanout = 5; REG Node = 'reg_32:shadow_latch|dflipflop:\G1:29:d|output'
        Info: Total cell delay = 1.307 ns ( 18.30 % )
        Info: Total interconnect delay = 5.837 ns ( 81.70 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.591 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'
        Info: 2: + IC(1.105 ns) + CELL(0.602 ns) = 2.591 ns; Loc. = LCFF_X63_Y10_N9; Fanout = 5; REG Node = 'reg_32:shadow_latch|dflipflop:\G1:29:d|output'
        Info: Total cell delay = 1.486 ns ( 57.35 % )
        Info: Total interconnect delay = 1.105 ns ( 42.65 % )
Info: tco from clock "clock" to destination pin "error" through register "reg_32:shadow_latch|dflipflop:\G1:14:d|output" is 36.467 ns
    Info: + Longest clock path from clock "clock" to source register is 3.314 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'
        Info: 2: + IC(1.828 ns) + CELL(0.602 ns) = 3.314 ns; Loc. = LCFF_X61_Y15_N9; Fanout = 10; REG Node = 'reg_32:shadow_latch|dflipflop:\G1:14:d|output'
        Info: Total cell delay = 1.486 ns ( 44.84 % )
        Info: Total interconnect delay = 1.828 ns ( 55.16 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 32.876 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y15_N9; Fanout = 10; REG Node = 'reg_32:shadow_latch|dflipflop:\G1:14:d|output'
        Info: 2: + IC(0.662 ns) + CELL(0.545 ns) = 1.207 ns; Loc. = LCCOMB_X61_Y15_N20; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:15:G2:halfadder3|carryout~1'
        Info: 3: + IC(0.801 ns) + CELL(0.455 ns) = 2.463 ns; Loc. = LCCOMB_X64_Y15_N24; Fanout = 2; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:15:G2:halfadder3|carryout~2'
        Info: 4: + IC(2.389 ns) + CELL(0.544 ns) = 5.396 ns; Loc. = LCCOMB_X64_Y15_N8; Fanout = 2; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|carryout~1'
        Info: 5: + IC(1.418 ns) + CELL(0.178 ns) = 6.992 ns; Loc. = LCCOMB_X53_Y15_N16; Fanout = 5; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:15:G2:halfadder3|carryout'
        Info: 6: + IC(0.323 ns) + CELL(0.322 ns) = 7.637 ns; Loc. = LCCOMB_X53_Y15_N20; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:15:G2:halfadder3|carryout~1'
        Info: 7: + IC(0.313 ns) + CELL(0.322 ns) = 8.272 ns; Loc. = LCCOMB_X53_Y15_N6; Fanout = 5; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:15:G2:halfadder3|carryout~2'
        Info: 8: + IC(0.956 ns) + CELL(0.544 ns) = 9.772 ns; Loc. = LCCOMB_X53_Y19_N0; Fanout = 2; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~4'
        Info: 9: + IC(0.559 ns) + CELL(0.322 ns) = 10.653 ns; Loc. = LCCOMB_X54_Y19_N16; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~5'
        Info: 10: + IC(0.896 ns) + CELL(0.322 ns) = 11.871 ns; Loc. = LCCOMB_X54_Y15_N12; Fanout = 7; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:12:G2:halfadder3|carryout~6'
        Info: 11: + IC(0.950 ns) + CELL(0.322 ns) = 13.143 ns; Loc. = LCCOMB_X54_Y18_N2; Fanout = 7; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~1'
        Info: 12: + IC(1.205 ns) + CELL(0.322 ns) = 14.670 ns; Loc. = LCCOMB_X53_Y19_N2; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~2'
        Info: 13: + IC(0.296 ns) + CELL(0.427 ns) = 15.393 ns; Loc. = LCCOMB_X53_Y19_N28; Fanout = 6; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:10:G2:halfadder3|carryout~3'
        Info: 14: + IC(0.935 ns) + CELL(0.322 ns) = 16.650 ns; Loc. = LCCOMB_X53_Y21_N16; Fanout = 2; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4'
        Info: 15: + IC(1.191 ns) + CELL(0.178 ns) = 18.019 ns; Loc. = LCCOMB_X51_Y19_N2; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~5'
        Info: 16: + IC(0.289 ns) + CELL(0.177 ns) = 18.485 ns; Loc. = LCCOMB_X51_Y19_N6; Fanout = 5; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~6'
        Info: 17: + IC(0.950 ns) + CELL(0.178 ns) = 19.613 ns; Loc. = LCCOMB_X50_Y21_N2; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum~2'
        Info: 18: + IC(0.567 ns) + CELL(0.544 ns) = 20.724 ns; Loc. = LCCOMB_X49_Y21_N26; Fanout = 9; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum~3'
        Info: 19: + IC(0.325 ns) + CELL(0.521 ns) = 21.570 ns; Loc. = LCCOMB_X49_Y21_N20; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:4:G2:halfadder3|carryout~2'
        Info: 20: + IC(0.833 ns) + CELL(0.177 ns) = 22.580 ns; Loc. = LCCOMB_X48_Y21_N26; Fanout = 5; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:4:G2:halfadder3|carryout~3'
        Info: 21: + IC(0.825 ns) + CELL(0.322 ns) = 23.727 ns; Loc. = LCCOMB_X49_Y21_N2; Fanout = 3; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:4:G2:halfadder3|carryout'
        Info: 22: + IC(0.897 ns) + CELL(0.544 ns) = 25.168 ns; Loc. = LCCOMB_X49_Y22_N28; Fanout = 3; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum'
        Info: 23: + IC(0.555 ns) + CELL(0.461 ns) = 26.184 ns; Loc. = LCCOMB_X50_Y22_N26; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~2'
        Info: 24: + IC(0.543 ns) + CELL(0.322 ns) = 27.049 ns; Loc. = LCCOMB_X50_Y22_N28; Fanout = 1; COMB Node = 'comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~3'
        Info: 25: + IC(0.540 ns) + CELL(0.521 ns) = 28.110 ns; Loc. = LCCOMB_X49_Y22_N6; Fanout = 1; COMB Node = 'comparator_32:comparator|not_equal~20'
        Info: 26: + IC(1.770 ns) + CELL(2.996 ns) = 32.876 ns; Loc. = PIN_J17; Fanout = 0; PIN Node = 'error'
        Info: Total cell delay = 11.888 ns ( 36.16 % )
        Info: Total interconnect delay = 20.988 ns ( 63.84 % )
Info: th for register "reg_32:shadow_latch|dflipflop:\G1:11:d|output" (data pin = "write_enable", clock pin = "clock") is -0.960 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.314 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'
        Info: 2: + IC(1.828 ns) + CELL(0.602 ns) = 3.314 ns; Loc. = LCFF_X61_Y15_N25; Fanout = 12; REG Node = 'reg_32:shadow_latch|dflipflop:\G1:11:d|output'
        Info: Total cell delay = 1.486 ns ( 44.84 % )
        Info: Total interconnect delay = 1.828 ns ( 55.16 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.560 ns
        Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_C13; Fanout = 64; PIN Node = 'write_enable'
        Info: 2: + IC(2.786 ns) + CELL(0.758 ns) = 4.560 ns; Loc. = LCFF_X61_Y15_N25; Fanout = 12; REG Node = 'reg_32:shadow_latch|dflipflop:\G1:11:d|output'
        Info: Total cell delay = 1.774 ns ( 38.90 % )
        Info: Total interconnect delay = 2.786 ns ( 61.10 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Sat Nov 09 21:33:55 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


