Real time: Nov/21/2014 18:44:30

Profiler Stats
--------------
Elapsed_time_in_seconds: 298
Elapsed_time_in_minutes: 4.96667
Elapsed_time_in_hours: 0.0827778
Elapsed_time_in_days: 0.00344907

Virtual_time_in_seconds: 297.31
Virtual_time_in_minutes: 4.95517
Virtual_time_in_hours:   0.0825861
Virtual_time_in_days:    0.0825861

Ruby_current_time: 2913408
Ruby_start_time: 1
Ruby_cycles: 2913407

mbytes_resident: 3229.39
mbytes_total: 3281.33
resident_ratio: 0.984172

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 2.91341e+06 [ 2.91341e+06 2.91341e+06 2.91341e+06 2.91341e+06 2.91341e+06 2.91341e+06 2.91341e+06 2.91341e+06 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 233032
  L1D_cache_total_misses: 11962	(5.1332%)
  L1D_cache_total_demand_misses: 11962
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 11962
  L1D_cache_misses_per_instruction: 11962
  L1D_cache_instructions_per_misses: 8.35981e-05

  L1D_cache_request_type_LD:   138990	(59.6442)%
  L1D_cache_request_type_ST:   94042	(40.3558)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 233032 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 233032 ]

  L1D_cache_miss_type_LD:   5868	(49.0553)%
  L1D_cache_miss_type_ST:   6094	(50.9447)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 160650
  L1T_cache_total_misses: 54605	(33.99%)
  L1T_cache_total_demand_misses: 54605
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 54605
  L1T_cache_misses_per_instruction: 54605
  L1T_cache_instructions_per_misses: 1.83133e-05

  L1T_cache_request_type_LD:   83689	(52.094)%
  L1T_cache_request_type_ST:   76961	(47.906)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 160650 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 160650 ]

  L1T_cache_miss_type_LD:   7389	(13.5317)%
  L1T_cache_miss_type_ST:   47216	(86.4683)%

L2_cache cache stats: 
  L2_cache_total_requests: 14309
  L2_cache_total_misses: 8553	(59.7736%)
  L2_cache_total_demand_misses: 8553
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 8553
  L2_cache_misses_per_instruction: 8553
  L2_cache_instructions_per_misses: 0.000116918

  L2_cache_request_type_LD:   5868	(41.0092)%
  L2_cache_request_type_ST:   8441	(58.9908)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 14309 average:     8 | standard deviation: 0 | 0 0 0 0 14309 ]

  L2_cache_miss_type_LD:   4348	(50.836)%
  L2_cache_miss_type_ST:   4205	(49.164)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 84350
  L2T_cache_total_misses: 2347	(2.78245%)
  L2T_cache_total_demand_misses: 2347
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 2347
  L2T_cache_misses_per_instruction: 2347
  L2T_cache_instructions_per_misses: 0.000426076

  L2T_cache_request_type_LD:   7389	(8.75993)%
  L2T_cache_request_type_ST:   76961	(91.2401)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 84350 average: 29.8976 | standard deviation: 6.78511 | 0 0 0 0 7389 0 76961 ]

  L2T_cache_miss_type_LD:   1498	(63.8262)%
  L2T_cache_miss_type_ST:   849	(36.1738)%


TBE Queries: 115723
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:1  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:48  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 31 count: 115723 average: 4.19162 | standard deviation: 6.40901 | 47699 18049 10584 5605 2422 1930 2071 2016 2107 1896 1413 1461 1727 1226 2181 3485 1007 1155 1274 1182 1039 985 936 758 532 368 214 134 98 73 48 48 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 16 count: 393682 average: 4.31359 | standard deviation: 4.11936 | 0 88806 82384 70936 47330 19892 12051 8162 6950 6246 5440 5568 5128 5077 5260 6291 18161 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 1448 count: 393682 average: 18.4421 | standard deviation: 50.9796 | 297362 1 3 73134 6913 783 609 384 140 772 447 128 80 15 137 819 715 971 625 325 154 98 51 35 51 44 43 38 61 30 30 45 22 20 17 4 606 532 565 1833 1210 794 618 518 432 407 214 180 138 95 76 113 70 56 38 41 18 4 3 0 0 0 0 0 0 1 0 0 0 0 0 2 1 0 0 1 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 1 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 804 count: 222679 average: 12.8717 | standard deviation: 47.107 | 216239 2059 4235 144 0 1 1 0 0 0 ]
miss_latency_ST: [binsize: 256 max: 1448 count: 171003 average: 25.6958 | standard deviation: 54.7774 | 166745 4245 7 0 3 3 0 0 0 0 ]
miss_latency_L1Cache: [binsize: 8 max: 804 count: 49566 average: 34.6048 | standard deviation: 91.5235 | 44070 0 0 0 0 0 0 1 0 62 192 128 80 3 1 83 212 301 47 10 18 17 2 4 5 11 1 4 9 4 2 0 0 0 0 1 435 341 334 1130 658 384 278 214 180 102 60 38 24 29 17 33 16 5 5 7 6 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 8 max: 1448 count: 344116 average: 16.114 | standard deviation: 41.5174 | 253292 1 3 73134 6913 783 609 383 140 710 255 0 0 12 136 736 503 670 578 315 136 81 49 31 46 33 42 34 52 26 28 45 22 20 17 3 171 191 231 703 552 410 340 304 252 305 154 142 114 66 59 80 54 51 33 34 12 4 2 0 0 0 0 0 0 1 0 0 0 0 0 2 1 0 0 1 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 1 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 1 max: 16 count: 393682 average: 4.31359 | standard deviation: 4.11936 | 0 88806 82384 70936 47330 19892 12051 8162 6950 6246 5440 5568 5128 5077 5260 6291 18161 ]
Sequencer_0: [binsize: 1 max: 7 count: 150896 average: 2.1704 | standard deviation: 1.01436 | 0 45553 53596 33953 16231 1410 145 8 ]
Sequencer_1: [binsize: 1 max: 16 count: 82136 average: 9.73686 | standard deviation: 4.98438 | 0 3799 3609 4624 4505 4782 4636 4615 4446 4051 3947 4000 3999 4477 4761 5693 16192 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 16 count: 44862 average: 3.91701 | standard deviation: 3.02545 | 0 10200 3183 8231 10758 5755 2734 907 387 299 226 179 191 203 218 349 1042 ]
SequencerACC_1: [binsize: 1 max: 16 count: 11544 average: 3.44231 | standard deviation: 3.45937 | 0 4691 2690 755 508 350 275 362 489 574 222 196 220 7 8 13 184 ]
SequencerACC_2: [binsize: 1 max: 16 count: 42756 average: 3.41042 | standard deviation: 2.20073 | 0 8750 6175 10012 7880 4732 2760 1025 425 124 130 184 207 53 9 14 276 ]
SequencerACC_3: [binsize: 1 max: 16 count: 14603 average: 2.75395 | standard deviation: 2.60576 | 0 6566 2525 2162 1052 581 347 289 313 243 171 222 7 6 3 7 109 ]
SequencerACC_4: [binsize: 1 max: 16 count: 14572 average: 2.77649 | standard deviation: 2.68853 | 0 6539 2642 2242 931 407 305 267 307 316 238 239 13 6 4 3 113 ]
SequencerACC_5: [binsize: 1 max: 16 count: 32313 average: 3.99149 | standard deviation: 3.00309 | 0 2708 7964 8957 5465 1875 849 689 583 639 506 548 491 325 257 212 245 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 4 max: 148 count: 69027 average: 29.2851 | standard deviation: 16.3888 | 0 0 1299 3 18962 8933 11845 12335 3509 2413 2247 1363 1360 778 589 578 405 264 212 173 188 167 127 138 143 144 149 111 108 101 93 87 58 50 66 22 6 1 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 4 max: 136 count: 33485 average: 26.4631 | standard deviation: 9.64748 | 0 0 400 0 10265 2685 9143 5309 1868 905 1225 556 396 212 121 98 67 35 23 36 34 29 8 17 16 14 15 4 1 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 4 max: 148 count: 35542 average: 31.9437 | standard deviation: 20.479 | 0 0 899 3 8697 6248 2702 7026 1641 1508 1022 807 964 566 468 480 338 229 189 137 154 138 119 121 127 130 134 107 107 100 92 87 58 50 65 22 6 1 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 31 count: 3693 average: 18.6886 | standard deviation: 2.86118 | 0 0 0 0 0 0 0 0 0 0 0 400 0 0 0 0 0 0 0 2258 231 696 66 15 13 4 6 1 2 0 0 1 ]
  virtual_network_3_delay_cycles: [binsize: 4 max: 136 count: 29792 average: 27.4268 | standard deviation: 9.7558 | 0 0 0 0 8007 1677 9119 5306 1868 905 1225 556 396 212 121 98 67 35 23 36 34 29 8 17 16 14 15 4 1 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 289
system_time: 7
page_reclaims: 827016
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 504

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 42765
L2_TO_L2T_MSG = 2217
L2_DATA_GX = 20000
L2T_TO_L1T_DATA = 29556
L1_DATA_GX = 0
L2_TO_L2T_ACK = 2527
L2T_TO_L1T_MSG = 76961
L2_DATA_S = 32830
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 0
L1_MSG = 0
L2_COHMSG_FWD = 2763
L1_DATA_F = 3880
L1_DATA_PX = 43285
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 307844
L2_MSG = 0
L2_COHMSG_INV = 930
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 6914
L2_ATOMIC = 0
L2_TO_L2T_DATA = 11735
L1_DATA = 0
L1_COHMSG = 29248
L1_COHMSG_INVACK = 620
L1T_TO_L2T_MSG = 7389
----------------------
total_flits_messages = 621464
----------------------

DMA = 247830
DATA_GX_OW = 21896
DATA_PX_C = 34628
DATA_PX_D = 8657
DATA_GX_C = 5474
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:150896 full:0 size:[binsize: 1 max: 4 count: 150896 average: 2.06948 | standard deviation: 0.95735 | 0 49889 55016 31609 14382 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:82136 full:0 size:[binsize: 1 max: 16 count: 82136 average: 6.88934 | standard deviation: 4.63845 | 0 11016 8057 6698 6563 5816 5267 4703 4463 4033 3900 3901 3909 4151 3484 3575 2600 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=81571 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=28301 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=74304 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=37763 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=37641 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=55653 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=98324 [L2TCache]=0 [L2Cache]=10200 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=8193 [L2TCache]=0 [L2Cache]=3059 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=4369 [L2Cache]=0 [L1Cache]=33556 [Directory]=4286 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=10 [Directory]=2 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=1865 [L2Cache]=0 [L1Cache]=29007 [Directory]=4241 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=864 [Directory]=24 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=2155 [L2Cache]=4862 [L1Cache]=2486 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=8090 [L2Cache]=54412 [L1Cache]=2014 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=10700 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=10675 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=10700 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=10690 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00854851 flits/cycle
total_flits_on_link = 1643750
-------------
Total VC Load [0] = 48664 flits
Total VC Load [1] = 47625 flits
Total VC Load [2] = 44919 flits
Total VC Load [3] = 43526 flits
Total VC Load [4] = 5654 flits
Total VC Load [5] = 5756 flits
Total VC Load [6] = 5696 flits
Total VC Load [7] = 5734 flits
Total VC Load [8] = 7483 flits
Total VC Load [9] = 7549 flits
Total VC Load [10] = 7438 flits
Total VC Load [11] = 7458 flits
Total VC Load [12] = 128091 flits
Total VC Load [13] = 127429 flits
Total VC Load [14] = 126362 flits
Total VC Load [15] = 124532 flits
Total VC Load [16] = 14061 flits
Total VC Load [17] = 14126 flits
Total VC Load [18] = 14018 flits
Total VC Load [19] = 14129 flits
Total VC Load [20] = 157580 flits
Total VC Load [21] = 157774 flits
Total VC Load [22] = 157364 flits
Total VC Load [23] = 157748 flits
Total VC Load [24] = 53230 flits
Total VC Load [25] = 53057 flits
Total VC Load [26] = 53305 flits
Total VC Load [27] = 53442 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.0167035 flits/cycle 
Average VC Load [1] = 0.0163468 flits/cycle 
Average VC Load [2] = 0.015418 flits/cycle 
Average VC Load [3] = 0.0149399 flits/cycle 
Average VC Load [4] = 0.00194068 flits/cycle 
Average VC Load [5] = 0.00197569 flits/cycle 
Average VC Load [6] = 0.0019551 flits/cycle 
Average VC Load [7] = 0.00196814 flits/cycle 
Average VC Load [8] = 0.00256847 flits/cycle 
Average VC Load [9] = 0.00259112 flits/cycle 
Average VC Load [10] = 0.00255302 flits/cycle 
Average VC Load [11] = 0.00255989 flits/cycle 
Average VC Load [12] = 0.0439661 flits/cycle 
Average VC Load [13] = 0.0437388 flits/cycle 
Average VC Load [14] = 0.0433726 flits/cycle 
Average VC Load [15] = 0.0427445 flits/cycle 
Average VC Load [16] = 0.00482631 flits/cycle 
Average VC Load [17] = 0.00484862 flits/cycle 
Average VC Load [18] = 0.00481155 flits/cycle 
Average VC Load [19] = 0.00484965 flits/cycle 
Average VC Load [20] = 0.0540879 flits/cycle 
Average VC Load [21] = 0.0541545 flits/cycle 
Average VC Load [22] = 0.0540137 flits/cycle 
Average VC Load [23] = 0.0541455 flits/cycle 
Average VC Load [24] = 0.0182707 flits/cycle 
Average VC Load [25] = 0.0182113 flits/cycle 
Average VC Load [26] = 0.0182964 flits/cycle 
Average VC Load [27] = 0.0183435 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 13.868
-------------
Dynamic_Link_Power = 0.0625185
Static_Link_Power = 0.733365
Total_Link_Power = 0.795884
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.0032265, Crossbar: 0.00439473, VC allocator: 0.000470921, SW allocator: 0.00162789, Clock: 0.153216, Total: 0.162936
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.70184
Dynamic_Router_Power = 0.162936
Static_Router_Power = 1.53891
Total_Router_Power = 1.70184
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.225454
Total_Static_Power = 2.27227
Total_Power = 2.49773
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  83689
L1_WThru  76961
L1_Atomic  0
L1_Replacement  698
Data  0
Data_Done  7389
Ack  0
Ack_Done  76961
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  7389
I  L1_WThru  47216
I  L1_Atomic  0 <-- 
I  L1_Replacement  638

S  Load  76300
S  L1_WThru  29745
S  L1_Atomic  0 <-- 
S  L1_Replacement  60

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  7389

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  47755
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  29206

 --- L2TCache ---
 - Event Counts -
L1_GETS  7389
L1_Write  47216
L1_Upgrade_T  29472
L1_Upgrade_NT  273
L2_Atomic  0
L2_Expire  25
L2_Replacement  0
L2_Replacement_clean  0
Data  155
Data_all_Acks  2192
Ack  155
Ack_all  155
WB_Ack  2217
Fwd_GETX  1474
Fwd_GETS  743
Inv  0

 - Transitions -
NP  L1_GETS  1498
NP  L1_Write  849
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  5883
E  L1_Write  46367
E  L1_Upgrade_NT  273
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  1460
E  Fwd_GETS  732
E  Inv  0 <-- 

S  L1_GETS  8
S  L1_Upgrade_T  29472
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  14
S  Fwd_GETS  11
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  1498
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  155
IM  Data_all_Acks  694
IM  Ack  155
IM  Ack_all  155

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  25
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  2217
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  5868
L1_GETX  7821
L1_UPGRADE  620
L1_PUTX  6294
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  8553
WB_Data  776
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  776
Unblock_Cancel  0
Exclusive_Unblock  13533
PUTX_ACC  630
DATA_ACC  1587

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  4348
NP  L1_GETX  4205
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  155
SS  L1_UPGRADE  620
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  1
M  L1_GETX  0 <-- 
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  1519
MT  L1_GETX  3461
MT  L1_PUTX  6294
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  4348

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  4205

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  775

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  12758
MT_MB  PUTX_ACC  77
MT_MB  DATA_ACC  1397

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  776
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  553
MT_IIB  DATA_ACC  190

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  776

 --- L1Cache ---
 - Event Counts -
Load  138990
Ifetch  0
Store  94042
Inv  930
L1_Replacement  6422
Fwd_GETX  1987
Fwd_GETS  776
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  6566
DataS_fromL1  776
Data_all_Acks  4000
Ack  620
Ack_all  620
WB_Ack  6294

 - Transitions -
NP  Load  4359
NP  Ifetch  0 <-- 
NP  Store  4204
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  1509
I  Ifetch  0 <-- 
I  Store  1270
I  Inv  0 <-- 
I  L1_Replacement  128

S  Load  770
S  Ifetch  0 <-- 
S  Store  620
S  Inv  930
S  L1_Replacement  0 <-- 

E  Load  26744
E  Ifetch  0 <-- 
E  Store  4241
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Fwd_GETX  685
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  105608
M  Ifetch  0 <-- 
M  Store  83707
M  Inv  0 <-- 
M  L1_Replacement  6294
M  Fwd_GETX  1302
M  Fwd_GETS  776
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  5092
IS  DataS_fromL1  776
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  1474
IM  Data_all_Acks  4000
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  620
SM  Ack_all  620

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  6294

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  8553
Data  0

 - Transitions -
I  Fetch  8553
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:22276 full:0 size:[binsize: 1 max: 16 count: 22276 average: 1.21112 | standard deviation: 0.977709 | 0 20307 1209 213 104 93 100 96 68 47 9 5 5 5 5 5 5 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:7766 full:0 size:[binsize: 1 max: 16 count: 7766 average: 1.2847 | standard deviation: 1.23837 | 0 7164 194 63 63 64 64 64 63 5 4 3 3 3 3 3 3 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:19995 full:0 size:[binsize: 1 max: 16 count: 19995 average: 1.16514 | standard deviation: 0.855961 | 0 18497 1019 115 67 64 64 64 65 8 7 5 4 4 4 4 4 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:9857 full:0 size:[binsize: 1 max: 16 count: 9857 average: 1.12641 | standard deviation: 0.831905 | 0 9429 229 40 27 26 26 27 30 5 3 3 3 3 2 2 2 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:9828 full:0 size:[binsize: 1 max: 16 count: 9828 average: 1.12057 | standard deviation: 0.808082 | 0 9413 229 31 28 26 26 36 18 3 3 3 3 3 2 2 2 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:14628 full:0 size:[binsize: 1 max: 16 count: 14628 average: 1.3036 | standard deviation: 0.75288 | 0 11126 3072 229 106 47 14 7 3 3 3 3 4 3 3 3 2 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:22276 full:0 size:[binsize: 1 max: 2 count: 22276 average: 1.00934 | standard deviation: 0.0963998 | 0 22068 208 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:7766 full:0 size:[binsize: 1 max: 2 count: 7766 average: 1.0121 | standard deviation: 0.109439 | 0 7672 94 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:19995 full:0 size:[binsize: 1 max: 2 count: 19995 average: 1.0084 | standard deviation: 0.091392 | 0 19827 168 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:9857 full:0 size:[binsize: 1 max: 2 count: 9857 average: 1.00609 | standard deviation: 0.0780235 | 0 9797 60 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:9828 full:0 size:[binsize: 1 max: 2 count: 9828 average: 1.00295 | standard deviation: 0.0543236 | 0 9799 29 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:14628 full:0 size:[binsize: 1 max: 2 count: 14628 average: 1.01552 | standard deviation: 0.12375 | 0 14401 227 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:81371 full:0 size:[binsize: 1 max: 5 count: 81371 average: 1.15641 | standard deviation: 0.43446 | 0 70364 9824 700 429 54 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:2979 full:0 size:[binsize: 1 max: 9 count: 2979 average: 2.05942 | standard deviation: 1.73505 | 0 1868 390 142 172 179 130 88 8 2 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:81371 full:0 size:[binsize: 1 max: 2 count: 81371 average: 1.01686 | standard deviation: 0.128758 | 0 79999 1372 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:2979 full:0 size:[binsize: 1 max: 2 count: 2979 average: 1.12286 | standard deviation: 0.328826 | 0 2613 366 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:2243 full:0 size:[binsize: 1 max: 8 count: 2243 average: 1.43379 | standard deviation: 1.05787 | 0 1718 322 103 40 17 15 14 14 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:734 full:0 size:[binsize: 1 max: 8 count: 734 average: 1.35286 | standard deviation: 0.970225 | 0 592 89 29 8 4 4 4 4 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:1231 full:0 size:[binsize: 1 max: 8 count: 1231 average: 1.67425 | standard deviation: 1.35521 | 0 846 205 64 49 25 15 14 13 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:356 full:0 size:[binsize: 1 max: 8 count: 356 average: 1.46629 | standard deviation: 1.19977 | 0 281 41 10 9 6 3 3 3 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:1802 full:0 size:[binsize: 1 max: 3 count: 1802 average: 1.05549 | standard deviation: 0.236812 | 0 1705 94 3 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:545 full:0 size:[binsize: 1 max: 2 count: 545 average: 1.05321 | standard deviation: 0.226871 | 0 516 29 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:1672 full:0 size:[binsize: 1 max: 2 count: 1672 average: 1.13218 | standard deviation: 0.338971 | 0 1451 221 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:545 full:0 size:[binsize: 1 max: 2 count: 545 average: 1.0844 | standard deviation: 0.281148 | 0 499 46 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:3474 full:0 size:[binsize: 1 max: 2 count: 3474 average: 1.03138 | standard deviation: 0.174703 | 0 3365 109 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:1400 full:0 size:[binsize: 1 max: 2 count: 1400 average: 1.05286 | standard deviation: 0.225279 | 0 1326 74 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:4286 full:0 size:[binsize: 1 max: 3 count: 4286 average: 1.20695 | standard deviation: 0.457276 | 0 3495 695 96 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:4241 full:0 size:[binsize: 1 max: 3 count: 4241 average: 1.14714 | standard deviation: 0.378365 | 0 3654 550 37 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:24 full:0 size:[binsize: 1 max: 2 count: 24 average: 1.08333 | standard deviation: 0.294884 | 0 22 2 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:3269 full:0 size:[binsize: 1 max: 4 count: 3269 average: 1.32089 | standard deviation: 0.602677 | 0 2439 629 183 18 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:1990 full:0 size:[binsize: 1 max: 4 count: 1990 average: 1.25779 | standard deviation: 0.518632 | 0 1551 368 68 3 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:496 full:0 size:[binsize: 1 max: 1 count: 496 average:     1 | standard deviation: 0 | 0 496 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:10824 full:0 size:[binsize: 1 max: 16 count: 10824 average: 1.76746 | standard deviation: 1.24945 | 0 5644 3467 1131 350 90 30 20 15 16 18 14 10 6 5 4 4 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:8959 full:0 size:[binsize: 1 max: 13 count: 8959 average: 1.49972 | standard deviation: 0.915374 | 0 5767 2463 482 131 47 23 15 9 8 7 4 2 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:272 full:0 size:[binsize: 1 max: 2 count: 272 average: 1.00735 | standard deviation: 0.0859074 | 0 270 2 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:7555 full:0 size:[binsize: 1 max: 2 count: 7555 average: 1.07677 | standard deviation: 0.266375 | 0 6975 580 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:6232 full:0 size:[binsize: 1 max: 2 count: 6232 average: 1.05536 | standard deviation: 0.228734 | 0 5887 345 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:520 full:0 size:[binsize: 1 max: 1 count: 520 average:     1 | standard deviation: 0 | 0 520 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:11190 full:0 size:[binsize: 1 max: 2 count: 11190 average: 1.12547 | standard deviation: 0.331286 | 0 9786 1404 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:9521 full:0 size:[binsize: 1 max: 2 count: 9521 average: 1.08529 | standard deviation: 0.279368 | 0 8709 812 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:520 full:0 size:[binsize: 1 max: 1 count: 520 average:     1 | standard deviation: 0 | 0 520 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:5517 full:0 size:[binsize: 1 max: 2 count: 5517 average: 1.04477 | standard deviation: 0.206844 | 0 5270 247 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:5125 full:0 size:[binsize: 1 max: 2 count: 5125 average: 1.0322 | standard deviation: 0.176708 | 0 4960 165 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:272 full:0 size:[binsize: 1 max: 1 count: 272 average:     1 | standard deviation: 0 | 0 272 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:1266 full:0 size:[binsize: 1 max: 3 count: 1266 average: 1.09084 | standard deviation: 0.311822 | 0 1160 97 9 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:16990 full:0 size:[binsize: 1 max: 32 count: 16990 average: 5.28999 | standard deviation: 6.5599 | 0 5402 3809 1322 1059 638 553 470 460 371 315 247 212 176 171 167 165 120 120 119 119 119 119 119 119 71 71 71 71 71 48 48 48 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:1643 full:0 size:[binsize: 1 max: 6 count: 1643 average: 2.06086 | standard deviation: 1.43176 | 0 887 266 182 182 63 63 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:2826 full:0 size:[binsize: 1 max: 7 count: 2826 average: 1.54459 | standard deviation: 0.932216 | 0 1822 693 179 64 46 20 2 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:1266 full:0 size:[binsize: 1 max: 2 count: 1266 average: 1.05134 | standard deviation: 0.221386 | 0 1201 65 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:10696 full:0 size:[binsize: 1 max: 3 count: 10696 average: 1.13472 | standard deviation: 0.363737 | 0 9339 1273 84 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:1177 full:0 size:[binsize: 1 max: 2 count: 1177 average: 1.02039 | standard deviation: 0.142857 | 0 1153 24 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:2516 full:0 size:[binsize: 1 max: 2 count: 2516 average: 1.15859 | standard deviation: 0.365511 | 0 2117 399 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:1730 full:0 size:[binsize: 1 max: 2 count: 1730 average: 1.01965 | standard deviation: 0.14023 | 0 1696 34 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:17146 full:0 size:[binsize: 1 max: 2 count: 17146 average: 1.06736 | standard deviation: 0.25075 | 0 15991 1155 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:2140 full:0 size:[binsize: 1 max: 2 count: 2140 average: 1.00187 | standard deviation: 0.0432439 | 0 2136 4 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:2135 full:0 size:[binsize: 1 max: 2 count: 2135 average: 1.00328 | standard deviation: 0.0572732 | 0 2128 7 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:2140 full:0 size:[binsize: 1 max: 2 count: 2140 average: 1.00234 | standard deviation: 0.0483481 | 0 2135 5 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:2138 full:0 size:[binsize: 1 max: 2 count: 2138 average: 1.00094 | standard deviation: 0.0305923 | 0 2136 2 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:2140 full:0 size:[binsize: 1 max: 7 count: 2140 average: 2.72336 | standard deviation: 1.35565 | 0 475 561 479 392 174 57 2 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:2135 full:0 size:[binsize: 1 max: 8 count: 2135 average: 2.99766 | standard deviation: 1.55995 | 0 434 496 414 423 200 137 30 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:2140 full:0 size:[binsize: 1 max: 7 count: 2140 average: 3.08598 | standard deviation: 1.47045 | 0 382 439 456 456 292 113 2 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:2138 full:0 size:[binsize: 1 max: 7 count: 2138 average: 2.85126 | standard deviation: 1.38191 | 0 434 509 462 483 184 56 10 ]
