#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar  3 12:04:42 2021
# Process ID: 23580
# Current directory: D:/Vivado/hls_lab1/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/multip_2num/xsim_script.tcl}
# Log file: D:/Vivado/hls_lab1/solution1/sim/verilog/xsim.log
# Journal file: D:/Vivado/hls_lab1/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/multip_2num/xsim_script.tcl
# xsim {multip_2num} -autoloadwcfg -tclbatch {multip_2num.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source multip_2num.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set pn32ResOut_group [add_wave_group pn32ResOut(wire) -into $coutputgroup]
## add_wave /apatb_multip_2num_top/AESL_inst_multip_2num/pn32ResOut_ap_vld -into $pn32ResOut_group -color #ffff00 -radix hex
## add_wave /apatb_multip_2num_top/AESL_inst_multip_2num/pn32ResOut -into $pn32ResOut_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set n32In2_group [add_wave_group n32In2(wire) -into $cinputgroup]
## add_wave /apatb_multip_2num_top/AESL_inst_multip_2num/n32In2 -into $n32In2_group -radix hex
## set n32In1_group [add_wave_group n32In1(wire) -into $cinputgroup]
## add_wave /apatb_multip_2num_top/AESL_inst_multip_2num/n32In1 -into $n32In1_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_multip_2num_top/AESL_inst_multip_2num/ap_start -into $blocksiggroup
## add_wave /apatb_multip_2num_top/AESL_inst_multip_2num/ap_done -into $blocksiggroup
## add_wave /apatb_multip_2num_top/AESL_inst_multip_2num/ap_idle -into $blocksiggroup
## add_wave /apatb_multip_2num_top/AESL_inst_multip_2num/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_multip_2num_top/AESL_inst_multip_2num/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_multip_2num_top/AESL_inst_multip_2num/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_multip_2num_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_multip_2num_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_multip_2num_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_multip_2num_top/LENGTH_n32In1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_multip_2num_top/LENGTH_n32In2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_multip_2num_top/LENGTH_pn32ResOut -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_pn32ResOut_group [add_wave_group pn32ResOut(wire) -into $tbcoutputgroup]
## add_wave /apatb_multip_2num_top/pn32ResOut_ap_vld -into $tb_pn32ResOut_group -color #ffff00 -radix hex
## add_wave /apatb_multip_2num_top/pn32ResOut -into $tb_pn32ResOut_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_n32In2_group [add_wave_group n32In2(wire) -into $tbcinputgroup]
## add_wave /apatb_multip_2num_top/n32In2 -into $tb_n32In2_group -radix hex
## set tb_n32In1_group [add_wave_group n32In1(wire) -into $tbcinputgroup]
## add_wave /apatb_multip_2num_top/n32In1 -into $tb_n32In1_group -radix hex
## save_wave_config multip_2num.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 81 [0.00%] @ "113000"
// RTL Simulation : 1 / 81 [100.00%] @ "143000"
// RTL Simulation : 2 / 81 [100.00%] @ "168000"
// RTL Simulation : 3 / 81 [100.00%] @ "193000"
// RTL Simulation : 4 / 81 [100.00%] @ "218000"
// RTL Simulation : 5 / 81 [100.00%] @ "243000"
// RTL Simulation : 6 / 81 [100.00%] @ "268000"
// RTL Simulation : 7 / 81 [100.00%] @ "293000"
// RTL Simulation : 8 / 81 [100.00%] @ "318000"
// RTL Simulation : 9 / 81 [100.00%] @ "343000"
// RTL Simulation : 10 / 81 [100.00%] @ "368000"
// RTL Simulation : 11 / 81 [100.00%] @ "393000"
// RTL Simulation : 12 / 81 [100.00%] @ "418000"
// RTL Simulation : 13 / 81 [100.00%] @ "443000"
// RTL Simulation : 14 / 81 [100.00%] @ "468000"
// RTL Simulation : 15 / 81 [100.00%] @ "493000"
// RTL Simulation : 16 / 81 [100.00%] @ "518000"
// RTL Simulation : 17 / 81 [100.00%] @ "543000"
// RTL Simulation : 18 / 81 [100.00%] @ "568000"
// RTL Simulation : 19 / 81 [100.00%] @ "593000"
// RTL Simulation : 20 / 81 [100.00%] @ "618000"
// RTL Simulation : 21 / 81 [100.00%] @ "643000"
// RTL Simulation : 22 / 81 [100.00%] @ "668000"
// RTL Simulation : 23 / 81 [100.00%] @ "693000"
// RTL Simulation : 24 / 81 [100.00%] @ "718000"
// RTL Simulation : 25 / 81 [100.00%] @ "743000"
// RTL Simulation : 26 / 81 [100.00%] @ "768000"
// RTL Simulation : 27 / 81 [100.00%] @ "793000"
// RTL Simulation : 28 / 81 [100.00%] @ "818000"
// RTL Simulation : 29 / 81 [100.00%] @ "843000"
// RTL Simulation : 30 / 81 [100.00%] @ "868000"
// RTL Simulation : 31 / 81 [100.00%] @ "893000"
// RTL Simulation : 32 / 81 [100.00%] @ "918000"
// RTL Simulation : 33 / 81 [100.00%] @ "943000"
// RTL Simulation : 34 / 81 [100.00%] @ "968000"
// RTL Simulation : 35 / 81 [100.00%] @ "993000"
// RTL Simulation : 36 / 81 [100.00%] @ "1018000"
// RTL Simulation : 37 / 81 [100.00%] @ "1043000"
// RTL Simulation : 38 / 81 [100.00%] @ "1068000"
// RTL Simulation : 39 / 81 [100.00%] @ "1093000"
// RTL Simulation : 40 / 81 [100.00%] @ "1118000"
// RTL Simulation : 41 / 81 [100.00%] @ "1143000"
// RTL Simulation : 42 / 81 [100.00%] @ "1168000"
// RTL Simulation : 43 / 81 [100.00%] @ "1193000"
// RTL Simulation : 44 / 81 [100.00%] @ "1218000"
// RTL Simulation : 45 / 81 [100.00%] @ "1243000"
// RTL Simulation : 46 / 81 [100.00%] @ "1268000"
// RTL Simulation : 47 / 81 [100.00%] @ "1293000"
// RTL Simulation : 48 / 81 [100.00%] @ "1318000"
// RTL Simulation : 49 / 81 [100.00%] @ "1343000"
// RTL Simulation : 50 / 81 [100.00%] @ "1368000"
// RTL Simulation : 51 / 81 [100.00%] @ "1393000"
// RTL Simulation : 52 / 81 [100.00%] @ "1418000"
// RTL Simulation : 53 / 81 [100.00%] @ "1443000"
// RTL Simulation : 54 / 81 [100.00%] @ "1468000"
// RTL Simulation : 55 / 81 [100.00%] @ "1493000"
// RTL Simulation : 56 / 81 [100.00%] @ "1518000"
// RTL Simulation : 57 / 81 [100.00%] @ "1543000"
// RTL Simulation : 58 / 81 [100.00%] @ "1568000"
// RTL Simulation : 59 / 81 [100.00%] @ "1593000"
// RTL Simulation : 60 / 81 [100.00%] @ "1618000"
// RTL Simulation : 61 / 81 [100.00%] @ "1643000"
// RTL Simulation : 62 / 81 [100.00%] @ "1668000"
// RTL Simulation : 63 / 81 [100.00%] @ "1693000"
// RTL Simulation : 64 / 81 [100.00%] @ "1718000"
// RTL Simulation : 65 / 81 [100.00%] @ "1743000"
// RTL Simulation : 66 / 81 [100.00%] @ "1768000"
// RTL Simulation : 67 / 81 [100.00%] @ "1793000"
// RTL Simulation : 68 / 81 [100.00%] @ "1818000"
// RTL Simulation : 69 / 81 [100.00%] @ "1843000"
// RTL Simulation : 70 / 81 [100.00%] @ "1868000"
// RTL Simulation : 71 / 81 [100.00%] @ "1893000"
// RTL Simulation : 72 / 81 [100.00%] @ "1918000"
// RTL Simulation : 73 / 81 [100.00%] @ "1943000"
// RTL Simulation : 74 / 81 [100.00%] @ "1968000"
// RTL Simulation : 75 / 81 [100.00%] @ "1993000"
// RTL Simulation : 76 / 81 [100.00%] @ "2018000"
// RTL Simulation : 77 / 81 [100.00%] @ "2043000"
// RTL Simulation : 78 / 81 [100.00%] @ "2068000"
// RTL Simulation : 79 / 81 [100.00%] @ "2093000"
// RTL Simulation : 80 / 81 [100.00%] @ "2118000"
// RTL Simulation : 81 / 81 [100.00%] @ "2143000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2162500 ps : File "D:/Vivado/hls_lab1/solution1/sim/verilog/multip_2num.autotb.v" Line 341
## quit
INFO: [Common 17-206] Exiting xsim at Wed Mar  3 12:04:48 2021...
