Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 19 20:20:02 2022
| Host         : DESKTOP-CCQ71SS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (107)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (63)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (107)
--------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: Clock_kHz_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: temp_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: temp_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: temp_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: temp_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: temp_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: temp_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: temp_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: temp_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: temp_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (63)
-------------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.645        0.000                      0                  108        0.192        0.000                      0                  108        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.645        0.000                      0                  108        0.192        0.000                      0                  108        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 pwm_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.828ns (21.417%)  route 3.038ns (78.583%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.181    Clock100MHz_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  pwm_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  pwm_counter_reg[9]/Q
                         net (fo=5, routed)           0.856     6.493    pwm_counter_reg[9]
    SLICE_X3Y33          LUT3 (Prop_lut3_I1_O)        0.124     6.617 f  pwm_counter[0]_i_15/O
                         net (fo=1, routed)           0.940     7.557    pwm_counter[0]_i_15_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  pwm_counter[0]_i_7/O
                         net (fo=1, routed)           0.559     8.240    pwm_counter[0]_i_7_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.124     8.364 r  pwm_counter[0]_i_1/O
                         net (fo=14, routed)          0.683     9.047    pwm_counter0
    SLICE_X5Y32          FDRE                                         r  pwm_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.512    14.884    Clock100MHz_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  pwm_counter_reg[4]/C
                         clock pessimism              0.272    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X5Y32          FDRE (Setup_fdre_C_R)       -0.429    14.691    pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 pwm_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.828ns (21.417%)  route 3.038ns (78.583%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.181    Clock100MHz_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  pwm_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  pwm_counter_reg[9]/Q
                         net (fo=5, routed)           0.856     6.493    pwm_counter_reg[9]
    SLICE_X3Y33          LUT3 (Prop_lut3_I1_O)        0.124     6.617 f  pwm_counter[0]_i_15/O
                         net (fo=1, routed)           0.940     7.557    pwm_counter[0]_i_15_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  pwm_counter[0]_i_7/O
                         net (fo=1, routed)           0.559     8.240    pwm_counter[0]_i_7_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.124     8.364 r  pwm_counter[0]_i_1/O
                         net (fo=14, routed)          0.683     9.047    pwm_counter0
    SLICE_X5Y32          FDRE                                         r  pwm_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.512    14.884    Clock100MHz_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  pwm_counter_reg[5]/C
                         clock pessimism              0.272    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X5Y32          FDRE (Setup_fdre_C_R)       -0.429    14.691    pwm_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 pwm_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.828ns (21.417%)  route 3.038ns (78.583%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.181    Clock100MHz_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  pwm_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  pwm_counter_reg[9]/Q
                         net (fo=5, routed)           0.856     6.493    pwm_counter_reg[9]
    SLICE_X3Y33          LUT3 (Prop_lut3_I1_O)        0.124     6.617 f  pwm_counter[0]_i_15/O
                         net (fo=1, routed)           0.940     7.557    pwm_counter[0]_i_15_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  pwm_counter[0]_i_7/O
                         net (fo=1, routed)           0.559     8.240    pwm_counter[0]_i_7_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.124     8.364 r  pwm_counter[0]_i_1/O
                         net (fo=14, routed)          0.683     9.047    pwm_counter0
    SLICE_X5Y32          FDRE                                         r  pwm_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.512    14.884    Clock100MHz_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  pwm_counter_reg[6]/C
                         clock pessimism              0.272    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X5Y32          FDRE (Setup_fdre_C_R)       -0.429    14.691    pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 pwm_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.828ns (21.417%)  route 3.038ns (78.583%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.181    Clock100MHz_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  pwm_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  pwm_counter_reg[9]/Q
                         net (fo=5, routed)           0.856     6.493    pwm_counter_reg[9]
    SLICE_X3Y33          LUT3 (Prop_lut3_I1_O)        0.124     6.617 f  pwm_counter[0]_i_15/O
                         net (fo=1, routed)           0.940     7.557    pwm_counter[0]_i_15_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  pwm_counter[0]_i_7/O
                         net (fo=1, routed)           0.559     8.240    pwm_counter[0]_i_7_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.124     8.364 r  pwm_counter[0]_i_1/O
                         net (fo=14, routed)          0.683     9.047    pwm_counter0
    SLICE_X5Y32          FDRE                                         r  pwm_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.512    14.884    Clock100MHz_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  pwm_counter_reg[7]/C
                         clock pessimism              0.272    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X5Y32          FDRE (Setup_fdre_C_R)       -0.429    14.691    pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 pwm_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.828ns (21.521%)  route 3.019ns (78.479%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.181    Clock100MHz_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  pwm_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  pwm_counter_reg[9]/Q
                         net (fo=5, routed)           0.856     6.493    pwm_counter_reg[9]
    SLICE_X3Y33          LUT3 (Prop_lut3_I1_O)        0.124     6.617 f  pwm_counter[0]_i_15/O
                         net (fo=1, routed)           0.940     7.557    pwm_counter[0]_i_15_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  pwm_counter[0]_i_7/O
                         net (fo=1, routed)           0.559     8.240    pwm_counter[0]_i_7_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.124     8.364 r  pwm_counter[0]_i_1/O
                         net (fo=14, routed)          0.664     9.028    pwm_counter0
    SLICE_X5Y31          FDRE                                         r  pwm_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.510    14.882    Clock100MHz_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  pwm_counter_reg[0]/C
                         clock pessimism              0.272    15.154    
                         clock uncertainty           -0.035    15.118    
    SLICE_X5Y31          FDRE (Setup_fdre_C_R)       -0.429    14.689    pwm_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 pwm_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.828ns (21.521%)  route 3.019ns (78.479%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.181    Clock100MHz_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  pwm_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  pwm_counter_reg[9]/Q
                         net (fo=5, routed)           0.856     6.493    pwm_counter_reg[9]
    SLICE_X3Y33          LUT3 (Prop_lut3_I1_O)        0.124     6.617 f  pwm_counter[0]_i_15/O
                         net (fo=1, routed)           0.940     7.557    pwm_counter[0]_i_15_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  pwm_counter[0]_i_7/O
                         net (fo=1, routed)           0.559     8.240    pwm_counter[0]_i_7_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.124     8.364 r  pwm_counter[0]_i_1/O
                         net (fo=14, routed)          0.664     9.028    pwm_counter0
    SLICE_X5Y31          FDRE                                         r  pwm_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.510    14.882    Clock100MHz_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  pwm_counter_reg[1]/C
                         clock pessimism              0.272    15.154    
                         clock uncertainty           -0.035    15.118    
    SLICE_X5Y31          FDRE (Setup_fdre_C_R)       -0.429    14.689    pwm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 pwm_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.828ns (21.521%)  route 3.019ns (78.479%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.181    Clock100MHz_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  pwm_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  pwm_counter_reg[9]/Q
                         net (fo=5, routed)           0.856     6.493    pwm_counter_reg[9]
    SLICE_X3Y33          LUT3 (Prop_lut3_I1_O)        0.124     6.617 f  pwm_counter[0]_i_15/O
                         net (fo=1, routed)           0.940     7.557    pwm_counter[0]_i_15_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  pwm_counter[0]_i_7/O
                         net (fo=1, routed)           0.559     8.240    pwm_counter[0]_i_7_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.124     8.364 r  pwm_counter[0]_i_1/O
                         net (fo=14, routed)          0.664     9.028    pwm_counter0
    SLICE_X5Y31          FDRE                                         r  pwm_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.510    14.882    Clock100MHz_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  pwm_counter_reg[2]/C
                         clock pessimism              0.272    15.154    
                         clock uncertainty           -0.035    15.118    
    SLICE_X5Y31          FDRE (Setup_fdre_C_R)       -0.429    14.689    pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 pwm_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.828ns (21.521%)  route 3.019ns (78.479%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.181    Clock100MHz_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  pwm_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  pwm_counter_reg[9]/Q
                         net (fo=5, routed)           0.856     6.493    pwm_counter_reg[9]
    SLICE_X3Y33          LUT3 (Prop_lut3_I1_O)        0.124     6.617 f  pwm_counter[0]_i_15/O
                         net (fo=1, routed)           0.940     7.557    pwm_counter[0]_i_15_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  pwm_counter[0]_i_7/O
                         net (fo=1, routed)           0.559     8.240    pwm_counter[0]_i_7_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.124     8.364 r  pwm_counter[0]_i_1/O
                         net (fo=14, routed)          0.664     9.028    pwm_counter0
    SLICE_X5Y31          FDRE                                         r  pwm_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.510    14.882    Clock100MHz_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  pwm_counter_reg[3]/C
                         clock pessimism              0.272    15.154    
                         clock uncertainty           -0.035    15.118    
    SLICE_X5Y31          FDRE (Setup_fdre_C_R)       -0.429    14.689    pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 pwm_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.828ns (21.517%)  route 3.020ns (78.483%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.181    Clock100MHz_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  pwm_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  pwm_counter_reg[9]/Q
                         net (fo=5, routed)           0.856     6.493    pwm_counter_reg[9]
    SLICE_X3Y33          LUT3 (Prop_lut3_I1_O)        0.124     6.617 f  pwm_counter[0]_i_15/O
                         net (fo=1, routed)           0.940     7.557    pwm_counter[0]_i_15_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  pwm_counter[0]_i_7/O
                         net (fo=1, routed)           0.559     8.240    pwm_counter[0]_i_7_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.124     8.364 r  pwm_counter[0]_i_1/O
                         net (fo=14, routed)          0.665     9.029    pwm_counter0
    SLICE_X5Y34          FDRE                                         r  pwm_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.514    14.886    Clock100MHz_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  pwm_counter_reg[12]/C
                         clock pessimism              0.272    15.158    
                         clock uncertainty           -0.035    15.122    
    SLICE_X5Y34          FDRE (Setup_fdre_C_R)       -0.429    14.693    pwm_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 pwm_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.828ns (21.517%)  route 3.020ns (78.483%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.629     5.181    Clock100MHz_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  pwm_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  pwm_counter_reg[9]/Q
                         net (fo=5, routed)           0.856     6.493    pwm_counter_reg[9]
    SLICE_X3Y33          LUT3 (Prop_lut3_I1_O)        0.124     6.617 f  pwm_counter[0]_i_15/O
                         net (fo=1, routed)           0.940     7.557    pwm_counter[0]_i_15_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.681 r  pwm_counter[0]_i_7/O
                         net (fo=1, routed)           0.559     8.240    pwm_counter[0]_i_7_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.124     8.364 r  pwm_counter[0]_i_1/O
                         net (fo=14, routed)          0.665     9.029    pwm_counter0
    SLICE_X5Y34          FDRE                                         r  pwm_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.514    14.886    Clock100MHz_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  pwm_counter_reg[13]/C
                         clock pessimism              0.272    15.158    
                         clock uncertainty           -0.035    15.122    
    SLICE_X5Y34          FDRE (Setup_fdre_C_R)       -0.429    14.693    pwm_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  5.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_StateNext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.703%)  route 0.111ns (37.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.593     1.506    Clock100MHz_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  FSM_sequential_State_reg[1]/Q
                         net (fo=17, routed)          0.111     1.758    State[1]
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.045     1.803 r  FSM_sequential_StateNext[0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    FSM_sequential_StateNext[0]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  FSM_sequential_StateNext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.862     2.020    Clock100MHz_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  FSM_sequential_StateNext_reg[0]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.092     1.611    FSM_sequential_StateNext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_StateNext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.593     1.506    Clock100MHz_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  FSM_sequential_State_reg[0]/Q
                         net (fo=17, routed)          0.120     1.767    State[0]
    SLICE_X1Y34          LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  FSM_sequential_StateNext[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    FSM_sequential_StateNext[1]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  FSM_sequential_StateNext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.862     2.020    Clock100MHz_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  FSM_sequential_StateNext_reg[1]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.091     1.610    FSM_sequential_StateNext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 timecounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timecounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.593     1.506    Clock100MHz_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  timecounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.148     1.654 r  timecounter_reg[9]/Q
                         net (fo=3, routed)           0.087     1.741    timecounter_reg[9]
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.098     1.839 r  timecounter[10]_i_3/O
                         net (fo=1, routed)           0.000     1.839    plusOp__0[10]
    SLICE_X2Y35          FDRE                                         r  timecounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.863     2.021    Clock100MHz_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  timecounter_reg[10]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.121     1.627    timecounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 timecounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timecounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.657%)  route 0.153ns (42.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.592     1.505    Clock100MHz_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  timecounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  timecounter_reg[3]/Q
                         net (fo=5, routed)           0.153     1.823    timecounter_reg[3]
    SLICE_X2Y34          LUT6 (Prop_lut6_I3_O)        0.045     1.868 r  timecounter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.868    plusOp__0[5]
    SLICE_X2Y34          FDRE                                         r  timecounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.862     2.020    Clock100MHz_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  timecounter_reg[5]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.120     1.640    timecounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 timedone_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_StateNext_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.227ns (70.140%)  route 0.097ns (29.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.593     1.506    Clock100MHz_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  timedone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.128     1.634 f  timedone_reg/Q
                         net (fo=4, routed)           0.097     1.731    timedone_reg_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.099     1.830 r  FSM_sequential_StateNext[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    FSM_sequential_StateNext[2]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  FSM_sequential_StateNext_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.862     2.020    Clock100MHz_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  FSM_sequential_StateNext_reg[2]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.092     1.598    FSM_sequential_StateNext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 FSM_sequential_StateNext_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_State_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.593     1.506    Clock100MHz_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  FSM_sequential_StateNext_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  FSM_sequential_StateNext_reg[2]/Q
                         net (fo=1, routed)           0.176     1.824    StateNext[2]
    SLICE_X0Y34          FDCE                                         r  FSM_sequential_State_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.862     2.020    Clock100MHz_IBUF_BUFG
    SLICE_X0Y34          FDCE                                         r  FSM_sequential_State_reg[2]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X0Y34          FDCE (Hold_fdce_C_D)         0.070     1.589    FSM_sequential_State_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 timecounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timecounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.478%)  route 0.148ns (41.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.593     1.506    Clock100MHz_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  timecounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  timecounter_reg[4]/Q
                         net (fo=4, routed)           0.148     1.819    timecounter_reg[4]
    SLICE_X2Y34          LUT5 (Prop_lut5_I4_O)        0.045     1.864 r  timecounter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.864    plusOp__0[4]
    SLICE_X2Y34          FDRE                                         r  timecounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.862     2.020    Clock100MHz_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  timecounter_reg[4]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.121     1.627    timecounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clockcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.498    Clock100MHz_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  clockcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clockcounter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.759    clockcounter_reg[3]
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  clockcounter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.867    clockcounter_reg[0]_i_2_n_4
    SLICE_X7Y22          FDRE                                         r  clockcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     2.011    Clock100MHz_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  clockcounter_reg[3]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.105     1.603    clockcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clockcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.583     1.496    Clock100MHz_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  clockcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  clockcounter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.757    clockcounter_reg[7]
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  clockcounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    clockcounter_reg[4]_i_1_n_4
    SLICE_X7Y23          FDRE                                         r  clockcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     2.009    Clock100MHz_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  clockcounter_reg[7]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.105     1.601    clockcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clockcounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockcounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.495    Clock100MHz_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  clockcounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  clockcounter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.757    clockcounter_reg[11]
    SLICE_X7Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  clockcounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    clockcounter_reg[8]_i_1_n_4
    SLICE_X7Y24          FDRE                                         r  clockcounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.850     2.008    Clock100MHz_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  clockcounter_reg[11]/C
                         clock pessimism             -0.513     1.495    
    SLICE_X7Y24          FDRE (Hold_fdre_C_D)         0.105     1.600    clockcounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y22     Clock_kHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34     FSM_sequential_StateNext_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34     FSM_sequential_StateNext_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34     FSM_sequential_StateNext_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y22     clockcounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y24     clockcounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y24     clockcounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y25     clockcounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y25     clockcounter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33     pwm_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33     pwm_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34     pwm_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34     pwm_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33     pwm_counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33     pwm_counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35     timecounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35     timecounter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35     timecounter_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35     timecounter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22     Clock_kHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22     clockcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y24     clockcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y24     clockcounter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y25     clockcounter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y25     clockcounter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22     clockcounter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22     clockcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y23     clockcounter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y23     clockcounter_reg[6]/C



