
---------- Begin Simulation Statistics ----------
final_tick                                 1150867500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 169163                       # Simulator instruction rate (inst/s)
host_mem_usage                                 869148                       # Number of bytes of host memory used
host_op_rate                                   178502                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    25.00                       # Real time elapsed on the host
host_tick_rate                               46041657                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4228395                       # Number of instructions simulated
sim_ops                                       4461863                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001151                       # Number of seconds simulated
sim_ticks                                  1150867500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.910681                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  332693                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               336357                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4606                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            376465                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1174                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2111                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              937                       # Number of indirect misses.
system.cpu.branchPred.lookups                  514801                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64686                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          311                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    886849                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   883964                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3679                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     487016                       # Number of branches committed
system.cpu.commit.bw_lim_events                366616                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             313                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           97759                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4228952                       # Number of instructions committed
system.cpu.commit.committedOps                4462420                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2149073                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.076439                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.010188                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1090618     50.75%     50.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       293120     13.64%     64.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       265497     12.35%     76.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        15889      0.74%     77.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         8057      0.37%     77.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        53528      2.49%     80.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        32393      1.51%     81.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        23355      1.09%     82.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       366616     17.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2149073                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                63038                       # Number of function calls committed.
system.cpu.commit.int_insts                   2716588                       # Number of committed integer instructions.
system.cpu.commit.loads                        501197                       # Number of loads committed
system.cpu.commit.membars                         278                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          165      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2086122     46.75%     46.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3338      0.07%     46.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              459      0.01%     46.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         334068      7.49%     54.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              4      0.00%     54.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          76968      1.72%     56.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        257002      5.76%     61.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc       811455     18.18%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              3      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc        176468      3.95%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             385      0.01%     83.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             504      0.01%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             460      0.01%     83.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            477      0.01%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          501197     11.23%     95.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         213345      4.78%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4462420                       # Class of committed instruction
system.cpu.commit.refs                         714542                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   2111732                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4228395                       # Number of Instructions Simulated
system.cpu.committedOps                       4461863                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.544355                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.544355                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                350104                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   944                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               332558                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                4588969                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   838395                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    952421                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4060                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3370                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 18801                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      514801                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    713883                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1205588                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3089                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          234                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        4365188                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    9974                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.223656                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             952936                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             398553                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.896465                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2163781                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.130822                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.868244                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1122768     51.89%     51.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   191061      8.83%     60.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   134108      6.20%     66.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   107097      4.95%     71.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   177677      8.21%     80.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    38770      1.79%     81.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   104112      4.81%     86.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4669      0.22%     86.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   283519     13.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2163781                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        52619                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit       250153                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       326484                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        14637                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage       2897035                       # number of prefetches that crossed the page
system.cpu.idleCycles                          137969                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4218                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   501201                       # Number of branches executed
system.cpu.iew.exec_nop                           726                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.974285                       # Inst execution rate
system.cpu.iew.exec_refs                       736152                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     224834                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   21407                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                511399                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                391                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1537                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               228469                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4565685                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                511318                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5411                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4544311                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    171                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  3097                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4060                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  3352                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         14093                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2265                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1572                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        10202                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        15124                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             89                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3167                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1051                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5841829                       # num instructions consuming a value
system.cpu.iew.wb_count                       4530446                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.606611                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3543717                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.968262                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4539310                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3272302                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1893750                       # number of integer regfile writes
system.cpu.ipc                               1.837035                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.837035                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               181      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2149328     47.24%     47.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3420      0.08%     47.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   512      0.01%     47.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              334084      7.34%     54.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   5      0.00%     54.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               76971      1.69%     56.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             257024      5.65%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          811502     17.84%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   3      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             176515      3.88%     83.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  432      0.01%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  559      0.01%     83.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  500      0.01%     83.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 523      0.01%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               512407     11.26%     95.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              225756      4.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4549722                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      133996                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.029451                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1949      1.45%      1.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    496      0.37%      1.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                18655     13.92%     15.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc             81448     60.78%     76.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     76.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                26966     20.12%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     96.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1387      1.04%     97.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3089      2.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2443667                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            7045000                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2418211                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2553670                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4564568                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4549722                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 391                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          103095                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               483                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             78                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        63082                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2163781                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.102672                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.073210                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              651820     30.12%     30.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              316967     14.65%     44.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              449499     20.77%     65.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              276269     12.77%     78.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              166036      7.67%     85.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              153986      7.12%     93.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               25804      1.19%     94.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               71148      3.29%     97.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               52252      2.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2163781                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.976636                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                2239870                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            4352704                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      2112235                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           2114468                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1274                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1629                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               511399                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              228469                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7980827                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1480611                       # number of misc regfile writes
system.cpu.numCycles                          2301750                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   27994                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6322780                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2211                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   841993                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    141                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   754                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13670888                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4578812                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6448998                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    967368                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 294574                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4060                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                299327                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   126218                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          3313740                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          23039                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1190                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     79333                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            389                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          3741403                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      6338450                       # The number of ROB reads
system.cpu.rob.rob_writes                     9135156                       # The number of ROB writes
system.cpu.timesIdled                            7986                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  3739971                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 2150457                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         19854                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          102                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        47868                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        96889                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1713                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16959                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16959                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1713                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1182                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1195008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1195008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19854                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19854    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19854                       # Request fanout histogram
system.membus.reqLayer0.occupancy            28462000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           97839250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1150867500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             30746                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17450                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        30021                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17091                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17091                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         30150                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          597                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1183                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1183                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        90320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        55589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                145909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3850880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2248832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6099712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            49021                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002081                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045568                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  48919     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    102      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              49021                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          100965712                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27134977                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          45224498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1150867500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 9389                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  370                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        19406                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29165                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                9389                       # number of overall hits
system.l2.overall_hits::.cpu.data                 370                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        19406                       # number of overall hits
system.l2.overall_hits::total                   29165                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1355                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              17318                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18673                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1355                       # number of overall misses
system.l2.overall_misses::.cpu.data             17318                       # number of overall misses
system.l2.overall_misses::total                 18673                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    105807000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1287204000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1393011000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    105807000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1287204000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1393011000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            10744                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            17688                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        19406                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47838                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           10744                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           17688                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        19406                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47838                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.126117                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.979082                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.390338                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.126117                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.979082                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.390338                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78086.346863                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74327.520499                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74600.278477                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78086.346863                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74327.520499                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74600.278477                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         17318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18673                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        17318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18673                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     92267000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1114023501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1206290501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     92267000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1114023501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1206290501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.126117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.979082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.390338                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.126117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.979082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.390338                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68093.726937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64327.491685                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64600.787286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68093.726937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64327.491685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64600.787286                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17450                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17450                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        29920                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            29920                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        29920                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        29920                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               132                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   132                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           16959                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16959                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1257915500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1257915500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         17091                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17091                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.992277                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992277                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74173.919453                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74173.919453                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        16959                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16959                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1088325001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1088325001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.992277                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992277                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64173.890029                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64173.890029                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           9389                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        19406                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              28795                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    105807000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    105807000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        10744                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        19406                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          30150                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.126117                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.044942                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78086.346863                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78086.346863                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     92267000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     92267000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.126117                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.044942                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68093.726937                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68093.726937                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           238                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               238                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          359                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             359                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     29288500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     29288500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          597                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           597                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.601340                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.601340                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81583.565460                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81583.565460                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          359                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          359                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     25698500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     25698500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.601340                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.601340                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71583.565460                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71583.565460                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1182                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1182                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1183                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1183                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999155                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999155                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1182                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1182                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     22595000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     22595000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999155                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999155                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19115.905245                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19115.905245                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1150867500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4669.448238                       # Cycle average of tags in use
system.l2.tags.total_refs                       95604                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19832                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.820694                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     418.524031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1106.462252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3144.461955                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.033767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.095961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.142500                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19831                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        14258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1102                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.605194                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    794128                       # Number of tag accesses
system.l2.tags.data_accesses                   794128                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1150867500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          86656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1108352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1195008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        86656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         86656                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           17318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18672                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          75296244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         963057867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1038354111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     75296244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         75296244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         75296244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        963057867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038354111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     17318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000581000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               37579                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18672                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18672                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     85643250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   93360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               435743250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      4586.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23336.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    17144                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18672                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1513                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    787.754131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   592.410283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.736776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          155     10.24%     10.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          125      8.26%     18.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           74      4.89%     23.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           34      2.25%     25.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      1.39%     27.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      1.12%     28.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      1.59%     29.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      1.45%     31.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1041     68.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1513                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1195008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1195008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1038.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1038.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1150756000                       # Total gap between requests
system.mem_ctrls.avgGap                      61630.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        86656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1108352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 75296243.920347034931                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 963057867.217555403709                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1354                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        17318                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     36526250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    399217000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26976.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23052.14                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    91.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5347860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2812095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            68615400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     90352080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        199497150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        273935520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          640560105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.588925                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    707611000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     38220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    405036500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5562060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2929740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            64702680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     90352080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        189328920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        282498240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          635373720                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.082425                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    729639250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     38220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    383008250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1150867500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       700579                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           700579                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       700579                       # number of overall hits
system.cpu.icache.overall_hits::total          700579                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        13302                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          13302                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        13302                       # number of overall misses
system.cpu.icache.overall_misses::total         13302                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    276328988                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    276328988                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    276328988                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    276328988                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       713881                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       713881                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       713881                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       713881                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018633                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018633                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018633                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018633                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 20773.491806                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20773.491806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 20773.491806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20773.491806                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3055                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               251                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.171315                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             12091                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        30021                       # number of writebacks
system.cpu.icache.writebacks::total             30021                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         2558                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2558                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2558                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2558                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        10744                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10744                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        10744                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        19406                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        30150                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    225929490                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    225929490                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    225929490                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    232581420                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    458510910                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015050                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015050                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015050                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.042234                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 21028.433544                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21028.433544                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 21028.433544                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 11985.026281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15207.658706                       # average overall mshr miss latency
system.cpu.icache.replacements                  30021                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       700579                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          700579                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        13302                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         13302                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    276328988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    276328988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       713881                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       713881                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018633                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018633                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 20773.491806                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20773.491806                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2558                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2558                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        10744                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10744                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    225929490                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    225929490                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 21028.433544                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21028.433544                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        19406                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        19406                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    232581420                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    232581420                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 11985.026281                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 11985.026281                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1150867500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1150867500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.309902                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              730728                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             30149                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.237222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    53.077562                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    74.232341                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.414668                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.579940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994609                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           59                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.460938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.539062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1457911                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1457911                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1150867500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1150867500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1150867500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1150867500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1150867500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       598684                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           598684                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       599031                       # number of overall hits
system.cpu.dcache.overall_hits::total          599031                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       138142                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         138142                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       138157                       # number of overall misses
system.cpu.dcache.overall_misses::total        138157                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8557573984                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8557573984                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8557573984                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8557573984                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       736826                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       736826                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       737188                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       737188                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.187483                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.187483                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.187411                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.187411                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61947.662434                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61947.662434                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61940.936645                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61940.936645                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       564715                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16103                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.068931                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17450                       # number of writebacks
system.cpu.dcache.writebacks::total             17450                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       119279                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       119279                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       119279                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       119279                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        18863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        18868                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18868                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1362178577                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1362178577                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1362461077                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1362461077                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025600                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025600                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025595                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025595                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72214.312517                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72214.312517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72210.148240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72210.148240                       # average overall mshr miss latency
system.cpu.dcache.replacements                  17847                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       521948                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          521948                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1791                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1791                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    110085000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    110085000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       523739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       523739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003420                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003420                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61465.661642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61465.661642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          589                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          589                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     32279000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     32279000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54803.056027                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54803.056027                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        76644                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          76644                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       135182                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       135182                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8409689898                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8409689898                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       211826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       211826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.638175                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.638175                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62210.130772                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62210.130772                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       118077                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       118077                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        17105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1293269491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1293269491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.080750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.080750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75607.687284                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75607.687284                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          347                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           347                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           15                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           15                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.041436                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.041436                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       282500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       282500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.013812                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.013812                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        56500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        56500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           92                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           92                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data         1169                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         1169                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     37799086                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     37799086                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1261                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1261                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.927042                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.927042                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32334.547476                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32334.547476                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         1169                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         1169                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     36630086                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     36630086                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.927042                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.927042                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31334.547476                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31334.547476                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          307                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          307                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       256000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       256000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.019169                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.019169                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 42666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 42666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       211000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       211000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.009585                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.009585                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1150867500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           778.870035                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              618487                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18871                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.774469                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   778.870035                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.760615                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.760615                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          817                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1494429                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1494429                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1150867500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1150867500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
