Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Feb  9 21:16:12 2025
| Host         : TABLET-OCD01L8V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file chronometer_onboard_timing_summary_routed.rpt -pb chronometer_onboard_timing_summary_routed.pb -rpx chronometer_onboard_timing_summary_routed.rpx -warn_on_violation
| Design       : chronometer_onboard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.783        0.000                      0                   69        0.181        0.000                      0                   69        4.500        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.783        0.000                      0                   69        0.181        0.000                      0                   69        4.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 chronometer_onboard/minutes_counter/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chronometer_onboard/minutes_counter/Q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.580ns (26.480%)  route 1.610ns (73.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.723     5.326    chronometer_onboard/minutes_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  chronometer_onboard/minutes_counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  chronometer_onboard/minutes_counter/count_reg[4]/Q
                         net (fo=21, routed)          1.610     7.392    chronometer_onboard/minutes_counter/chronometer_time[6]
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.124     7.516 r  chronometer_onboard/minutes_counter/Q_i_1/O
                         net (fo=1, routed)           0.000     7.516    chronometer_onboard/minutes_counter/Q0
    SLICE_X0Y90          FDRE                                         r  chronometer_onboard/minutes_counter/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.603    10.026    chronometer_onboard/minutes_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  chronometer_onboard/minutes_counter/Q_reg/C  (IS_INVERTED)
                         clock pessimism              0.275    10.301    
                         clock uncertainty           -0.035    10.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)        0.034    10.299    chronometer_onboard/minutes_counter/Q_reg
  -------------------------------------------------------------------
                         required time                         10.299    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 chronometer_onboard/seconds_counter/Q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chronometer_onboard/hours_counter/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.015ns  (logic 0.707ns (35.089%)  route 1.308ns (64.911%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.722    10.325    chronometer_onboard/seconds_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  chronometer_onboard/seconds_counter/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.459    10.784 r  chronometer_onboard/seconds_counter/Q_reg/Q
                         net (fo=11, routed)          1.006    11.789    chronometer_onboard/hours_counter/Q_seconds
    SLICE_X0Y87          LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  chronometer_onboard/hours_counter/count[1]_i_2/O
                         net (fo=1, routed)           0.302    12.216    chronometer_onboard/hours_counter/count[1]_i_2_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I2_O)        0.124    12.340 r  chronometer_onboard/hours_counter/count[1]_i_1/O
                         net (fo=1, routed)           0.000    12.340    chronometer_onboard/hours_counter/count[1]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  chronometer_onboard/hours_counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.602    15.025    chronometer_onboard/hours_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  chronometer_onboard/hours_counter/count_reg[1]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.029    15.293    chronometer_onboard/hours_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -12.340    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 chronometer_onboard/minutes_counter/Q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chronometer_onboard/hours_counter/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.928ns  (logic 0.583ns (30.235%)  route 1.345ns (69.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 10.326 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.723    10.326    chronometer_onboard/minutes_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  chronometer_onboard/minutes_counter/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  chronometer_onboard/minutes_counter/Q_reg/Q
                         net (fo=5, routed)           1.345    12.130    chronometer_onboard/hours_counter/Q_minutes
    SLICE_X0Y88          LUT6 (Prop_lut6_I4_O)        0.124    12.254 r  chronometer_onboard/hours_counter/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    12.254    chronometer_onboard/hours_counter/count[2]_i_1__1_n_0
    SLICE_X0Y88          FDRE                                         r  chronometer_onboard/hours_counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.602    15.025    chronometer_onboard/hours_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  chronometer_onboard/hours_counter/count_reg[2]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.031    15.295    chronometer_onboard/hours_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 chronometer_onboard/seconds_counter/Q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chronometer_onboard/hours_counter/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.895ns  (logic 0.707ns (37.308%)  route 1.188ns (62.692%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.722    10.325    chronometer_onboard/seconds_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  chronometer_onboard/seconds_counter/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.459    10.784 r  chronometer_onboard/seconds_counter/Q_reg/Q
                         net (fo=11, routed)          0.763    11.547    chronometer_onboard/hours_counter/Q_seconds
    SLICE_X2Y89          LUT6 (Prop_lut6_I2_O)        0.124    11.671 r  chronometer_onboard/hours_counter/count[0]_i_2__1/O
                         net (fo=1, routed)           0.425    12.096    input_mgr/count_reg[0]_0
    SLICE_X2Y89          LUT3 (Prop_lut3_I2_O)        0.124    12.220 r  input_mgr/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000    12.220    chronometer_onboard/hours_counter/count_reg[0]_0
    SLICE_X2Y89          FDRE                                         r  chronometer_onboard/hours_counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.603    15.026    chronometer_onboard/hours_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  chronometer_onboard/hours_counter/count_reg[0]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.077    15.342    chronometer_onboard/hours_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                         -12.220    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 chronometer_onboard/seconds_counter/Q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chronometer_onboard/minutes_counter/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.851ns  (logic 0.707ns (38.200%)  route 1.144ns (61.800%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.722    10.325    chronometer_onboard/seconds_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  chronometer_onboard/seconds_counter/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.459    10.784 r  chronometer_onboard/seconds_counter/Q_reg/Q
                         net (fo=11, routed)          0.650    11.434    chronometer_onboard/minutes_counter/Q_seconds
    SLICE_X2Y87          LUT6 (Prop_lut6_I4_O)        0.124    11.558 r  chronometer_onboard/minutes_counter/count[0]_i_2/O
                         net (fo=1, routed)           0.493    12.051    chronometer_onboard/minutes_counter/count[0]_i_2_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I2_O)        0.124    12.175 r  chronometer_onboard/minutes_counter/count[0]_i_1/O
                         net (fo=1, routed)           0.000    12.175    chronometer_onboard/minutes_counter/count[0]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  chronometer_onboard/minutes_counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.601    15.024    chronometer_onboard/minutes_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  chronometer_onboard/minutes_counter/count_reg[0]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.081    15.344    chronometer_onboard/minutes_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                         -12.175    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 chronometer_onboard/minutes_counter/Q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chronometer_onboard/hours_counter/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.815ns  (logic 0.583ns (32.123%)  route 1.232ns (67.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 10.326 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.723    10.326    chronometer_onboard/minutes_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  chronometer_onboard/minutes_counter/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  chronometer_onboard/minutes_counter/Q_reg/Q
                         net (fo=5, routed)           1.232    12.017    chronometer_onboard/hours_counter/Q_minutes
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.124    12.141 r  chronometer_onboard/hours_counter/count[3]_i_1/O
                         net (fo=1, routed)           0.000    12.141    chronometer_onboard/hours_counter/count[3]_i_1_n_0
    SLICE_X2Y86          FDRE                                         r  chronometer_onboard/hours_counter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.600    15.023    chronometer_onboard/hours_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  chronometer_onboard/hours_counter/count_reg[3]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.079    15.341    chronometer_onboard/hours_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                         -12.141    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 chronometer_onboard/seconds_counter/Q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chronometer_onboard/minutes_counter/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.729ns  (logic 0.583ns (33.717%)  route 1.146ns (66.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.722    10.325    chronometer_onboard/seconds_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  chronometer_onboard/seconds_counter/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.459    10.784 r  chronometer_onboard/seconds_counter/Q_reg/Q
                         net (fo=11, routed)          1.146    11.930    chronometer_onboard/minutes_counter/Q_seconds
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124    12.054 r  chronometer_onboard/minutes_counter/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    12.054    chronometer_onboard/minutes_counter/count[4]_i_1__0_n_0
    SLICE_X3Y89          FDRE                                         r  chronometer_onboard/minutes_counter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.603    15.026    chronometer_onboard/minutes_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  chronometer_onboard/minutes_counter/count_reg[4]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_D)        0.029    15.294    chronometer_onboard/minutes_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.285ns  (required time - arrival time)
  Source:                 chronometer_onboard/seconds_counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chronometer_onboard/seconds_counter/Q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.642ns (38.092%)  route 1.043ns (61.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.723     5.326    chronometer_onboard/seconds_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  chronometer_onboard/seconds_counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  chronometer_onboard/seconds_counter/count_reg[2]/Q
                         net (fo=21, routed)          1.043     6.887    chronometer_onboard/seconds_counter/chronometer_time[14]
    SLICE_X3Y88          LUT6 (Prop_lut6_I4_O)        0.124     7.011 r  chronometer_onboard/seconds_counter/Q_i_1__0/O
                         net (fo=1, routed)           0.000     7.011    chronometer_onboard/seconds_counter/Q0
    SLICE_X3Y88          FDRE                                         r  chronometer_onboard/seconds_counter/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.602    10.025    chronometer_onboard/seconds_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  chronometer_onboard/seconds_counter/Q_reg/C  (IS_INVERTED)
                         clock pessimism              0.275    10.300    
                         clock uncertainty           -0.035    10.264    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)        0.032    10.296    chronometer_onboard/seconds_counter/Q_reg
  -------------------------------------------------------------------
                         required time                         10.296    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  3.285    

Slack (MET) :             3.300ns  (required time - arrival time)
  Source:                 chronometer_onboard/seconds_counter/Q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chronometer_onboard/hours_counter/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.715ns  (logic 0.707ns (41.213%)  route 1.008ns (58.787%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.722    10.325    chronometer_onboard/seconds_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  chronometer_onboard/seconds_counter/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.459    10.784 r  chronometer_onboard/seconds_counter/Q_reg/Q
                         net (fo=11, routed)          0.600    11.383    chronometer_onboard/hours_counter/Q_seconds
    SLICE_X1Y87          LUT6 (Prop_lut6_I4_O)        0.124    11.507 r  chronometer_onboard/hours_counter/count[4]_i_2/O
                         net (fo=1, routed)           0.409    11.916    chronometer_onboard/hours_counter/count[4]_i_2_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I2_O)        0.124    12.040 r  chronometer_onboard/hours_counter/count[4]_i_1/O
                         net (fo=1, routed)           0.000    12.040    chronometer_onboard/hours_counter/count[4]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  chronometer_onboard/hours_counter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.601    15.024    chronometer_onboard/hours_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  chronometer_onboard/hours_counter/count_reg[4]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.077    15.340    chronometer_onboard/hours_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 chronometer_onboard/seconds_counter/Q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chronometer_onboard/minutes_counter/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.216ns  (logic 0.583ns (47.929%)  route 0.633ns (52.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.722    10.325    chronometer_onboard/seconds_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  chronometer_onboard/seconds_counter/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.459    10.784 r  chronometer_onboard/seconds_counter/Q_reg/Q
                         net (fo=11, routed)          0.633    11.417    chronometer_onboard/minutes_counter/Q_seconds
    SLICE_X2Y87          LUT6 (Prop_lut6_I3_O)        0.124    11.541 r  chronometer_onboard/minutes_counter/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    11.541    chronometer_onboard/minutes_counter/count[3]_i_1__0_n_0
    SLICE_X2Y87          FDRE                                         r  chronometer_onboard/minutes_counter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.601    15.024    chronometer_onboard/minutes_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  chronometer_onboard/minutes_counter/count_reg[3]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.079    15.342    chronometer_onboard/minutes_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                         -11.541    
  -------------------------------------------------------------------
                         slack                                  3.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 input_mgr/value_sig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chronometer_onboard/seconds_counter/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.459%)  route 0.122ns (39.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.602     1.521    input_mgr/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  input_mgr/value_sig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  input_mgr/value_sig_reg[15]/Q
                         net (fo=1, routed)           0.122     1.784    chronometer_onboard/seconds_counter/Q[0]
    SLICE_X4Y89          LUT5 (Prop_lut5_I0_O)        0.045     1.829 r  chronometer_onboard/seconds_counter/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.829    chronometer_onboard/seconds_counter/count[1]_i_1__1_n_0
    SLICE_X4Y89          FDRE                                         r  chronometer_onboard/seconds_counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.872     2.037    chronometer_onboard/seconds_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  chronometer_onboard/seconds_counter/count_reg[1]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.091     1.648    chronometer_onboard/seconds_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 input_mgr/value_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chronometer_onboard/minutes_counter/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.601     1.520    input_mgr/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  input_mgr/value_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  input_mgr/value_sig_reg[7]/Q
                         net (fo=1, routed)           0.135     1.797    chronometer_onboard/minutes_counter/Q[3]
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.045     1.842 r  chronometer_onboard/minutes_counter/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.842    chronometer_onboard/minutes_counter/count[3]_i_1__0_n_0
    SLICE_X2Y87          FDRE                                         r  chronometer_onboard/minutes_counter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.873     2.038    chronometer_onboard/minutes_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  chronometer_onboard/minutes_counter/count_reg[3]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.121     1.656    chronometer_onboard/minutes_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 input_mgr/value_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chronometer_onboard/minutes_counter/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.602     1.521    input_mgr/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  input_mgr/value_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  input_mgr/value_sig_reg[8]/Q
                         net (fo=1, routed)           0.143     1.806    chronometer_onboard/minutes_counter/Q[2]
    SLICE_X0Y88          LUT6 (Prop_lut6_I0_O)        0.045     1.851 r  chronometer_onboard/minutes_counter/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.851    chronometer_onboard/minutes_counter/count[2]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  chronometer_onboard/minutes_counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.875     2.040    chronometer_onboard/minutes_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  chronometer_onboard/minutes_counter/count_reg[2]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.092     1.626    chronometer_onboard/minutes_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 input_mgr/value_sig_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chronometer_onboard/seconds_counter/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.736%)  route 0.174ns (48.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.601     1.520    input_mgr/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  input_mgr/value_sig_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  input_mgr/value_sig_reg[12]/Q
                         net (fo=1, routed)           0.174     1.835    chronometer_onboard/seconds_counter/Q[3]
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.045     1.880 r  chronometer_onboard/seconds_counter/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.880    chronometer_onboard/seconds_counter/count[4]_i_1__1_n_0
    SLICE_X3Y87          FDRE                                         r  chronometer_onboard/seconds_counter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.873     2.038    chronometer_onboard/seconds_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  chronometer_onboard/seconds_counter/count_reg[4]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.091     1.626    chronometer_onboard/seconds_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 input_mgr/value_sig_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chronometer_onboard/seconds_counter/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.169%)  route 0.185ns (49.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.602     1.521    input_mgr/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  input_mgr/value_sig_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  input_mgr/value_sig_reg[13]/Q
                         net (fo=1, routed)           0.185     1.847    chronometer_onboard/seconds_counter/Q[2]
    SLICE_X3Y89          LUT5 (Prop_lut5_I0_O)        0.045     1.892 r  chronometer_onboard/seconds_counter/count[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.892    chronometer_onboard/seconds_counter/count[3]_i_1__1_n_0
    SLICE_X3Y89          FDRE                                         r  chronometer_onboard/seconds_counter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.875     2.040    chronometer_onboard/seconds_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  chronometer_onboard/seconds_counter/count_reg[3]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.092     1.629    chronometer_onboard/seconds_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 input_mgr/value_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chronometer_onboard/hours_counter/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.074%)  route 0.193ns (50.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.602     1.521    input_mgr/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  input_mgr/value_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  input_mgr/value_sig_reg[2]/Q
                         net (fo=1, routed)           0.193     1.855    chronometer_onboard/hours_counter/Q[1]
    SLICE_X0Y88          LUT6 (Prop_lut6_I0_O)        0.045     1.900 r  chronometer_onboard/hours_counter/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.900    chronometer_onboard/hours_counter/count[2]_i_1__1_n_0
    SLICE_X0Y88          FDRE                                         r  chronometer_onboard/hours_counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.875     2.040    chronometer_onboard/hours_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  chronometer_onboard/hours_counter/count_reg[2]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.092     1.629    chronometer_onboard/hours_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 chronometer_onboard/minutes_counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chronometer_onboard/minutes_counter/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.868%)  route 0.186ns (47.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.601     1.520    chronometer_onboard/minutes_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  chronometer_onboard/minutes_counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  chronometer_onboard/minutes_counter/count_reg[0]/Q
                         net (fo=15, routed)          0.186     1.871    chronometer_onboard/minutes_counter/chronometer_time[10]
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.045     1.916 r  chronometer_onboard/minutes_counter/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.916    chronometer_onboard/minutes_counter/count[0]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  chronometer_onboard/minutes_counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.873     2.038    chronometer_onboard/minutes_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  chronometer_onboard/minutes_counter/count_reg[0]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.121     1.641    chronometer_onboard/minutes_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 display/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clk_divider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.595     1.514    display/clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  display/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  display/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           0.182     1.838    display/clk_divider/counter_reg_n_0_[0]
    SLICE_X7Y80          LUT1 (Prop_lut1_I0_O)        0.045     1.883 r  display/clk_divider/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.883    display/clk_divider/counter[0]
    SLICE_X7Y80          FDRE                                         r  display/clk_divider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.864     2.029    display/clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  display/clk_divider/counter_reg[0]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X7Y80          FDRE (Hold_fdre_C_D)         0.092     1.606    display/clk_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 input_mgr/value_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chronometer_onboard/hours_counter/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.156%)  route 0.200ns (51.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.602     1.521    input_mgr/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  input_mgr/value_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  input_mgr/value_sig_reg[3]/Q
                         net (fo=1, routed)           0.200     1.863    chronometer_onboard/hours_counter/Q[0]
    SLICE_X0Y88          LUT5 (Prop_lut5_I0_O)        0.045     1.908 r  chronometer_onboard/hours_counter/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.908    chronometer_onboard/hours_counter/count[1]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  chronometer_onboard/hours_counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.875     2.040    chronometer_onboard/hours_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  chronometer_onboard/hours_counter/count_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.091     1.628    chronometer_onboard/hours_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 chronometer_onboard/minutes_counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chronometer_onboard/minutes_counter/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.686%)  route 0.212ns (50.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.602     1.521    chronometer_onboard/minutes_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  chronometer_onboard/minutes_counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  chronometer_onboard/minutes_counter/count_reg[1]/Q
                         net (fo=19, routed)          0.212     1.897    chronometer_onboard/minutes_counter/chronometer_time[9]
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.045     1.942 r  chronometer_onboard/minutes_counter/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.942    chronometer_onboard/minutes_counter/count[1]_i_1__0_n_0
    SLICE_X2Y88          FDRE                                         r  chronometer_onboard/minutes_counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.875     2.040    chronometer_onboard/minutes_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  chronometer_onboard/minutes_counter/count_reg[1]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.120     1.641    chronometer_onboard/minutes_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y86     chronometer_onboard/clk_divider/clock_sig_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y87     chronometer_onboard/clk_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y85     chronometer_onboard/clk_divider/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y85     chronometer_onboard/clk_divider/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y85     chronometer_onboard/clk_divider/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     chronometer_onboard/clk_divider/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     chronometer_onboard/clk_divider/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     chronometer_onboard/clk_divider/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     chronometer_onboard/clk_divider/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y86     chronometer_onboard/clk_divider/clock_sig_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y86     chronometer_onboard/clk_divider/clock_sig_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y87     chronometer_onboard/clk_divider/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y87     chronometer_onboard/clk_divider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85     chronometer_onboard/clk_divider/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85     chronometer_onboard/clk_divider/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85     chronometer_onboard/clk_divider/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85     chronometer_onboard/clk_divider/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85     chronometer_onboard/clk_divider/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85     chronometer_onboard/clk_divider/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y86     chronometer_onboard/clk_divider/clock_sig_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y86     chronometer_onboard/clk_divider/clock_sig_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y87     chronometer_onboard/clk_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y87     chronometer_onboard/clk_divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85     chronometer_onboard/clk_divider/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85     chronometer_onboard/clk_divider/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85     chronometer_onboard/clk_divider/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85     chronometer_onboard/clk_divider/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85     chronometer_onboard/clk_divider/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y85     chronometer_onboard/clk_divider/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chronometer_onboard/minutes_counter/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.523ns  (logic 4.405ns (41.859%)  route 6.118ns (58.141%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.723     5.326    chronometer_onboard/minutes_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  chronometer_onboard/minutes_counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  chronometer_onboard/minutes_counter/count_reg[4]/Q
                         net (fo=21, routed)          1.690     7.472    chronometer_onboard/minutes_counter/chronometer_time[6]
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.124     7.596 r  chronometer_onboard/minutes_counter/CATHODES_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.845     8.441    chronometer_onboard/minutes_counter/CATHODES_OBUF[0]_inst_i_4_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I1_O)        0.124     8.565 r  chronometer_onboard/minutes_counter/CATHODES_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.653     9.218    chronometer_onboard/hours_counter/CATHODES[0]
    SLICE_X0Y89          LUT4 (Prop_lut4_I3_O)        0.124     9.342 r  chronometer_onboard/hours_counter/CATHODES_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.930    12.272    CATHODES_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.849 r  CATHODES_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.849    CATHODES[0]
    T10                                                               r  CATHODES[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_mod8/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.244ns  (logic 4.586ns (44.772%)  route 5.657ns (55.228%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.721     5.324    display/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display/counter_mod8/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  display/counter_mod8/count_reg[0]/Q
                         net (fo=29, routed)          1.738     7.517    chronometer_onboard/seconds_counter/counter_output[0]
    SLICE_X1Y90          MUXF7 (Prop_muxf7_S_O)       0.276     7.793 r  chronometer_onboard/seconds_counter/CATHODES_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.801     8.594    chronometer_onboard/hours_counter/CATHODES[1]_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I4_O)        0.299     8.893 r  chronometer_onboard/hours_counter/CATHODES_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.119    12.012    CATHODES_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.568 r  CATHODES_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.568    CATHODES[1]
    R10                                                               r  CATHODES[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chronometer_onboard/minutes_counter/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.108ns  (logic 4.378ns (43.316%)  route 5.730ns (56.684%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.723     5.326    chronometer_onboard/minutes_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  chronometer_onboard/minutes_counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  chronometer_onboard/minutes_counter/count_reg[4]/Q
                         net (fo=21, routed)          1.692     7.474    chronometer_onboard/minutes_counter/chronometer_time[6]
    SLICE_X3Y88          LUT5 (Prop_lut5_I3_O)        0.124     7.598 r  chronometer_onboard/minutes_counter/CATHODES_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.638     8.236    chronometer_onboard/minutes_counter/CATHODES_OBUF[3]_inst_i_4_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.360 r  chronometer_onboard/minutes_counter/CATHODES_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.887     9.247    chronometer_onboard/hours_counter/CATHODES[3]
    SLICE_X2Y88          LUT4 (Prop_lut4_I3_O)        0.124     9.371 r  chronometer_onboard/hours_counter/CATHODES_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.512    11.883    CATHODES_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.434 r  CATHODES_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.434    CATHODES[3]
    K13                                                               r  CATHODES[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_mod8/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.325ns  (logic 4.197ns (45.007%)  route 5.128ns (54.993%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.721     5.324    display/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display/counter_mod8/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  display/counter_mod8/count_reg[0]/Q
                         net (fo=29, routed)          2.163     7.943    chronometer_onboard/hours_counter/counter_output[0]
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.067 r  chronometer_onboard/hours_counter/CATHODES_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.861     8.928    chronometer_onboard/hours_counter/CATHODES_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I0_O)        0.124     9.052 r  chronometer_onboard/hours_counter/CATHODES_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.104    11.156    CATHODES_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.649 r  CATHODES_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.649    CATHODES[2]
    K16                                                               r  CATHODES[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chronometer_onboard/seconds_counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.180ns  (logic 4.714ns (51.346%)  route 4.467ns (48.654%))
  Logic Levels:           4  (LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.723     5.326    chronometer_onboard/seconds_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  chronometer_onboard/seconds_counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  chronometer_onboard/seconds_counter/count_reg[2]/Q
                         net (fo=21, routed)          1.537     7.381    chronometer_onboard/seconds_counter/chronometer_time[14]
    SLICE_X6Y86          LUT5 (Prop_lut5_I1_O)        0.124     7.505 r  chronometer_onboard/seconds_counter/CATHODES_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.505    chronometer_onboard/seconds_counter/CATHODES_OBUF[5]_inst_i_8_n_0
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I1_O)      0.214     7.719 r  chronometer_onboard/seconds_counter/CATHODES_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.419     8.138    chronometer_onboard/hours_counter/CATHODES[5]_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.297     8.435 r  chronometer_onboard/hours_counter/CATHODES_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.511    10.945    CATHODES_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.506 r  CATHODES_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.506    CATHODES[5]
    T11                                                               r  CATHODES[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chronometer_onboard/seconds_counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.010ns  (logic 4.692ns (52.069%)  route 4.319ns (47.931%))
  Logic Levels:           4  (LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.723     5.326    chronometer_onboard/seconds_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  chronometer_onboard/seconds_counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  chronometer_onboard/seconds_counter/count_reg[2]/Q
                         net (fo=21, routed)          1.281     7.124    chronometer_onboard/seconds_counter/chronometer_time[14]
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.124     7.248 r  chronometer_onboard/seconds_counter/CATHODES_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.248    chronometer_onboard/seconds_counter/CATHODES_OBUF[4]_inst_i_8_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     7.465 r  chronometer_onboard/seconds_counter/CATHODES_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.864     8.329    chronometer_onboard/hours_counter/CATHODES[4]_0
    SLICE_X1Y86          LUT5 (Prop_lut5_I4_O)        0.299     8.628 r  chronometer_onboard/hours_counter/CATHODES_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.175    10.802    CATHODES_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.336 r  CATHODES_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.336    CATHODES[4]
    P15                                                               r  CATHODES[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chronometer_onboard/minutes_counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.915ns  (logic 4.427ns (49.662%)  route 4.488ns (50.338%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.721     5.324    chronometer_onboard/minutes_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  chronometer_onboard/minutes_counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  chronometer_onboard/minutes_counter/count_reg[0]/Q
                         net (fo=15, routed)          1.632     7.474    chronometer_onboard/minutes_counter/chronometer_time[10]
    SLICE_X4Y89          LUT6 (Prop_lut6_I3_O)        0.124     7.598 r  chronometer_onboard/minutes_counter/CATHODES_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.159     7.757    chronometer_onboard/minutes_counter/CATHODES_OBUF[6]_inst_i_5_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.881 r  chronometer_onboard/minutes_counter/CATHODES_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.837     8.718    chronometer_onboard/hours_counter/CATHODES[6]
    SLICE_X2Y89          LUT5 (Prop_lut5_I2_O)        0.124     8.842 r  chronometer_onboard/hours_counter/CATHODES_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.859    10.701    CATHODES_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.239 r  CATHODES_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.239    CATHODES[6]
    L18                                                               r  CATHODES[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_mod8/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.030ns  (logic 4.289ns (53.417%)  route 3.741ns (46.583%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.721     5.324    display/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display/counter_mod8/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  display/counter_mod8/count_reg[2]/Q
                         net (fo=15, routed)          1.054     6.797    display/counter_mod8/count_reg[2]_0
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.296     7.093 r  display/counter_mod8/ANODES_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.687     9.779    ANODES_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.354 r  ANODES_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.354    ANODES[2]
    T9                                                                r  ANODES[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_mod8/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.008ns  (logic 4.484ns (55.992%)  route 3.524ns (44.008%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.721     5.324    display/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display/counter_mod8/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  display/counter_mod8/count_reg[2]/Q
                         net (fo=15, routed)          1.054     6.797    display/counter_mod8/count_reg[2]_0
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.324     7.121 r  display/counter_mod8/CATHODES_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.470     9.591    CATHODES_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.741    13.332 r  CATHODES_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.332    CATHODES[7]
    H15                                                               r  CATHODES[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_mod8/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.995ns  (logic 4.346ns (54.352%)  route 3.650ns (45.648%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.721     5.324    display/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display/counter_mod8/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  display/counter_mod8/count_reg[1]/Q
                         net (fo=18, routed)          1.508     7.288    display/counter_mod8/count_reg[1]_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.152     7.440 r  display/counter_mod8/ANODES_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.141     9.581    ANODES_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.738    13.319 r  ANODES_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.319    ANODES[1]
    J18                                                               r  ANODES[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/counter_mod8/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.437ns (69.881%)  route 0.619ns (30.119%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.601     1.520    display/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display/counter_mod8/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display/counter_mod8/count_reg[1]/Q
                         net (fo=18, routed)          0.265     1.926    display/counter_mod8/count_reg[1]_0
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.045     1.971 r  display/counter_mod8/ANODES_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.354     2.326    ANODES_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.576 r  ANODES_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.576    ANODES[4]
    P14                                                               r  ANODES[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_mod8/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.464ns (66.442%)  route 0.739ns (33.558%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.601     1.520    display/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display/counter_mod8/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  display/counter_mod8/count_reg[2]/Q
                         net (fo=15, routed)          0.343     1.992    chronometer_onboard/hours_counter/counter_output[2]
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.098     2.090 r  chronometer_onboard/hours_counter/CATHODES_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.396     2.486    CATHODES_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.724 r  CATHODES_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.724    CATHODES[6]
    L18                                                               r  CATHODES[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_mod8/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.420ns (63.338%)  route 0.822ns (36.662%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.601     1.520    display/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display/counter_mod8/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  display/counter_mod8/count_reg[2]/Q
                         net (fo=15, routed)          0.322     1.970    chronometer_onboard/hours_counter/counter_output[2]
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.098     2.068 r  chronometer_onboard/hours_counter/CATHODES_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.500     2.568    CATHODES_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.763 r  CATHODES_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.763    CATHODES[2]
    K16                                                               r  CATHODES[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_mod8/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.420ns (62.124%)  route 0.866ns (37.876%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.601     1.520    display/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display/counter_mod8/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display/counter_mod8/count_reg[1]/Q
                         net (fo=18, routed)          0.259     1.921    chronometer_onboard/hours_counter/counter_output[1]
    SLICE_X1Y86          LUT5 (Prop_lut5_I3_O)        0.045     1.966 r  chronometer_onboard/hours_counter/CATHODES_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.607     2.572    CATHODES_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.807 r  CATHODES_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.807    CATHODES[4]
    P15                                                               r  CATHODES[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_mod8/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.447ns (62.881%)  route 0.854ns (37.119%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.601     1.520    display/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display/counter_mod8/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display/counter_mod8/count_reg[1]/Q
                         net (fo=18, routed)          0.151     1.812    chronometer_onboard/hours_counter/counter_output[1]
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.045     1.857 r  chronometer_onboard/hours_counter/CATHODES_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.704     2.561    CATHODES_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.822 r  CATHODES_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.822    CATHODES[5]
    T11                                                               r  CATHODES[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_mod8/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.487ns (63.769%)  route 0.845ns (36.231%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.601     1.520    display/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display/counter_mod8/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display/counter_mod8/count_reg[1]/Q
                         net (fo=18, routed)          0.265     1.926    display/counter_mod8/count_reg[1]_0
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.045     1.971 r  display/counter_mod8/ANODES_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.580     2.551    ANODES_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.301     3.853 r  ANODES_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.853    ANODES[0]
    J17                                                               r  ANODES[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_mod8/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODES[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.477ns (61.898%)  route 0.909ns (38.102%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.601     1.520    display/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display/counter_mod8/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  display/counter_mod8/count_reg[2]/Q
                         net (fo=15, routed)          0.220     1.869    chronometer_onboard/hours_counter/counter_output[2]
    SLICE_X2Y88          LUT4 (Prop_lut4_I2_O)        0.098     1.967 r  chronometer_onboard/hours_counter/CATHODES_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.689     2.655    CATHODES_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.906 r  CATHODES_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.906    CATHODES[3]
    K13                                                               r  CATHODES[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_mod8/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.439ns (58.473%)  route 1.022ns (41.527%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.601     1.520    display/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display/counter_mod8/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  display/counter_mod8/count_reg[1]/Q
                         net (fo=18, routed)          0.351     2.013    display/counter_mod8/count_reg[1]_0
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.045     2.058 r  display/counter_mod8/ANODES_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.670     2.728    ANODES_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.981 r  ANODES_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.981    ANODES[3]
    J14                                                               r  ANODES[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_mod8/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.503ns (60.786%)  route 0.970ns (39.214%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.601     1.520    display/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display/counter_mod8/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display/counter_mod8/count_reg[1]/Q
                         net (fo=18, routed)          0.351     2.013    display/counter_mod8/count_reg[1]_0
    SLICE_X0Y87          LUT3 (Prop_lut3_I1_O)        0.043     2.056 r  display/counter_mod8/ANODES_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.618     2.674    ANODES_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.319     3.993 r  ANODES_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.993    ANODES[5]
    T14                                                               r  ANODES[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_mod8/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODES[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.523ns (61.212%)  route 0.965ns (38.788%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.601     1.520    display/counter_mod8/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display/counter_mod8/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  display/counter_mod8/count_reg[2]/Q
                         net (fo=15, routed)          0.415     2.063    display/counter_mod8/count_reg[2]_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.097     2.160 r  display/counter_mod8/ANODES_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.550     2.711    ANODES_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     4.009 r  ANODES_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.009    ANODES[1]
    J18                                                               r  ANODES[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            chronometer_onboard/clk_divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.239ns  (logic 1.610ns (37.972%)  route 2.630ns (62.028%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=40, routed)          1.807     3.293    chronometer_onboard/clk_divider/BTNU_IBUF
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.124     3.417 r  chronometer_onboard/clk_divider/counter[26]_i_1/O
                         net (fo=28, routed)          0.823     4.239    chronometer_onboard/clk_divider/reset_clkdiv
    SLICE_X4Y84          FDRE                                         r  chronometer_onboard/clk_divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.597     5.020    chronometer_onboard/clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  chronometer_onboard/clk_divider/counter_reg[5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            chronometer_onboard/clk_divider/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.239ns  (logic 1.610ns (37.972%)  route 2.630ns (62.028%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=40, routed)          1.807     3.293    chronometer_onboard/clk_divider/BTNU_IBUF
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.124     3.417 r  chronometer_onboard/clk_divider/counter[26]_i_1/O
                         net (fo=28, routed)          0.823     4.239    chronometer_onboard/clk_divider/reset_clkdiv
    SLICE_X4Y84          FDRE                                         r  chronometer_onboard/clk_divider/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.597     5.020    chronometer_onboard/clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  chronometer_onboard/clk_divider/counter_reg[7]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            display/clk_divider/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.122ns  (logic 1.486ns (36.050%)  route 2.636ns (63.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=40, routed)          2.636     4.122    display/clk_divider/BTNU_IBUF
    SLICE_X8Y83          FDRE                                         r  display/clk_divider/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.517     4.940    display/clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  display/clk_divider/counter_reg[16]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            input_mgr/value_sig_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.102ns  (logic 1.640ns (39.979%)  route 2.462ns (60.021%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           1.551     3.038    input_mgr/BTNL_IBUF
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.152     3.190 r  input_mgr/value_sig[0]_i_1/O
                         net (fo=5, routed)           0.911     4.102    input_mgr/value_sig[0]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  input_mgr/value_sig_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.603     5.026    input_mgr/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  input_mgr/value_sig_reg[2]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            input_mgr/value_sig_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.102ns  (logic 1.640ns (39.979%)  route 2.462ns (60.021%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           1.551     3.038    input_mgr/BTNL_IBUF
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.152     3.190 r  input_mgr/value_sig[0]_i_1/O
                         net (fo=5, routed)           0.911     4.102    input_mgr/value_sig[0]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  input_mgr/value_sig_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.603     5.026    input_mgr/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  input_mgr/value_sig_reg[3]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            input_mgr/value_sig_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.102ns  (logic 1.640ns (39.979%)  route 2.462ns (60.021%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           1.551     3.038    input_mgr/BTNL_IBUF
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.152     3.190 r  input_mgr/value_sig[0]_i_1/O
                         net (fo=5, routed)           0.911     4.102    input_mgr/value_sig[0]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  input_mgr/value_sig_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.603     5.026    input_mgr/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  input_mgr/value_sig_reg[4]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            chronometer_onboard/clk_divider/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.098ns  (logic 1.610ns (39.279%)  route 2.489ns (60.721%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=40, routed)          1.807     3.293    chronometer_onboard/clk_divider/BTNU_IBUF
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.124     3.417 r  chronometer_onboard/clk_divider/counter[26]_i_1/O
                         net (fo=28, routed)          0.682     4.098    chronometer_onboard/clk_divider/reset_clkdiv
    SLICE_X7Y87          FDRE                                         r  chronometer_onboard/clk_divider/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.599     5.022    chronometer_onboard/clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  chronometer_onboard/clk_divider/counter_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            chronometer_onboard/clk_divider/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.098ns  (logic 1.610ns (39.279%)  route 2.489ns (60.721%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=40, routed)          1.807     3.293    chronometer_onboard/clk_divider/BTNU_IBUF
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.124     3.417 r  chronometer_onboard/clk_divider/counter[26]_i_1/O
                         net (fo=28, routed)          0.682     4.098    chronometer_onboard/clk_divider/reset_clkdiv
    SLICE_X6Y87          FDRE                                         r  chronometer_onboard/clk_divider/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.599     5.022    chronometer_onboard/clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  chronometer_onboard/clk_divider/counter_reg[22]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            chronometer_onboard/clk_divider/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.098ns  (logic 1.610ns (39.279%)  route 2.489ns (60.721%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=40, routed)          1.807     3.293    chronometer_onboard/clk_divider/BTNU_IBUF
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.124     3.417 r  chronometer_onboard/clk_divider/counter[26]_i_1/O
                         net (fo=28, routed)          0.682     4.098    chronometer_onboard/clk_divider/reset_clkdiv
    SLICE_X6Y87          FDRE                                         r  chronometer_onboard/clk_divider/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.599     5.022    chronometer_onboard/clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  chronometer_onboard/clk_divider/counter_reg[24]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            chronometer_onboard/clk_divider/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.098ns  (logic 1.610ns (39.279%)  route 2.489ns (60.721%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=40, routed)          1.807     3.293    chronometer_onboard/clk_divider/BTNU_IBUF
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.124     3.417 r  chronometer_onboard/clk_divider/counter[26]_i_1/O
                         net (fo=28, routed)          0.682     4.098    chronometer_onboard/clk_divider/reset_clkdiv
    SLICE_X6Y87          FDRE                                         r  chronometer_onboard/clk_divider/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.599     5.022    chronometer_onboard/clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  chronometer_onboard/clk_divider/counter_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            input_mgr/value_sig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.253ns (42.657%)  route 0.340ns (57.343%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           0.340     0.593    input_mgr/D[3]
    SLICE_X1Y89          FDRE                                         r  input_mgr/value_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.875     2.040    input_mgr/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  input_mgr/value_sig_reg[2]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            input_mgr/value_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.265ns (42.798%)  route 0.354ns (57.202%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=2, routed)           0.354     0.619    input_mgr/D[0]
    SLICE_X1Y87          FDRE                                         r  input_mgr/value_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.873     2.038    input_mgr/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  input_mgr/value_sig_reg[5]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            input_mgr/value_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.247ns (38.347%)  route 0.398ns (61.653%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.398     0.645    input_mgr/D[2]
    SLICE_X1Y89          FDRE                                         r  input_mgr/value_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.875     2.040    input_mgr/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  input_mgr/value_sig_reg[3]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            input_mgr/value_sig_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.253ns (38.091%)  route 0.411ns (61.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           0.411     0.664    input_mgr/D[3]
    SLICE_X1Y88          FDRE                                         r  input_mgr/value_sig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.875     2.040    input_mgr/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  input_mgr/value_sig_reg[8]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            chronometer_onboard/seconds_counter/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.254ns (37.336%)  route 0.426ns (62.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=40, routed)          0.426     0.679    chronometer_onboard/seconds_counter/BTNU_IBUF
    SLICE_X2Y90          FDRE                                         r  chronometer_onboard/seconds_counter/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.876     2.041    chronometer_onboard/seconds_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  chronometer_onboard/seconds_counter/count_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            chronometer_onboard/seconds_counter/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.254ns (37.336%)  route 0.426ns (62.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=40, routed)          0.426     0.679    chronometer_onboard/seconds_counter/BTNU_IBUF
    SLICE_X3Y90          FDRE                                         r  chronometer_onboard/seconds_counter/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.876     2.041    chronometer_onboard/seconds_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  chronometer_onboard/seconds_counter/count_reg[5]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            input_mgr/value_sig_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.265ns (38.669%)  route 0.420ns (61.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=2, routed)           0.420     0.685    input_mgr/D[0]
    SLICE_X0Y87          FDRE                                         r  input_mgr/value_sig_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.873     2.038    input_mgr/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  input_mgr/value_sig_reg[11]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            input_mgr/value_sig_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.247ns (34.740%)  route 0.465ns (65.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.465     0.712    input_mgr/D[2]
    SLICE_X0Y89          FDRE                                         r  input_mgr/value_sig_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.875     2.040    input_mgr/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  input_mgr/value_sig_reg[15]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            input_mgr/value_sig_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.253ns (35.226%)  route 0.465ns (64.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           0.465     0.718    input_mgr/D[3]
    SLICE_X0Y89          FDRE                                         r  input_mgr/value_sig_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.875     2.040    input_mgr/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  input_mgr/value_sig_reg[14]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            chronometer_onboard/hours_counter/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.254ns (34.221%)  route 0.487ns (65.779%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=40, routed)          0.487     0.741    chronometer_onboard/hours_counter/BTNU_IBUF
    SLICE_X0Y88          FDRE                                         r  chronometer_onboard/hours_counter/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.875     2.040    chronometer_onboard/hours_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  chronometer_onboard/hours_counter/count_reg[1]/C





