0.7
2020.2
Nov  8 2024
22:36:57
D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sim_1/imports/testbench/tb_uart_top_level.sv,1755891106,systemVerilog,,,D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/baud_setting.svh,tb,,uvm,../../../../uart_transceiver.srcs/sources_1/imports/rtl,,,,,
D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/baud_setting.svh,1755749365,verilog,,,,,,,,,,,,
D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/baud_tick_generator.sv,1755553055,systemVerilog,D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sim_1/imports/testbench/tb_uart_top_level.sv;D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/uart_rx_controller.sv;D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/uart_top_level_interface.sv;D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/uart_tx_controller.sv,D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/uart_rx_controller.sv,D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/baud_setting.svh,$unit_baud_tick_generator_sv_633574592;baud_tick_generator,,uvm,../../../../uart_transceiver.srcs/sources_1/imports/rtl,,,,,
D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/uart_rx_controller.sv,1755889063,systemVerilog,,D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/uart_top_level_interface.sv,D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/baud_setting.svh,uart_rx_controller,,uvm,../../../../uart_transceiver.srcs/sources_1/imports/rtl,,,,,
D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/uart_top_level_interface.sv,1755889816,systemVerilog,,D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/uart_tx_controller.sv,D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/baud_setting.svh,uart_top_level_interface,,uvm,../../../../uart_transceiver.srcs/sources_1/imports/rtl,,,,,
D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/uart_tx_controller.sv,1755660450,systemVerilog,,D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sim_1/imports/testbench/tb_uart_top_level.sv,D:/tiny_riscv/peripheral/uart_controller/vivado/uart_transceiver/uart_transceiver.srcs/sources_1/imports/rtl/baud_setting.svh,uart_tx_controller,,uvm,../../../../uart_transceiver.srcs/sources_1/imports/rtl,,,,,
