
	code for sm_52
		Function : bench
	.headerflags    @"EF_CUDA_SM52 EF_CUDA_PTX_SM(EF_CUDA_SM52)"
                                                                                    /* 0x001fc800fe2007f6 */
        /*0008*/                   MOV R1, c[0x0][0x20];                            /* 0x4c98078000870001 */
        /*0010*/                   MOV R2, c[0x0][0x140];                           /* 0x4c98078005070002 */
        /*0018*/                   MOV R3, c[0x0][0x144];                           /* 0x4c98078005170003 */
                                                                                    /* 0x011fc400fec00071 */
        /*0028*/                   LDG.E.64 R4, [R2];                               /* 0xeed5200000070204 */
        /*0030*/                   MOV R6, RZ;                                      /* 0x5c9807800ff70006 */
        /*0038*/                   IADD RZ.CC, R4, -R6;                             /* 0x5c118000006704ff */
                                                                                    /* 0x001fc400fea007e1 */
        /*0048*/                   LOP32I.AND R0, R5, 0x7fffffff;                   /* 0x0407fffffff70500 */
        /*0050*/                   MOV R5, RZ;                                      /* 0x5c9807800ff70005 */
        /*0058*/                   ISETP.LT.U32.X.AND P0, PT, R0, c[0x2][0x0], PT;  /* 0x4b620b8800070007 */
                                                                                    /* 0x001fb000fe2007ec */
        /*0068*/                   IADD RZ.CC, R4, -R5;                             /* 0x5c118000005704ff */
        /*0070*/                   ISETP.GE.U32.X.AND P0, PT, R0, c[0x2][0x4], P0;  /* 0x4b6c080800170007 */
        /*0078*/                   IADD RZ.CC, R4, -R5;                             /* 0x5c118000005704ff */
                                                                                    /* 0x0003c400ffa007ed */
        /*0088*/                   ISETP.EQ.U32.X.OR P0, PT, R0, RZ, P0;            /* 0x5b6428000ff70007 */
        /*0090*/              @!P0 EXIT;                                            /* 0xe30000000008000f */
        /*0098*/                   STG.E.U8 [R2], RZ;                               /* 0xeed82000000702ff */
                                                                                    /* 0x001f8000ffe007ff */
        /*00a8*/                   EXIT;                                            /* 0xe30000000007000f */
        /*00b0*/                   BRA 0xb0;                                        /* 0xe2400fffff87000f */
        /*00b8*/                   NOP;                                             /* 0x50b0000000070f00 */
		......................


