Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Thu Jan 13 16:27:43 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml/post_synth_power.rpt
| Design           : mcml
| Device           : xc7z020clg484-3
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
--------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 1373.528     |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 1247.805     |
| Device Static (mW)       | 125.723      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 84.2         |
| Junction Temperature (C) | 40.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+------------+----------+-----------+-----------------+
| On-Chip                  | Power (mW) | Used     | Available | Utilization (%) |
+--------------------------+------------+----------+-----------+-----------------+
| Clocks                   |    87.183  |        3 |       --- |             --- |
| Slice Logic              |   589.341  |    80846 |       --- |             --- |
|   LUT as Logic           |   517.451  |    42313 |     53200 |           79.54 |
|   CARRY4                 |    56.988  |     7768 |     13300 |           58.41 |
|   Register               |     9.099  |    15407 |    106400 |           14.48 |
|   LUT as Shift Register  |     5.158  |     1627 |     17400 |            9.35 |
|   LUT as Distributed RAM |     0.631  |      140 |     17400 |            0.80 |
|   F7/F8 Muxes            |     0.012  |      129 |     53200 |            0.24 |
|   Others                 |     0.000  |      203 |       --- |             --- |
| Signals                  |   505.145  |    69164 |       --- |             --- |
| DSPs                     |    66.138  |      105 |       220 |           47.73 |
| Static Power             |   125.723  |          |           |                 |
| Total                    |  1373.531  |          |           |                 |
+--------------------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.261 |       1.248 |      0.013 |
| Vccaux    |       1.800 |     0.014 |       0.000 |      0.014 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.027 |       0.000 |      0.027 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                          | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+------------+
| Name                     | Power (mW) |
+--------------------------+------------+
| mcml                     |  1247.808  |
|   absorptionMatrix       |     2.087  |
|     dpram1               |     2.087  |
|       ram_reg_0_15_0_5   |     0.086  |
|       ram_reg_0_15_12_17 |     0.087  |
|       ram_reg_0_15_18_23 |     0.087  |
|       ram_reg_0_15_24_29 |     0.087  |
|       ram_reg_0_15_30_35 |     0.082  |
|       ram_reg_0_15_6_11  |     0.087  |
|   absorptionMatrix2      |     0.594  |
|     dpram1               |     0.594  |
|       ram_reg_0_15_0_5   |     0.066  |
|       ram_reg_0_15_12_17 |     0.064  |
|       ram_reg_0_15_6_11  |     0.064  |
|   absorptionMatrix3      |     0.287  |
|     dpram1               |     0.287  |
|       ram_reg_0_15_0_5   |     0.064  |
|       ram_reg_0_15_6_7   |     0.048  |
|   u_calc                 |  1221.953  |
|     Roulette             |     6.564  |
|     boundaryChecker      |   287.728  |
|       divide_u1          |   245.276  |
|       mult_u1            |     8.956  |
|       mult_u2            |     0.216  |
|       mult_u3            |     6.911  |
|     dropSpin             |   880.936  |
|       absorb             |   231.701  |
|       photon1            |     2.433  |
|       photon10           |     0.006  |
|       photon11           |     0.006  |
|       photon12           |     0.141  |
|       photon13           |     0.198  |
|       photon14           |     0.267  |
|       photon15           |     0.006  |
|       photon16           |     0.006  |
|       photon17           |     0.006  |
|       photon18           |     0.006  |
|       photon19           |     0.006  |
|       photon2            |     0.685  |
|       photon20           |     0.006  |
|       photon21           |     0.006  |
|       photon22           |     0.006  |
|       photon23           |     0.006  |
|       photon24           |     0.006  |
|       photon25           |     0.006  |
|       photon26           |     0.006  |
|       photon27           |     0.006  |
|       photon28           |     0.006  |
|       photon29           |     0.006  |
|       photon3            |     1.329  |
|       photon30           |     0.539  |
|       photon31           |     1.082  |
|       photon32           |     2.068  |
|       photon33           |     2.087  |
|       photon34           |     0.845  |
|       photon35           |     5.145  |
|       photon36           |     4.291  |
|       photon37           |     2.079  |
|       photon4            |     0.131  |
|       photon5            |     0.006  |
|       photon6            |     0.019  |
|       photon7            |     0.006  |
|       photon8            |     0.012  |
|       photon9            |     0.006  |
|       scattererReflector |   625.771  |
|     hopper               |    14.896  |
|       u1                 |     3.494  |
|       u2                 |     3.494  |
|       u3                 |     6.094  |
|     log_u1               |     3.285  |
|     mover                |    15.638  |
|     rand_u1              |     2.740  |
|     rand_u2              |     3.388  |
|     rand_u4              |     1.896  |
|     rand_u5              |     4.041  |
|   u_cost                 |     0.526  |
|     dpram1               |     0.526  |
|       ram_reg_0_15_0_5   |     0.052  |
|       ram_reg_0_15_12_17 |     0.052  |
|       ram_reg_0_15_18_23 |     0.052  |
|       ram_reg_0_15_24_29 |     0.052  |
|       ram_reg_0_15_30_31 |     0.044  |
|       ram_reg_0_15_6_11  |     0.052  |
|   u_fres_down            |     0.568  |
|     dpram1               |     0.568  |
|       ram_reg_0_15_0_5   |     0.052  |
|       ram_reg_0_15_12_17 |     0.052  |
|       ram_reg_0_15_18_23 |     0.052  |
|       ram_reg_0_15_24_29 |     0.052  |
|       ram_reg_0_15_30_31 |     0.044  |
|       ram_reg_0_15_6_11  |     0.052  |
|   u_fres_up              |     0.576  |
|     dpram1               |     0.576  |
|       ram_reg_0_15_0_5   |     0.053  |
|       ram_reg_0_15_12_17 |     0.053  |
|       ram_reg_0_15_18_23 |     0.053  |
|       ram_reg_0_15_24_29 |     0.053  |
|       ram_reg_0_15_30_31 |     0.044  |
|       ram_reg_0_15_6_11  |     0.053  |
|   u_sint                 |     1.191  |
|     dpram1               |     1.191  |
|       ram_reg_0_15_0_5   |     0.052  |
|       ram_reg_0_15_12_17 |     0.052  |
|       ram_reg_0_15_18_23 |     0.052  |
|       ram_reg_0_15_24_29 |     0.052  |
|       ram_reg_0_15_30_31 |     0.044  |
|       ram_reg_0_15_6_11  |     0.052  |
+--------------------------+------------+


