// Seed: 771365778
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2[1] = 1;
  buf (id_3, id_4);
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
module module_2 (
    input wor id_0
    , id_2
);
  wire id_3;
  module_0(
      id_3, id_2, id_2, id_2
  );
  assign id_2 = id_2;
endmodule
