0.6
2019.1
May 24 2019
15:06:07
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top.sv,1745864871,systemVerilog,,,,tb_top,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv,1745331454,systemVerilog,,,,tb_top_cnn,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Accumulator.sv,1732477505,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF1.sv,,Accumulator,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF1.sv,1745865318,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF2.sv,,BUF1,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF2.sv,1732477505,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Bias_ROM.sv,,BUF2,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Bias_ROM.sv,1732477505,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Comparator.sv,,Bias_ROM,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Comparator.sv,1732477505,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Bias_ROM.sv,,Comparator,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Bias_ROM.sv,1732477505,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Controller.sv,,FC_Bias_ROM,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Controller.sv,1732477505,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Layer.sv,,FC_Controller,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Layer.sv,1745863374,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FIFO.sv,,FC_Layer,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FIFO.sv,1732477505,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MAC.sv,,FIFO,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MAC.sv,1732477505,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MaxPooling_ReLU.sv,,MAC,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MaxPooling_ReLU.sv,1732477505,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Max_finder.sv,,MaxPooling_ReLU,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Max_finder.sv,1732477505,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE.sv,,Max_finder,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE.sv,1732477505,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE_Array.sv,,PE,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE_Array.sv,1732477505,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Sliding_Window.sv,,PE_Array,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Sliding_Window.sv,1732477505,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/acc.sv,,Sliding_Window,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/TDP.v,1732477505,verilog,,,,xilinx_true_dual_port_no_change_1_clock_ram,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/acc.sv,1732477505,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/glbl_controller.sv,,acc,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/glbl_controller.sv,1745865359,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/matmul.sv,,glbl_controller,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/matmul.sv,1732477505,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/mul.sv,,matmul,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/mul.sv,1732477505,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/single_port_bram.sv,,mul,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/single_port_bram.sv,1732477505,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv,,single_port_bram,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv,1745866076,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/y_buf.sv,,top,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top_cnn.sv,1745864309,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/y_buf.sv,,top_cnn,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/y_buf.sv,1745864510,systemVerilog,,F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top.sv,,y_buf,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;smartconnect_v1_0;xilinx_vip,../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog;../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
