Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9553c7f92479427693308d6b0bb72dde --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_13 -L xlconstant_v1_1_6 -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ST_OS_wrapper_behav xil_defaultlib.tb_ST_OS_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.arrays
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_pkg
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture idelaye2_v of entity unisim.IDELAYE2 [\IDELAYE2(delay_src="DATAIN",hig...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLOCK_DELAY [\CLOCK_DELAY(delay0=0,delay1=0,d...]
Compiling architecture st_os_clock_delay_0_0_arch of entity xil_defaultlib.ST_OS_CLOCK_DELAY_0_0 [st_os_clock_delay_0_0_default]
Compiling architecture idelaye2_v of entity unisim.IDELAYE2 [\IDELAYE2(idelay_type="VAR_LOAD"...]
Compiling architecture iserdese2_v of entity unisim.ISERDESE2 [\ISERDESE2(data_rate="SDR",inter...]
Compiling architecture behavioral of entity xil_defaultlib.OS_ISERDES [\OS_ISERDES(idelay_group="TEMP")...]
Compiling architecture st_os_os_iserdes_0_0_arch of entity xil_defaultlib.ST_OS_OS_ISERDES_0_0 [st_os_os_iserdes_0_0_default]
Compiling architecture st_os_os_iserdes_0_1_arch of entity xil_defaultlib.ST_OS_OS_ISERDES_0_1 [st_os_os_iserdes_0_1_default]
Compiling architecture st_os_os_iserdes_0_2_arch of entity xil_defaultlib.ST_OS_OS_ISERDES_0_2 [st_os_os_iserdes_0_2_default]
Compiling architecture st_os_os_iserdes_1_0_arch of entity xil_defaultlib.ST_OS_OS_ISERDES_1_0 [st_os_os_iserdes_1_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=32...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_legacy [\c_counter_binary_v12_0_13_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13_viv [\c_counter_binary_v12_0_13_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_13.c_counter_binary_v12_0_13 [\c_counter_binary_v12_0_13(c_xde...]
Compiling architecture st_timer_arch of entity xil_defaultlib.ST_TIMER [st_timer_default]
Compiling architecture behavioral of entity xil_defaultlib.SDDR_ST [\SDDR_ST(sig_width=16)\]
Compiling architecture st_os_sddr_st_0_0_arch of entity xil_defaultlib.ST_OS_SDDR_ST_0_0 [st_os_sddr_st_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SHUFFLYBOI [\SHUFFLYBOI(factor=4,input_width...]
Compiling architecture st_os_shufflyboi_0_0_arch of entity xil_defaultlib.ST_OS_SHUFFLYBOI_0_0 [st_os_shufflyboi_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_splitter [clock_splitter_default]
Compiling architecture st_os_clock_splitter_0_0_arch of entity xil_defaultlib.ST_OS_clock_splitter_0_0 [st_os_clock_splitter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.data_splitter [data_splitter_default]
Compiling architecture st_os_data_splitter_0_0_arch of entity xil_defaultlib.ST_OS_data_splitter_0_0 [st_os_data_splitter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.swapper [swapper_default]
Compiling architecture st_os_swapper_0_0_arch of entity xil_defaultlib.ST_OS_swapper_0_0 [st_os_swapper_0_0_default]
Compiling architecture st_os_swapper_0_1_arch of entity xil_defaultlib.ST_OS_swapper_0_1 [st_os_swapper_0_1_default]
Compiling architecture st_os_swapper_0_2_arch of entity xil_defaultlib.ST_OS_swapper_0_2 [st_os_swapper_0_2_default]
Compiling architecture st_os_swapper_1_0_arch of entity xil_defaultlib.ST_OS_swapper_1_0 [st_os_swapper_1_0_default]
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(dout_wi...
Compiling module xil_defaultlib.ST_OS_xlconcat_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.ST_OS_xlconstant_0_0
Compiling architecture structure of entity xil_defaultlib.ST_OS [st_os_default]
Compiling architecture structure of entity xil_defaultlib.ST_OS_wrapper [st_os_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_st_os_wrapper
Built simulation snapshot tb_ST_OS_wrapper_behav
