Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Mon Apr 13 20:13:51 2015
| Host              : Thinkpad running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 2 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.707        0.000                      0                 1410        0.153        0.000                      0                 1410        3.000        0.000                       0                   242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout1    {0.000 10.000}     20.000          50.000          
  clkout2    {0.000 20.000}     40.000          25.000          
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           6.707        0.000                      0                   56        0.255        0.000                      0                   56        4.500        0.000                       0                    27  
  clkout1                                                                                                                                                      18.751        0.000                       0                     1  
  clkout2                                                                                                                                                      38.751        0.000                       0                     1  
  clkout3          57.138        0.000                      0                 1353        0.153        0.000                      0                 1353       38.750        0.000                       0                   209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0       clkout3             7.205        0.000                      0                    1        0.401        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                  
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y18   clkdv/bufclkfb/I     
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.704ns (25.623%)  route 2.044ns (74.377%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=22, routed)          1.709    -0.831    display/myvgatimer/xy/CLK
    SLICE_X3Y145                                                      r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=15, routed)          0.996     0.621    display/myvgatimer/xy/bitmapaddr[2]
    SLICE_X5Y145         LUT5 (Prop_lut5_I3_O)        0.124     0.745 f  display/myvgatimer/xy/y[9]_i_4/O
                         net (fo=5, routed)           0.447     1.192    display/myvgatimer/xy/n_0_y[9]_i_4
    SLICE_X6Y145         LUT4 (Prop_lut4_I3_O)        0.124     1.316 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.601     1.916    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X5Y145         FDRE                                         r  display/myvgatimer/xy/x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=22, routed)          1.587     8.566    display/myvgatimer/xy/CLK
    SLICE_X5Y145                                                      r  display/myvgatimer/xy/x_reg[0]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X5Y145         FDRE (Setup_fdre_C_R)       -0.429     8.623    display/myvgatimer/xy/x_reg[0]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.704ns (25.623%)  route 2.044ns (74.377%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=22, routed)          1.709    -0.831    display/myvgatimer/xy/CLK
    SLICE_X3Y145                                                      r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=15, routed)          0.996     0.621    display/myvgatimer/xy/bitmapaddr[2]
    SLICE_X5Y145         LUT5 (Prop_lut5_I3_O)        0.124     0.745 f  display/myvgatimer/xy/y[9]_i_4/O
                         net (fo=5, routed)           0.447     1.192    display/myvgatimer/xy/n_0_y[9]_i_4
    SLICE_X6Y145         LUT4 (Prop_lut4_I3_O)        0.124     1.316 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.601     1.916    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X5Y145         FDRE                                         r  display/myvgatimer/xy/x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=22, routed)          1.587     8.566    display/myvgatimer/xy/CLK
    SLICE_X5Y145                                                      r  display/myvgatimer/xy/x_reg[1]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X5Y145         FDRE (Setup_fdre_C_R)       -0.429     8.623    display/myvgatimer/xy/x_reg[1]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.704ns (25.623%)  route 2.044ns (74.377%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=22, routed)          1.709    -0.831    display/myvgatimer/xy/CLK
    SLICE_X3Y145                                                      r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=15, routed)          0.996     0.621    display/myvgatimer/xy/bitmapaddr[2]
    SLICE_X5Y145         LUT5 (Prop_lut5_I3_O)        0.124     0.745 f  display/myvgatimer/xy/y[9]_i_4/O
                         net (fo=5, routed)           0.447     1.192    display/myvgatimer/xy/n_0_y[9]_i_4
    SLICE_X6Y145         LUT4 (Prop_lut4_I3_O)        0.124     1.316 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.601     1.916    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X5Y145         FDRE                                         r  display/myvgatimer/xy/x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=22, routed)          1.587     8.566    display/myvgatimer/xy/CLK
    SLICE_X5Y145                                                      r  display/myvgatimer/xy/x_reg[4]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X5Y145         FDRE (Setup_fdre_C_R)       -0.429     8.623    display/myvgatimer/xy/x_reg[4]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.704ns (25.623%)  route 2.044ns (74.377%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=22, routed)          1.709    -0.831    display/myvgatimer/xy/CLK
    SLICE_X3Y145                                                      r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=15, routed)          0.996     0.621    display/myvgatimer/xy/bitmapaddr[2]
    SLICE_X5Y145         LUT5 (Prop_lut5_I3_O)        0.124     0.745 f  display/myvgatimer/xy/y[9]_i_4/O
                         net (fo=5, routed)           0.447     1.192    display/myvgatimer/xy/n_0_y[9]_i_4
    SLICE_X6Y145         LUT4 (Prop_lut4_I3_O)        0.124     1.316 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.601     1.916    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X5Y145         FDRE                                         r  display/myvgatimer/xy/x_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=22, routed)          1.587     8.566    display/myvgatimer/xy/CLK
    SLICE_X5Y145                                                      r  display/myvgatimer/xy/x_reg[9]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X5Y145         FDRE (Setup_fdre_C_R)       -0.429     8.623    display/myvgatimer/xy/x_reg[9]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.740ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.704ns (25.527%)  route 2.054ns (74.473%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=22, routed)          1.709    -0.831    display/myvgatimer/xy/CLK
    SLICE_X3Y145                                                      r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=15, routed)          0.996     0.621    display/myvgatimer/xy/bitmapaddr[2]
    SLICE_X5Y145         LUT5 (Prop_lut5_I3_O)        0.124     0.745 f  display/myvgatimer/xy/y[9]_i_4/O
                         net (fo=5, routed)           0.447     1.192    display/myvgatimer/xy/n_0_y[9]_i_4
    SLICE_X6Y145         LUT4 (Prop_lut4_I3_O)        0.124     1.316 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.611     1.927    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X3Y145         FDRE                                         r  display/myvgatimer/xy/x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=22, routed)          1.589     8.568    display/myvgatimer/xy/CLK
    SLICE_X3Y145                                                      r  display/myvgatimer/xy/x_reg[2]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.095    
    SLICE_X3Y145         FDRE (Setup_fdre_C_R)       -0.429     8.666    display/myvgatimer/xy/x_reg[2]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -1.927    
  -------------------------------------------------------------------
                         slack                                  6.740    

Slack (MET) :             6.740ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.704ns (25.527%)  route 2.054ns (74.473%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=22, routed)          1.709    -0.831    display/myvgatimer/xy/CLK
    SLICE_X3Y145                                                      r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=15, routed)          0.996     0.621    display/myvgatimer/xy/bitmapaddr[2]
    SLICE_X5Y145         LUT5 (Prop_lut5_I3_O)        0.124     0.745 f  display/myvgatimer/xy/y[9]_i_4/O
                         net (fo=5, routed)           0.447     1.192    display/myvgatimer/xy/n_0_y[9]_i_4
    SLICE_X6Y145         LUT4 (Prop_lut4_I3_O)        0.124     1.316 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.611     1.927    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X3Y145         FDRE                                         r  display/myvgatimer/xy/x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=22, routed)          1.589     8.568    display/myvgatimer/xy/CLK
    SLICE_X3Y145                                                      r  display/myvgatimer/xy/x_reg[5]/C
                         clock pessimism              0.601     9.169    
                         clock uncertainty           -0.074     9.095    
    SLICE_X3Y145         FDRE (Setup_fdre_C_R)       -0.429     8.666    display/myvgatimer/xy/x_reg[5]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -1.927    
  -------------------------------------------------------------------
                         slack                                  6.740    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.704ns (26.132%)  route 1.990ns (73.868%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=22, routed)          1.709    -0.831    display/myvgatimer/xy/CLK
    SLICE_X3Y145                                                      r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=15, routed)          0.996     0.621    display/myvgatimer/xy/bitmapaddr[2]
    SLICE_X5Y145         LUT5 (Prop_lut5_I3_O)        0.124     0.745 f  display/myvgatimer/xy/y[9]_i_4/O
                         net (fo=5, routed)           0.447     1.192    display/myvgatimer/xy/n_0_y[9]_i_4
    SLICE_X6Y145         LUT4 (Prop_lut4_I3_O)        0.124     1.316 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.547     1.863    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X4Y146         FDRE                                         r  display/myvgatimer/xy/x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=22, routed)          1.587     8.566    display/myvgatimer/xy/CLK
    SLICE_X4Y146                                                      r  display/myvgatimer/xy/x_reg[3]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X4Y146         FDRE (Setup_fdre_C_R)       -0.429     8.623    display/myvgatimer/xy/x_reg[3]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.704ns (26.132%)  route 1.990ns (73.868%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=22, routed)          1.709    -0.831    display/myvgatimer/xy/CLK
    SLICE_X3Y145                                                      r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=15, routed)          0.996     0.621    display/myvgatimer/xy/bitmapaddr[2]
    SLICE_X5Y145         LUT5 (Prop_lut5_I3_O)        0.124     0.745 f  display/myvgatimer/xy/y[9]_i_4/O
                         net (fo=5, routed)           0.447     1.192    display/myvgatimer/xy/n_0_y[9]_i_4
    SLICE_X6Y145         LUT4 (Prop_lut4_I3_O)        0.124     1.316 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.547     1.863    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X4Y146         FDRE                                         r  display/myvgatimer/xy/x_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=22, routed)          1.587     8.566    display/myvgatimer/xy/CLK
    SLICE_X4Y146                                                      r  display/myvgatimer/xy/x_reg[7]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X4Y146         FDRE (Setup_fdre_C_R)       -0.429     8.623    display/myvgatimer/xy/x_reg[7]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.704ns (26.132%)  route 1.990ns (73.868%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=22, routed)          1.709    -0.831    display/myvgatimer/xy/CLK
    SLICE_X3Y145                                                      r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=15, routed)          0.996     0.621    display/myvgatimer/xy/bitmapaddr[2]
    SLICE_X5Y145         LUT5 (Prop_lut5_I3_O)        0.124     0.745 f  display/myvgatimer/xy/y[9]_i_4/O
                         net (fo=5, routed)           0.447     1.192    display/myvgatimer/xy/n_0_y[9]_i_4
    SLICE_X6Y145         LUT4 (Prop_lut4_I3_O)        0.124     1.316 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.547     1.863    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X4Y146         FDRE                                         r  display/myvgatimer/xy/x_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=22, routed)          1.587     8.566    display/myvgatimer/xy/CLK
    SLICE_X4Y146                                                      r  display/myvgatimer/xy/x_reg[8]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X4Y146         FDRE (Setup_fdre_C_R)       -0.429     8.623    display/myvgatimer/xy/x_reg[8]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.802ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.704ns (27.524%)  route 1.854ns (72.476%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=22, routed)          1.709    -0.831    display/myvgatimer/xy/CLK
    SLICE_X3Y145                                                      r  display/myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  display/myvgatimer/xy/x_reg[2]/Q
                         net (fo=15, routed)          0.996     0.621    display/myvgatimer/xy/bitmapaddr[2]
    SLICE_X5Y145         LUT5 (Prop_lut5_I3_O)        0.124     0.745 f  display/myvgatimer/xy/y[9]_i_4/O
                         net (fo=5, routed)           0.447     1.192    display/myvgatimer/xy/n_0_y[9]_i_4
    SLICE_X6Y145         LUT4 (Prop_lut4_I3_O)        0.124     1.316 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.411     1.727    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X6Y146         FDRE                                         r  display/myvgatimer/xy/x_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=22, routed)          1.587     8.566    display/myvgatimer/xy/CLK
    SLICE_X6Y146                                                      r  display/myvgatimer/xy/x_reg[6]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X6Y146         FDRE (Setup_fdre_C_R)       -0.524     8.528    display/myvgatimer/xy/x_reg[6]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  6.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=22, routed)          0.597    -0.567    display/myvgatimer/xy/CLK
    SLICE_X5Y145                                                      r  display/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  display/myvgatimer/xy/x_reg[0]/Q
                         net (fo=17, routed)          0.179    -0.247    display/myvgatimer/xy/bitmapaddr[0]
    SLICE_X5Y145         LUT2 (Prop_lut2_I0_O)        0.042    -0.205 r  display/myvgatimer/xy/x[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    display/myvgatimer/xy/p_0_in[1]
    SLICE_X5Y145         FDRE                                         r  display/myvgatimer/xy/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=22, routed)          0.868    -0.805    display/myvgatimer/xy/CLK
    SLICE_X5Y145                                                      r  display/myvgatimer/xy/x_reg[1]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X5Y145         FDRE (Hold_fdre_C_D)         0.107    -0.460    display/myvgatimer/xy/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.207%)  route 0.177ns (45.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=22, routed)          0.598    -0.566    display/myvgatimer/xy/CLK
    SLICE_X2Y145                                                      r  display/myvgatimer/xy/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y145         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display/myvgatimer/xy/y_reg[1]/Q
                         net (fo=16, routed)          0.177    -0.226    display/myvgatimer/xy/bitmapaddr[5]
    SLICE_X4Y145         LUT6 (Prop_lut6_I5_O)        0.045    -0.181 r  display/myvgatimer/xy/y[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.181    display/myvgatimer/xy/n_0_y[9]_i_2
    SLICE_X4Y145         FDRE                                         r  display/myvgatimer/xy/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=22, routed)          0.868    -0.805    display/myvgatimer/xy/CLK
    SLICE_X4Y145                                                      r  display/myvgatimer/xy/y_reg[9]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X4Y145         FDRE (Hold_fdre_C_D)         0.092    -0.438    display/myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 display/myvgatimer/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=22, routed)          0.597    -0.567    display/myvgatimer/CLK
    SLICE_X6Y145                                                      r  display/myvgatimer/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  display/myvgatimer/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.186    -0.217    display/myvgatimer/clk_count[0]
    SLICE_X6Y145         LUT2 (Prop_lut2_I0_O)        0.043    -0.174 r  display/myvgatimer/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    display/myvgatimer/p_0_in_0[1]
    SLICE_X6Y145         FDRE                                         r  display/myvgatimer/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=22, routed)          0.868    -0.805    display/myvgatimer/CLK
    SLICE_X6Y145                                                      r  display/myvgatimer/clk_count_reg[1]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X6Y145         FDRE (Hold_fdre_C_D)         0.131    -0.436    display/myvgatimer/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.183ns (49.457%)  route 0.187ns (50.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=22, routed)          0.597    -0.567    display/myvgatimer/xy/CLK
    SLICE_X4Y144                                                      r  display/myvgatimer/xy/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  display/myvgatimer/xy/y_reg[6]/Q
                         net (fo=5, routed)           0.187    -0.239    display/myvgatimer/xy/y[6]
    SLICE_X4Y144         LUT5 (Prop_lut5_I0_O)        0.042    -0.197 r  display/myvgatimer/xy/y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    display/myvgatimer/xy/n_0_y[8]_i_1
    SLICE_X4Y144         FDRE                                         r  display/myvgatimer/xy/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=22, routed)          0.868    -0.805    display/myvgatimer/xy/CLK
    SLICE_X4Y144                                                      r  display/myvgatimer/xy/y_reg[8]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X4Y144         FDRE (Hold_fdre_C_D)         0.107    -0.460    display/myvgatimer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.990%)  route 0.171ns (45.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=22, routed)          0.597    -0.567    display/myvgatimer/xy/CLK
    SLICE_X6Y146                                                      r  display/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  display/myvgatimer/xy/x_reg[6]/Q
                         net (fo=7, routed)           0.171    -0.232    display/myvgatimer/xy/n_0_x_reg[6]
    SLICE_X5Y145         LUT6 (Prop_lut6_I1_O)        0.045    -0.187 r  display/myvgatimer/xy/x[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    display/myvgatimer/xy/p_0_in[9]
    SLICE_X5Y145         FDRE                                         r  display/myvgatimer/xy/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=22, routed)          0.868    -0.805    display/myvgatimer/xy/CLK
    SLICE_X5Y145                                                      r  display/myvgatimer/xy/x_reg[9]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X5Y145         FDRE (Hold_fdre_C_D)         0.092    -0.459    display/myvgatimer/xy/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.187ns (44.977%)  route 0.229ns (55.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=22, routed)          0.598    -0.566    display/myvgatimer/xy/CLK
    SLICE_X3Y145                                                      r  display/myvgatimer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  display/myvgatimer/xy/x_reg[5]/Q
                         net (fo=8, routed)           0.229    -0.196    display/myvgatimer/xy/n_0_x_reg[5]
    SLICE_X4Y146         LUT5 (Prop_lut5_I1_O)        0.046    -0.150 r  display/myvgatimer/xy/x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    display/myvgatimer/xy/p_0_in[8]
    SLICE_X4Y146         FDRE                                         r  display/myvgatimer/xy/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=22, routed)          0.868    -0.805    display/myvgatimer/xy/CLK
    SLICE_X4Y146                                                      r  display/myvgatimer/xy/x_reg[8]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X4Y146         FDRE (Hold_fdre_C_D)         0.107    -0.423    display/myvgatimer/xy/x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=22, routed)          0.597    -0.567    display/myvgatimer/xy/CLK
    SLICE_X5Y145                                                      r  display/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  display/myvgatimer/xy/x_reg[0]/Q
                         net (fo=17, routed)          0.179    -0.247    display/myvgatimer/xy/bitmapaddr[0]
    SLICE_X5Y145         LUT1 (Prop_lut1_I0_O)        0.045    -0.202 r  display/myvgatimer/xy/x[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    display/myvgatimer/xy/p_0_in[0]
    SLICE_X5Y145         FDRE                                         r  display/myvgatimer/xy/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=22, routed)          0.868    -0.805    display/myvgatimer/xy/CLK
    SLICE_X5Y145                                                      r  display/myvgatimer/xy/x_reg[0]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X5Y145         FDRE (Hold_fdre_C_D)         0.091    -0.476    display/myvgatimer/xy/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.342%)  route 0.156ns (40.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=22, routed)          0.597    -0.567    display/myvgatimer/xy/CLK
    SLICE_X4Y145                                                      r  display/myvgatimer/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y145         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  display/myvgatimer/xy/y_reg[4]/Q
                         net (fo=6, routed)           0.156    -0.284    display/myvgatimer/xy/y[4]
    SLICE_X4Y144         LUT6 (Prop_lut6_I0_O)        0.099    -0.185 r  display/myvgatimer/xy/y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    display/myvgatimer/xy/n_0_y[5]_i_1
    SLICE_X4Y144         FDRE                                         r  display/myvgatimer/xy/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=22, routed)          0.868    -0.805    display/myvgatimer/xy/CLK
    SLICE_X4Y144                                                      r  display/myvgatimer/xy/y_reg[5]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X4Y144         FDRE (Hold_fdre_C_D)         0.092    -0.459    display/myvgatimer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/myvgatimer/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=22, routed)          0.597    -0.567    display/myvgatimer/CLK
    SLICE_X6Y145                                                      r  display/myvgatimer/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  display/myvgatimer/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.186    -0.217    display/myvgatimer/clk_count[0]
    SLICE_X6Y145         LUT1 (Prop_lut1_I0_O)        0.045    -0.172 r  display/myvgatimer/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    display/myvgatimer/p_0_in_0[0]
    SLICE_X6Y145         FDRE                                         r  display/myvgatimer/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=22, routed)          0.868    -0.805    display/myvgatimer/CLK
    SLICE_X6Y145                                                      r  display/myvgatimer/clk_count_reg[0]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X6Y145         FDRE (Hold_fdre_C_D)         0.120    -0.447    display/myvgatimer/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.247%)  route 0.184ns (49.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=22, routed)          0.597    -0.567    display/myvgatimer/xy/CLK
    SLICE_X4Y144                                                      r  display/myvgatimer/xy/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  display/myvgatimer/xy/y_reg[6]/Q
                         net (fo=5, routed)           0.184    -0.242    display/myvgatimer/xy/y[6]
    SLICE_X4Y144         LUT3 (Prop_lut3_I2_O)        0.045    -0.197 r  display/myvgatimer/xy/y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    display/myvgatimer/xy/n_0_y[6]_i_1
    SLICE_X4Y144         FDRE                                         r  display/myvgatimer/xy/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=22, routed)          0.868    -0.805    display/myvgatimer/xy/CLK
    SLICE_X4Y144                                                      r  display/myvgatimer/xy/y_reg[6]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X4Y144         FDRE (Hold_fdre_C_D)         0.092    -0.475    display/myvgatimer/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                    
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     10.000  7.845    BUFGCTRL_X0Y17   clkdv/buf100/I0                        
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0                     
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X54Y101    clkdv/start_cnt_reg[0]/C               
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X54Y101    clkdv/start_cnt_reg[1]/C               
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X54Y101    clkdv/start_cnt_reg[2]/C               
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X6Y145     display/myvgatimer/clk_count_reg[0]/C  
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X6Y145     display/myvgatimer/clk_count_reg[1]/C  
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X5Y145     display/myvgatimer/xy/x_reg[0]/C       
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X5Y145     display/myvgatimer/xy/x_reg[1]/C       
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X3Y145     display/myvgatimer/xy/x_reg[2]/C       
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0                     
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y101    clkdv/start_cnt_reg[0]/C               
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y101    clkdv/start_cnt_reg[1]/C               
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y101    clkdv/start_cnt_reg[2]/C               
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X6Y145     display/myvgatimer/clk_count_reg[0]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X6Y145     display/myvgatimer/clk_count_reg[1]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X5Y145     display/myvgatimer/xy/x_reg[0]/C       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X5Y145     display/myvgatimer/xy/x_reg[1]/C       
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X3Y145     display/myvgatimer/xy/x_reg[2]/C       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X3Y145     display/myvgatimer/xy/x_reg[2]/C       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X4Y146     display/myvgatimer/xy/x_reg[3]/C       
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y101    clkdv/start_cnt_reg[0]/C               
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y101    clkdv/start_cnt_reg[0]/C               
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y101    clkdv/start_cnt_reg[1]/C               
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y101    clkdv/start_cnt_reg[1]/C               
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y101    clkdv/start_cnt_reg[2]/C               
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y101    clkdv/start_cnt_reg[2]/C               
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X6Y145     display/myvgatimer/clk_count_reg[0]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X6Y145     display/myvgatimer/clk_count_reg[0]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X6Y145     display/myvgatimer/clk_count_reg[1]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X6Y145     display/myvgatimer/clk_count_reg[1]/C  



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkdv/mmcm/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                 
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     20.000  18.751   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT1  
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   20.000  193.360  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT1  



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform:           { 0 20 }
Period:             40.000
Sources:            { clkdv/mmcm/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                 
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249     40.000  38.751   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT2  
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   40.000  173.360  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT2  



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       57.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.138ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        22.460ns  (logic 3.507ns (15.614%)  route 18.953ns (84.386%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 78.665 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=207, routed)         1.815    -0.725    mips/dp/clk12
    SLICE_X8Y151                                                      r  mips/dp/pcreg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.518    -0.207 r  mips/dp/pcreg_reg[2]_rep/Q
                         net (fo=173, routed)         3.904     3.698    mips/dp/regFile/I15
    SLICE_X13Y157        LUT5 (Prop_lut5_I2_O)        0.124     3.822 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.352     5.174    mips/dp/regFile/rf_reg_r1_0_31_6_11/ADDRB2
    SLICE_X12Y153        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     5.324 r  mips/dp/regFile/rf_reg_r1_0_31_6_11/RAMB/O
                         net (fo=5, routed)           1.142     6.466    mips/dp/regFile/ReadData10[8]
    SLICE_X20Y150        LUT6 (Prop_lut6_I0_O)        0.348     6.814 r  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_88/O
                         net (fo=3, routed)           0.808     7.622    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_88
    SLICE_X22Y150        LUT6 (Prop_lut6_I0_O)        0.124     7.746 r  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_54/O
                         net (fo=4, routed)           0.825     8.571    mips/dp/regFile/myALU/AS/add/a[8]/t1
    SLICE_X21Y150        LUT6 (Prop_lut6_I4_O)        0.124     8.695 r  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_69/O
                         net (fo=3, routed)           0.879     9.574    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_69
    SLICE_X19Y151        LUT6 (Prop_lut6_I3_O)        0.124     9.698 r  mips/dp/regFile/rf_reg_r1_0_31_12_17_i_47/O
                         net (fo=4, routed)           1.132    10.830    mips/dp/regFile/n_0_rf_reg_r1_0_31_12_17_i_47
    SLICE_X21Y154        LUT5 (Prop_lut5_I3_O)        0.124    10.954 r  mips/dp/regFile/rf_reg_r1_0_31_18_23_i_17/O
                         net (fo=11, routed)          0.973    11.927    mips/dp/regFile/n_0_rf_reg_r1_0_31_18_23_i_17
    SLICE_X19Y162        LUT5 (Prop_lut5_I2_O)        0.124    12.051 f  mips/dp/regFile/rf_reg_r1_0_31_30_31_i_5/O
                         net (fo=2, routed)           0.646    12.697    mips/dp/regFile/n_0_rf_reg_r1_0_31_30_31_i_5
    SLICE_X20Y160        LUT6 (Prop_lut6_I5_O)        0.124    12.821 r  mips/dp/regFile/rf_reg_0_127_0_0_i_33/O
                         net (fo=3, routed)           0.707    13.528    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_33
    SLICE_X16Y154        LUT3 (Prop_lut3_I0_O)        0.124    13.652 r  mips/dp/regFile/rf_reg_0_127_0_0_i_9/O
                         net (fo=112, routed)         2.808    16.460    memIO/screenmem/rf_reg_768_895_1_1/A0
    SLICE_X10Y148        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    16.584 r  memIO/screenmem/rf_reg_768_895_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    16.584    memIO/screenmem/rf_reg_768_895_1_1/SPO0
    SLICE_X10Y148        MUXF7 (Prop_muxf7_I0_O)      0.241    16.825 r  memIO/screenmem/rf_reg_768_895_1_1/F7.SP/O
                         net (fo=1, routed)           0.965    17.790    memIO/screenmem/n_1_rf_reg_768_895_1_1
    SLICE_X13Y147        LUT6 (Prop_lut6_I1_O)        0.298    18.088 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           1.149    19.237    mips/dp/regFile/I21
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.152    19.389 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=2, routed)           0.767    20.156    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_28
    SLICE_X13Y150        LUT5 (Prop_lut5_I4_O)        0.352    20.508 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.266    20.774    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_21
    SLICE_X13Y150        LUT6 (Prop_lut6_I5_O)        0.332    21.106 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.630    21.735    mips/dp/regFile/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X14Y153        RAMD32                                       r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=207, routed)         1.685    78.665    mips/dp/regFile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y153                                                     r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.569    79.233    
                         clock uncertainty           -0.102    79.131    
    SLICE_X14Y153        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.873    mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.873    
                         arrival time                         -21.735    
  -------------------------------------------------------------------
                         slack                                 57.138    

Slack (MET) :             57.200ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        22.496ns  (logic 3.509ns (15.598%)  route 18.987ns (84.402%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 78.666 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=207, routed)         1.815    -0.725    mips/dp/clk12
    SLICE_X8Y151                                                      r  mips/dp/pcreg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.518    -0.207 r  mips/dp/pcreg_reg[2]_rep/Q
                         net (fo=173, routed)         3.904     3.698    mips/dp/regFile/I15
    SLICE_X13Y157        LUT5 (Prop_lut5_I2_O)        0.124     3.822 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.352     5.174    mips/dp/regFile/rf_reg_r1_0_31_6_11/ADDRB2
    SLICE_X12Y153        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     5.324 r  mips/dp/regFile/rf_reg_r1_0_31_6_11/RAMB/O
                         net (fo=5, routed)           1.142     6.466    mips/dp/regFile/ReadData10[8]
    SLICE_X20Y150        LUT6 (Prop_lut6_I0_O)        0.348     6.814 r  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_88/O
                         net (fo=3, routed)           0.808     7.622    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_88
    SLICE_X22Y150        LUT6 (Prop_lut6_I0_O)        0.124     7.746 r  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_54/O
                         net (fo=4, routed)           0.825     8.571    mips/dp/regFile/myALU/AS/add/a[8]/t1
    SLICE_X21Y150        LUT6 (Prop_lut6_I4_O)        0.124     8.695 r  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_69/O
                         net (fo=3, routed)           0.879     9.574    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_69
    SLICE_X19Y151        LUT6 (Prop_lut6_I3_O)        0.124     9.698 r  mips/dp/regFile/rf_reg_r1_0_31_12_17_i_47/O
                         net (fo=4, routed)           1.132    10.830    mips/dp/regFile/n_0_rf_reg_r1_0_31_12_17_i_47
    SLICE_X21Y154        LUT5 (Prop_lut5_I3_O)        0.124    10.954 r  mips/dp/regFile/rf_reg_r1_0_31_18_23_i_17/O
                         net (fo=11, routed)          0.973    11.927    mips/dp/regFile/n_0_rf_reg_r1_0_31_18_23_i_17
    SLICE_X19Y162        LUT5 (Prop_lut5_I2_O)        0.124    12.051 f  mips/dp/regFile/rf_reg_r1_0_31_30_31_i_5/O
                         net (fo=2, routed)           0.646    12.697    mips/dp/regFile/n_0_rf_reg_r1_0_31_30_31_i_5
    SLICE_X20Y160        LUT6 (Prop_lut6_I5_O)        0.124    12.821 r  mips/dp/regFile/rf_reg_0_127_0_0_i_33/O
                         net (fo=3, routed)           0.707    13.528    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_33
    SLICE_X16Y154        LUT3 (Prop_lut3_I0_O)        0.124    13.652 r  mips/dp/regFile/rf_reg_0_127_0_0_i_9/O
                         net (fo=112, routed)         3.141    16.793    memIO/screenmem/rf_reg_256_383_0_0/A0
    SLICE_X10Y151        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    16.917 r  memIO/screenmem/rf_reg_256_383_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    16.917    memIO/screenmem/rf_reg_256_383_0_0/SPO0
    SLICE_X10Y151        MUXF7 (Prop_muxf7_I0_O)      0.241    17.158 r  memIO/screenmem/rf_reg_256_383_0_0/F7.SP/O
                         net (fo=1, routed)           0.995    18.153    memIO/screenmem/n_1_rf_reg_256_383_0_0
    SLICE_X13Y149        LUT6 (Prop_lut6_I1_O)        0.298    18.451 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.667    19.118    mips/dp/regFile/I22
    SLICE_X13Y149        LUT4 (Prop_lut4_I2_O)        0.152    19.270 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_31/O
                         net (fo=2, routed)           0.823    20.093    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_31
    SLICE_X13Y151        LUT5 (Prop_lut5_I1_O)        0.360    20.453 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.436    20.889    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_24
    SLICE_X13Y151        LUT5 (Prop_lut5_I2_O)        0.326    21.215 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.556    21.772    mips/dp/regFile/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X12Y152        RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=207, routed)         1.686    78.666    mips/dp/regFile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X12Y152                                                     r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.569    79.234    
                         clock uncertainty           -0.102    79.132    
    SLICE_X12Y152        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.971    mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.971    
                         arrival time                         -21.772    
  -------------------------------------------------------------------
                         slack                                 57.200    

Slack (MET) :             57.288ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        22.311ns  (logic 3.507ns (15.719%)  route 18.804ns (84.281%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 78.666 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=207, routed)         1.815    -0.725    mips/dp/clk12
    SLICE_X8Y151                                                      r  mips/dp/pcreg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.518    -0.207 r  mips/dp/pcreg_reg[2]_rep/Q
                         net (fo=173, routed)         3.904     3.698    mips/dp/regFile/I15
    SLICE_X13Y157        LUT5 (Prop_lut5_I2_O)        0.124     3.822 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.352     5.174    mips/dp/regFile/rf_reg_r1_0_31_6_11/ADDRB2
    SLICE_X12Y153        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     5.324 r  mips/dp/regFile/rf_reg_r1_0_31_6_11/RAMB/O
                         net (fo=5, routed)           1.142     6.466    mips/dp/regFile/ReadData10[8]
    SLICE_X20Y150        LUT6 (Prop_lut6_I0_O)        0.348     6.814 r  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_88/O
                         net (fo=3, routed)           0.808     7.622    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_88
    SLICE_X22Y150        LUT6 (Prop_lut6_I0_O)        0.124     7.746 r  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_54/O
                         net (fo=4, routed)           0.825     8.571    mips/dp/regFile/myALU/AS/add/a[8]/t1
    SLICE_X21Y150        LUT6 (Prop_lut6_I4_O)        0.124     8.695 r  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_69/O
                         net (fo=3, routed)           0.879     9.574    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_69
    SLICE_X19Y151        LUT6 (Prop_lut6_I3_O)        0.124     9.698 r  mips/dp/regFile/rf_reg_r1_0_31_12_17_i_47/O
                         net (fo=4, routed)           1.132    10.830    mips/dp/regFile/n_0_rf_reg_r1_0_31_12_17_i_47
    SLICE_X21Y154        LUT5 (Prop_lut5_I3_O)        0.124    10.954 r  mips/dp/regFile/rf_reg_r1_0_31_18_23_i_17/O
                         net (fo=11, routed)          0.973    11.927    mips/dp/regFile/n_0_rf_reg_r1_0_31_18_23_i_17
    SLICE_X19Y162        LUT5 (Prop_lut5_I2_O)        0.124    12.051 f  mips/dp/regFile/rf_reg_r1_0_31_30_31_i_5/O
                         net (fo=2, routed)           0.646    12.697    mips/dp/regFile/n_0_rf_reg_r1_0_31_30_31_i_5
    SLICE_X20Y160        LUT6 (Prop_lut6_I5_O)        0.124    12.821 r  mips/dp/regFile/rf_reg_0_127_0_0_i_33/O
                         net (fo=3, routed)           0.707    13.528    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_33
    SLICE_X16Y154        LUT3 (Prop_lut3_I0_O)        0.124    13.652 r  mips/dp/regFile/rf_reg_0_127_0_0_i_9/O
                         net (fo=112, routed)         2.808    16.460    memIO/screenmem/rf_reg_768_895_1_1/A0
    SLICE_X10Y148        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    16.584 r  memIO/screenmem/rf_reg_768_895_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    16.584    memIO/screenmem/rf_reg_768_895_1_1/SPO0
    SLICE_X10Y148        MUXF7 (Prop_muxf7_I0_O)      0.241    16.825 r  memIO/screenmem/rf_reg_768_895_1_1/F7.SP/O
                         net (fo=1, routed)           0.965    17.790    memIO/screenmem/n_1_rf_reg_768_895_1_1
    SLICE_X13Y147        LUT6 (Prop_lut6_I1_O)        0.298    18.088 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           1.149    19.237    mips/dp/regFile/I21
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.152    19.389 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=2, routed)           0.767    20.156    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_28
    SLICE_X13Y150        LUT5 (Prop_lut5_I4_O)        0.352    20.508 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.266    20.774    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_21
    SLICE_X13Y150        LUT6 (Prop_lut6_I5_O)        0.332    21.106 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.481    21.586    mips/dp/regFile/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X12Y152        RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=207, routed)         1.686    78.666    mips/dp/regFile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X12Y152                                                     r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.569    79.234    
                         clock uncertainty           -0.102    79.132    
    SLICE_X12Y152        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.874    mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.874    
                         arrival time                         -21.586    
  -------------------------------------------------------------------
                         slack                                 57.288    

Slack (MET) :             57.289ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        22.406ns  (logic 3.509ns (15.661%)  route 18.897ns (84.339%))
  Logic Levels:           16  (LUT3=1 LUT4=1 LUT5=5 LUT6=6 MUXF7=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 78.665 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=207, routed)         1.815    -0.725    mips/dp/clk12
    SLICE_X8Y151                                                      r  mips/dp/pcreg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.518    -0.207 r  mips/dp/pcreg_reg[2]_rep/Q
                         net (fo=173, routed)         3.904     3.698    mips/dp/regFile/I15
    SLICE_X13Y157        LUT5 (Prop_lut5_I2_O)        0.124     3.822 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.352     5.174    mips/dp/regFile/rf_reg_r1_0_31_6_11/ADDRB2
    SLICE_X12Y153        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     5.324 r  mips/dp/regFile/rf_reg_r1_0_31_6_11/RAMB/O
                         net (fo=5, routed)           1.142     6.466    mips/dp/regFile/ReadData10[8]
    SLICE_X20Y150        LUT6 (Prop_lut6_I0_O)        0.348     6.814 r  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_88/O
                         net (fo=3, routed)           0.808     7.622    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_88
    SLICE_X22Y150        LUT6 (Prop_lut6_I0_O)        0.124     7.746 r  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_54/O
                         net (fo=4, routed)           0.825     8.571    mips/dp/regFile/myALU/AS/add/a[8]/t1
    SLICE_X21Y150        LUT6 (Prop_lut6_I4_O)        0.124     8.695 r  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_69/O
                         net (fo=3, routed)           0.879     9.574    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_69
    SLICE_X19Y151        LUT6 (Prop_lut6_I3_O)        0.124     9.698 r  mips/dp/regFile/rf_reg_r1_0_31_12_17_i_47/O
                         net (fo=4, routed)           1.132    10.830    mips/dp/regFile/n_0_rf_reg_r1_0_31_12_17_i_47
    SLICE_X21Y154        LUT5 (Prop_lut5_I3_O)        0.124    10.954 r  mips/dp/regFile/rf_reg_r1_0_31_18_23_i_17/O
                         net (fo=11, routed)          0.973    11.927    mips/dp/regFile/n_0_rf_reg_r1_0_31_18_23_i_17
    SLICE_X19Y162        LUT5 (Prop_lut5_I2_O)        0.124    12.051 f  mips/dp/regFile/rf_reg_r1_0_31_30_31_i_5/O
                         net (fo=2, routed)           0.646    12.697    mips/dp/regFile/n_0_rf_reg_r1_0_31_30_31_i_5
    SLICE_X20Y160        LUT6 (Prop_lut6_I5_O)        0.124    12.821 r  mips/dp/regFile/rf_reg_0_127_0_0_i_33/O
                         net (fo=3, routed)           0.707    13.528    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_33
    SLICE_X16Y154        LUT3 (Prop_lut3_I0_O)        0.124    13.652 r  mips/dp/regFile/rf_reg_0_127_0_0_i_9/O
                         net (fo=112, routed)         3.141    16.793    memIO/screenmem/rf_reg_256_383_0_0/A0
    SLICE_X10Y151        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    16.917 r  memIO/screenmem/rf_reg_256_383_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    16.917    memIO/screenmem/rf_reg_256_383_0_0/SPO0
    SLICE_X10Y151        MUXF7 (Prop_muxf7_I0_O)      0.241    17.158 r  memIO/screenmem/rf_reg_256_383_0_0/F7.SP/O
                         net (fo=1, routed)           0.995    18.153    memIO/screenmem/n_1_rf_reg_256_383_0_0
    SLICE_X13Y149        LUT6 (Prop_lut6_I1_O)        0.298    18.451 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.667    19.118    mips/dp/regFile/I22
    SLICE_X13Y149        LUT4 (Prop_lut4_I2_O)        0.152    19.270 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_31/O
                         net (fo=2, routed)           0.823    20.093    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_31
    SLICE_X13Y151        LUT5 (Prop_lut5_I1_O)        0.360    20.453 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.436    20.889    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_24
    SLICE_X13Y151        LUT5 (Prop_lut5_I2_O)        0.326    21.215 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.466    21.681    mips/dp/regFile/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X14Y153        RAMD32                                       r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=207, routed)         1.685    78.665    mips/dp/regFile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y153                                                     r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.569    79.233    
                         clock uncertainty           -0.102    79.131    
    SLICE_X14Y153        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.970    mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.970    
                         arrival time                         -21.681    
  -------------------------------------------------------------------
                         slack                                 57.289    

Slack (MET) :             58.809ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        20.819ns  (logic 2.234ns (10.731%)  route 18.585ns (89.269%))
  Logic Levels:           12  (LUT2=1 LUT5=2 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 78.488 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=207, routed)         1.815    -0.725    mips/dp/clk12
    SLICE_X8Y151                                                      r  mips/dp/pcreg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.518    -0.207 r  mips/dp/pcreg_reg[2]_rep/Q
                         net (fo=173, routed)         3.904     3.698    mips/dp/regFile/I15
    SLICE_X13Y157        LUT5 (Prop_lut5_I2_O)        0.124     3.822 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.542     5.363    mips/dp/regFile/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X12Y152        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     5.487 r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.977     6.465    mips/dp/regFile/ReadData10[3]
    SLICE_X18Y152        LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  mips/dp/regFile/rf_reg_0_127_0_0_i_66/O
                         net (fo=114, routed)         2.796     9.385    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_66
    SLICE_X28Y158        LUT6 (Prop_lut6_I2_O)        0.124     9.509 f  mips/dp/regFile/rf_reg_0_127_0_0_i_103/O
                         net (fo=4, routed)           0.968    10.477    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_103
    SLICE_X28Y155        LUT6 (Prop_lut6_I1_O)        0.124    10.601 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_38/O
                         net (fo=2, routed)           1.124    11.725    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_38
    SLICE_X30Y155        LUT6 (Prop_lut6_I1_O)        0.124    11.849 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_53/O
                         net (fo=1, routed)           0.583    12.432    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_53
    SLICE_X25Y155        LUT6 (Prop_lut6_I1_O)        0.124    12.556 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_24/O
                         net (fo=1, routed)           1.148    13.704    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_24
    SLICE_X20Y151        LUT2 (Prop_lut2_I0_O)        0.124    13.828 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_10/O
                         net (fo=13, routed)          1.077    14.905    mips/dp/regFile/O4
    SLICE_X16Y153        LUT6 (Prop_lut6_I3_O)        0.124    15.029 r  mips/dp/regFile/pcreg[31]_i_23/O
                         net (fo=1, routed)           0.417    15.446    mips/dp/regFile/n_0_pcreg[31]_i_23
    SLICE_X16Y154        LUT6 (Prop_lut6_I5_O)        0.124    15.570 f  mips/dp/regFile/pcreg[31]_i_12/O
                         net (fo=7, routed)           0.982    16.552    mips/dp/regFile/n_0_pcreg[31]_i_12
    SLICE_X13Y160        LUT5 (Prop_lut5_I4_O)        0.150    16.702 r  mips/dp/regFile/pcreg[27]_i_5/O
                         net (fo=29, routed)          3.066    19.768    mips/dp/regFile/Z
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.326    20.094 r  mips/dp/regFile/pcreg[3]_i_1/O
                         net (fo=1, routed)           0.000    20.094    mips/dp/p_2_in[3]
    SLICE_X9Y149         FDRE                                         r  mips/dp/pcreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=207, routed)         1.509    78.488    mips/dp/clk12
    SLICE_X9Y149                                                      r  mips/dp/pcreg_reg[3]/C
                         clock pessimism              0.488    78.977    
                         clock uncertainty           -0.102    78.875    
    SLICE_X9Y149         FDRE (Setup_fdre_C_D)        0.029    78.904    mips/dp/pcreg_reg[3]
  -------------------------------------------------------------------
                         required time                         78.904    
                         arrival time                         -20.094    
  -------------------------------------------------------------------
                         slack                                 58.809    

Slack (MET) :             59.235ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        20.395ns  (logic 2.234ns (10.953%)  route 18.161ns (89.047%))
  Logic Levels:           12  (LUT2=1 LUT5=2 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 78.488 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=207, routed)         1.815    -0.725    mips/dp/clk12
    SLICE_X8Y151                                                      r  mips/dp/pcreg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.518    -0.207 r  mips/dp/pcreg_reg[2]_rep/Q
                         net (fo=173, routed)         3.904     3.698    mips/dp/regFile/I15
    SLICE_X13Y157        LUT5 (Prop_lut5_I2_O)        0.124     3.822 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.542     5.363    mips/dp/regFile/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X12Y152        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     5.487 r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.977     6.465    mips/dp/regFile/ReadData10[3]
    SLICE_X18Y152        LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  mips/dp/regFile/rf_reg_0_127_0_0_i_66/O
                         net (fo=114, routed)         2.796     9.385    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_66
    SLICE_X28Y158        LUT6 (Prop_lut6_I2_O)        0.124     9.509 f  mips/dp/regFile/rf_reg_0_127_0_0_i_103/O
                         net (fo=4, routed)           0.968    10.477    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_103
    SLICE_X28Y155        LUT6 (Prop_lut6_I1_O)        0.124    10.601 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_38/O
                         net (fo=2, routed)           1.124    11.725    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_38
    SLICE_X30Y155        LUT6 (Prop_lut6_I1_O)        0.124    11.849 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_53/O
                         net (fo=1, routed)           0.583    12.432    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_53
    SLICE_X25Y155        LUT6 (Prop_lut6_I1_O)        0.124    12.556 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_24/O
                         net (fo=1, routed)           1.148    13.704    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_24
    SLICE_X20Y151        LUT2 (Prop_lut2_I0_O)        0.124    13.828 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_10/O
                         net (fo=13, routed)          1.077    14.905    mips/dp/regFile/O4
    SLICE_X16Y153        LUT6 (Prop_lut6_I3_O)        0.124    15.029 r  mips/dp/regFile/pcreg[31]_i_23/O
                         net (fo=1, routed)           0.417    15.446    mips/dp/regFile/n_0_pcreg[31]_i_23
    SLICE_X16Y154        LUT6 (Prop_lut6_I5_O)        0.124    15.570 f  mips/dp/regFile/pcreg[31]_i_12/O
                         net (fo=7, routed)           0.982    16.552    mips/dp/regFile/n_0_pcreg[31]_i_12
    SLICE_X13Y160        LUT5 (Prop_lut5_I4_O)        0.150    16.702 r  mips/dp/regFile/pcreg[27]_i_5/O
                         net (fo=29, routed)          2.643    19.345    mips/dp/regFile/Z
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.326    19.671 r  mips/dp/regFile/pcreg[3]_rep_i_1/O
                         net (fo=1, routed)           0.000    19.671    mips/dp/n_90_regFile
    SLICE_X9Y149         FDRE                                         r  mips/dp/pcreg_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=207, routed)         1.509    78.488    mips/dp/clk12
    SLICE_X9Y149                                                      r  mips/dp/pcreg_reg[3]_rep/C
                         clock pessimism              0.488    78.977    
                         clock uncertainty           -0.102    78.875    
    SLICE_X9Y149         FDRE (Setup_fdre_C_D)        0.031    78.906    mips/dp/pcreg_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         78.906    
                         arrival time                         -19.671    
  -------------------------------------------------------------------
                         slack                                 59.235    

Slack (MET) :             59.564ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        20.340ns  (logic 2.234ns (10.983%)  route 18.106ns (89.017%))
  Logic Levels:           12  (LUT2=1 LUT5=2 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 78.666 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=207, routed)         1.815    -0.725    mips/dp/clk12
    SLICE_X8Y151                                                      r  mips/dp/pcreg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.518    -0.207 r  mips/dp/pcreg_reg[2]_rep/Q
                         net (fo=173, routed)         3.904     3.698    mips/dp/regFile/I15
    SLICE_X13Y157        LUT5 (Prop_lut5_I2_O)        0.124     3.822 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.542     5.363    mips/dp/regFile/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X12Y152        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     5.487 r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.977     6.465    mips/dp/regFile/ReadData10[3]
    SLICE_X18Y152        LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  mips/dp/regFile/rf_reg_0_127_0_0_i_66/O
                         net (fo=114, routed)         2.796     9.385    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_66
    SLICE_X28Y158        LUT6 (Prop_lut6_I2_O)        0.124     9.509 f  mips/dp/regFile/rf_reg_0_127_0_0_i_103/O
                         net (fo=4, routed)           0.968    10.477    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_103
    SLICE_X28Y155        LUT6 (Prop_lut6_I1_O)        0.124    10.601 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_38/O
                         net (fo=2, routed)           1.124    11.725    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_38
    SLICE_X30Y155        LUT6 (Prop_lut6_I1_O)        0.124    11.849 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_53/O
                         net (fo=1, routed)           0.583    12.432    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_53
    SLICE_X25Y155        LUT6 (Prop_lut6_I1_O)        0.124    12.556 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_24/O
                         net (fo=1, routed)           1.148    13.704    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_24
    SLICE_X20Y151        LUT2 (Prop_lut2_I0_O)        0.124    13.828 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_10/O
                         net (fo=13, routed)          1.077    14.905    mips/dp/regFile/O4
    SLICE_X16Y153        LUT6 (Prop_lut6_I3_O)        0.124    15.029 r  mips/dp/regFile/pcreg[31]_i_23/O
                         net (fo=1, routed)           0.417    15.446    mips/dp/regFile/n_0_pcreg[31]_i_23
    SLICE_X16Y154        LUT6 (Prop_lut6_I5_O)        0.124    15.570 f  mips/dp/regFile/pcreg[31]_i_12/O
                         net (fo=7, routed)           0.982    16.552    mips/dp/regFile/n_0_pcreg[31]_i_12
    SLICE_X13Y160        LUT5 (Prop_lut5_I4_O)        0.150    16.702 r  mips/dp/regFile/pcreg[27]_i_5/O
                         net (fo=29, routed)          2.588    19.290    mips/dp/regFile/Z
    SLICE_X9Y150         LUT6 (Prop_lut6_I3_O)        0.326    19.616 r  mips/dp/regFile/pcreg[5]_i_1/O
                         net (fo=1, routed)           0.000    19.616    mips/dp/p_2_in[5]
    SLICE_X9Y150         FDRE                                         r  mips/dp/pcreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=207, routed)         1.686    78.666    mips/dp/clk12
    SLICE_X9Y150                                                      r  mips/dp/pcreg_reg[5]/C
                         clock pessimism              0.585    79.250    
                         clock uncertainty           -0.102    79.148    
    SLICE_X9Y150         FDRE (Setup_fdre_C_D)        0.031    79.179    mips/dp/pcreg_reg[5]
  -------------------------------------------------------------------
                         required time                         79.179    
                         arrival time                         -19.616    
  -------------------------------------------------------------------
                         slack                                 59.564    

Slack (MET) :             59.727ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        20.160ns  (logic 2.234ns (11.081%)  route 17.926ns (88.919%))
  Logic Levels:           12  (LUT2=1 LUT5=2 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 78.667 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=207, routed)         1.815    -0.725    mips/dp/clk12
    SLICE_X8Y151                                                      r  mips/dp/pcreg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.518    -0.207 r  mips/dp/pcreg_reg[2]_rep/Q
                         net (fo=173, routed)         3.904     3.698    mips/dp/regFile/I15
    SLICE_X13Y157        LUT5 (Prop_lut5_I2_O)        0.124     3.822 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.542     5.363    mips/dp/regFile/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X12Y152        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     5.487 r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.977     6.465    mips/dp/regFile/ReadData10[3]
    SLICE_X18Y152        LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  mips/dp/regFile/rf_reg_0_127_0_0_i_66/O
                         net (fo=114, routed)         2.796     9.385    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_66
    SLICE_X28Y158        LUT6 (Prop_lut6_I2_O)        0.124     9.509 f  mips/dp/regFile/rf_reg_0_127_0_0_i_103/O
                         net (fo=4, routed)           0.968    10.477    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_103
    SLICE_X28Y155        LUT6 (Prop_lut6_I1_O)        0.124    10.601 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_38/O
                         net (fo=2, routed)           1.124    11.725    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_38
    SLICE_X30Y155        LUT6 (Prop_lut6_I1_O)        0.124    11.849 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_53/O
                         net (fo=1, routed)           0.583    12.432    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_53
    SLICE_X25Y155        LUT6 (Prop_lut6_I1_O)        0.124    12.556 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_24/O
                         net (fo=1, routed)           1.148    13.704    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_24
    SLICE_X20Y151        LUT2 (Prop_lut2_I0_O)        0.124    13.828 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_10/O
                         net (fo=13, routed)          1.077    14.905    mips/dp/regFile/O4
    SLICE_X16Y153        LUT6 (Prop_lut6_I3_O)        0.124    15.029 r  mips/dp/regFile/pcreg[31]_i_23/O
                         net (fo=1, routed)           0.417    15.446    mips/dp/regFile/n_0_pcreg[31]_i_23
    SLICE_X16Y154        LUT6 (Prop_lut6_I5_O)        0.124    15.570 f  mips/dp/regFile/pcreg[31]_i_12/O
                         net (fo=7, routed)           0.982    16.552    mips/dp/regFile/n_0_pcreg[31]_i_12
    SLICE_X13Y160        LUT5 (Prop_lut5_I4_O)        0.150    16.702 r  mips/dp/regFile/pcreg[27]_i_5/O
                         net (fo=29, routed)          2.408    19.110    mips/dp/regFile/Z
    SLICE_X11Y150        LUT6 (Prop_lut6_I3_O)        0.326    19.436 r  mips/dp/regFile/pcreg[6]_i_1/O
                         net (fo=1, routed)           0.000    19.436    mips/dp/p_2_in[6]
    SLICE_X11Y150        FDRE                                         r  mips/dp/pcreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=207, routed)         1.687    78.667    mips/dp/clk12
    SLICE_X11Y150                                                     r  mips/dp/pcreg_reg[6]/C
                         clock pessimism              0.569    79.235    
                         clock uncertainty           -0.102    79.133    
    SLICE_X11Y150        FDRE (Setup_fdre_C_D)        0.029    79.162    mips/dp/pcreg_reg[6]
  -------------------------------------------------------------------
                         required time                         79.162    
                         arrival time                         -19.436    
  -------------------------------------------------------------------
                         slack                                 59.727    

Slack (MET) :             59.886ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        20.000ns  (logic 2.234ns (11.170%)  route 17.766ns (88.830%))
  Logic Levels:           12  (LUT2=1 LUT5=2 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 78.667 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=207, routed)         1.815    -0.725    mips/dp/clk12
    SLICE_X8Y151                                                      r  mips/dp/pcreg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.518    -0.207 r  mips/dp/pcreg_reg[2]_rep/Q
                         net (fo=173, routed)         3.904     3.698    mips/dp/regFile/I15
    SLICE_X13Y157        LUT5 (Prop_lut5_I2_O)        0.124     3.822 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.542     5.363    mips/dp/regFile/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X12Y152        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     5.487 r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.977     6.465    mips/dp/regFile/ReadData10[3]
    SLICE_X18Y152        LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  mips/dp/regFile/rf_reg_0_127_0_0_i_66/O
                         net (fo=114, routed)         2.796     9.385    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_66
    SLICE_X28Y158        LUT6 (Prop_lut6_I2_O)        0.124     9.509 f  mips/dp/regFile/rf_reg_0_127_0_0_i_103/O
                         net (fo=4, routed)           0.968    10.477    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_103
    SLICE_X28Y155        LUT6 (Prop_lut6_I1_O)        0.124    10.601 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_38/O
                         net (fo=2, routed)           1.124    11.725    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_38
    SLICE_X30Y155        LUT6 (Prop_lut6_I1_O)        0.124    11.849 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_53/O
                         net (fo=1, routed)           0.583    12.432    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_53
    SLICE_X25Y155        LUT6 (Prop_lut6_I1_O)        0.124    12.556 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_24/O
                         net (fo=1, routed)           1.148    13.704    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_24
    SLICE_X20Y151        LUT2 (Prop_lut2_I0_O)        0.124    13.828 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_10/O
                         net (fo=13, routed)          1.077    14.905    mips/dp/regFile/O4
    SLICE_X16Y153        LUT6 (Prop_lut6_I3_O)        0.124    15.029 r  mips/dp/regFile/pcreg[31]_i_23/O
                         net (fo=1, routed)           0.417    15.446    mips/dp/regFile/n_0_pcreg[31]_i_23
    SLICE_X16Y154        LUT6 (Prop_lut6_I5_O)        0.124    15.570 f  mips/dp/regFile/pcreg[31]_i_12/O
                         net (fo=7, routed)           0.982    16.552    mips/dp/regFile/n_0_pcreg[31]_i_12
    SLICE_X13Y160        LUT5 (Prop_lut5_I4_O)        0.150    16.702 r  mips/dp/regFile/pcreg[27]_i_5/O
                         net (fo=29, routed)          2.248    18.950    mips/dp/regFile/Z
    SLICE_X11Y151        LUT6 (Prop_lut6_I3_O)        0.326    19.276 r  mips/dp/regFile/pcreg[10]_i_1/O
                         net (fo=1, routed)           0.000    19.276    mips/dp/p_2_in[10]
    SLICE_X11Y151        FDRE                                         r  mips/dp/pcreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=207, routed)         1.687    78.667    mips/dp/clk12
    SLICE_X11Y151                                                     r  mips/dp/pcreg_reg[10]/C
                         clock pessimism              0.569    79.235    
                         clock uncertainty           -0.102    79.133    
    SLICE_X11Y151        FDRE (Setup_fdre_C_D)        0.029    79.162    mips/dp/pcreg_reg[10]
  -------------------------------------------------------------------
                         required time                         79.162    
                         arrival time                         -19.276    
  -------------------------------------------------------------------
                         slack                                 59.886    

Slack (MET) :             59.954ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        20.025ns  (logic 2.234ns (11.156%)  route 17.791ns (88.844%))
  Logic Levels:           12  (LUT2=1 LUT5=2 LUT6=8 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 78.666 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=207, routed)         1.815    -0.725    mips/dp/clk12
    SLICE_X8Y151                                                      r  mips/dp/pcreg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.518    -0.207 r  mips/dp/pcreg_reg[2]_rep/Q
                         net (fo=173, routed)         3.904     3.698    mips/dp/regFile/I15
    SLICE_X13Y157        LUT5 (Prop_lut5_I2_O)        0.124     3.822 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.542     5.363    mips/dp/regFile/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X12Y152        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     5.487 r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=4, routed)           0.977     6.465    mips/dp/regFile/ReadData10[3]
    SLICE_X18Y152        LUT6 (Prop_lut6_I0_O)        0.124     6.589 r  mips/dp/regFile/rf_reg_0_127_0_0_i_66/O
                         net (fo=114, routed)         2.796     9.385    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_66
    SLICE_X28Y158        LUT6 (Prop_lut6_I2_O)        0.124     9.509 f  mips/dp/regFile/rf_reg_0_127_0_0_i_103/O
                         net (fo=4, routed)           0.968    10.477    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_103
    SLICE_X28Y155        LUT6 (Prop_lut6_I1_O)        0.124    10.601 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_38/O
                         net (fo=2, routed)           1.124    11.725    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_38
    SLICE_X30Y155        LUT6 (Prop_lut6_I1_O)        0.124    11.849 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_53/O
                         net (fo=1, routed)           0.583    12.432    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_53
    SLICE_X25Y155        LUT6 (Prop_lut6_I1_O)        0.124    12.556 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_24/O
                         net (fo=1, routed)           1.148    13.704    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_24
    SLICE_X20Y151        LUT2 (Prop_lut2_I0_O)        0.124    13.828 f  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_10/O
                         net (fo=13, routed)          1.077    14.905    mips/dp/regFile/O4
    SLICE_X16Y153        LUT6 (Prop_lut6_I3_O)        0.124    15.029 r  mips/dp/regFile/pcreg[31]_i_23/O
                         net (fo=1, routed)           0.417    15.446    mips/dp/regFile/n_0_pcreg[31]_i_23
    SLICE_X16Y154        LUT6 (Prop_lut6_I5_O)        0.124    15.570 f  mips/dp/regFile/pcreg[31]_i_12/O
                         net (fo=7, routed)           0.982    16.552    mips/dp/regFile/n_0_pcreg[31]_i_12
    SLICE_X13Y160        LUT5 (Prop_lut5_I4_O)        0.150    16.702 r  mips/dp/regFile/pcreg[27]_i_5/O
                         net (fo=29, routed)          2.273    18.975    mips/dp/regFile/Z
    SLICE_X8Y151         LUT6 (Prop_lut6_I3_O)        0.326    19.301 r  mips/dp/regFile/pcreg[2]_i_1/O
                         net (fo=1, routed)           0.000    19.301    mips/dp/p_2_in[2]
    SLICE_X8Y151         FDRE                                         r  mips/dp/pcreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=207, routed)         1.686    78.666    mips/dp/clk12
    SLICE_X8Y151                                                      r  mips/dp/pcreg_reg[2]/C
                         clock pessimism              0.610    79.275    
                         clock uncertainty           -0.102    79.173    
    SLICE_X8Y151         FDRE (Setup_fdre_C_D)        0.081    79.254    mips/dp/pcreg_reg[2]
  -------------------------------------------------------------------
                         required time                         79.254    
                         arrival time                         -19.301    
  -------------------------------------------------------------------
                         slack                                 59.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.231ns (38.736%)  route 0.365ns (61.264%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=207, routed)         0.570    -0.594    mips/dp/clk12
    SLICE_X9Y149                                                      r  mips/dp/pcreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mips/dp/pcreg_reg[3]/Q
                         net (fo=47, routed)          0.230    -0.223    mips/dp/pc[3]
    SLICE_X11Y150        LUT6 (Prop_lut6_I3_O)        0.045    -0.178 r  mips/dp/pcreg[6]_i_4/O
                         net (fo=1, routed)           0.135    -0.043    mips/dp/regFile/I68
    SLICE_X11Y150        LUT6 (Prop_lut6_I2_O)        0.045     0.002 r  mips/dp/regFile/pcreg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.002    mips/dp/p_2_in[6]
    SLICE_X11Y150        FDRE                                         r  mips/dp/pcreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=207, routed)         0.927    -0.746    mips/dp/clk12
    SLICE_X11Y150                                                     r  mips/dp/pcreg_reg[6]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X11Y150        FDRE (Hold_fdre_C_D)         0.091    -0.151    mips/dp/pcreg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.231ns (35.914%)  route 0.412ns (64.086%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=207, routed)         0.570    -0.594    mips/dp/clk12
    SLICE_X9Y149                                                      r  mips/dp/pcreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mips/dp/pcreg_reg[3]/Q
                         net (fo=47, routed)          0.253    -0.200    mips/dp/pc[3]
    SLICE_X8Y150         LUT6 (Prop_lut6_I4_O)        0.045    -0.155 r  mips/dp/pcreg[5]_i_5/O
                         net (fo=1, routed)           0.159     0.004    mips/dp/regFile/I71
    SLICE_X9Y150         LUT6 (Prop_lut6_I4_O)        0.045     0.049 r  mips/dp/regFile/pcreg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.049    mips/dp/p_2_in[5]
    SLICE_X9Y150         FDRE                                         r  mips/dp/pcreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=207, routed)         0.927    -0.746    mips/dp/clk12
    SLICE_X9Y150                                                      r  mips/dp/pcreg_reg[5]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X9Y150         FDRE (Hold_fdre_C_D)         0.092    -0.150    mips/dp/pcreg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.231ns (35.061%)  route 0.428ns (64.939%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=207, routed)         0.570    -0.594    mips/dp/clk12
    SLICE_X9Y149                                                      r  mips/dp/pcreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mips/dp/pcreg_reg[3]/Q
                         net (fo=47, routed)          0.377    -0.077    mips/dp/pc[3]
    SLICE_X9Y152         LUT6 (Prop_lut6_I3_O)        0.045    -0.032 r  mips/dp/pcreg[7]_i_4/O
                         net (fo=1, routed)           0.051     0.020    mips/dp/regFile/I66
    SLICE_X9Y152         LUT6 (Prop_lut6_I2_O)        0.045     0.065 r  mips/dp/regFile/pcreg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.065    mips/dp/p_2_in[7]
    SLICE_X9Y152         FDRE                                         r  mips/dp/pcreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=207, routed)         0.927    -0.746    mips/dp/clk12
    SLICE_X9Y152                                                      r  mips/dp/pcreg_reg[7]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X9Y152         FDRE (Hold_fdre_C_D)         0.091    -0.151    mips/dp/pcreg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.231ns (33.011%)  route 0.469ns (66.989%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=207, routed)         0.570    -0.594    mips/dp/clk12
    SLICE_X9Y149                                                      r  mips/dp/pcreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mips/dp/pcreg_reg[3]/Q
                         net (fo=47, routed)          0.417    -0.036    mips/dp/pc[3]
    SLICE_X9Y153         LUT6 (Prop_lut6_I3_O)        0.045     0.009 r  mips/dp/pcreg[8]_i_4/O
                         net (fo=1, routed)           0.051     0.061    mips/dp/regFile/I64
    SLICE_X9Y153         LUT6 (Prop_lut6_I2_O)        0.045     0.106 r  mips/dp/regFile/pcreg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.106    mips/dp/p_2_in[8]
    SLICE_X9Y153         FDRE                                         r  mips/dp/pcreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=207, routed)         0.926    -0.747    mips/dp/clk12
    SLICE_X9Y153                                                      r  mips/dp/pcreg_reg[8]/C
                         clock pessimism              0.504    -0.243    
    SLICE_X9Y153         FDRE (Hold_fdre_C_D)         0.091    -0.152    mips/dp/pcreg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.254ns (47.521%)  route 0.281ns (52.479%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=207, routed)         0.652    -0.512    mips/dp/clk12
    SLICE_X8Y151                                                      r  mips/dp/pcreg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  mips/dp/pcreg_reg[2]_rep/Q
                         net (fo=173, routed)         0.230    -0.118    mips/dp/n_0_pcreg_reg[2]_rep
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.045    -0.073 r  mips/dp/pcreg[3]_i_4/O
                         net (fo=2, routed)           0.050    -0.022    mips/dp/regFile/I74
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.045     0.023 r  mips/dp/regFile/pcreg[3]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.023    mips/dp/n_90_regFile
    SLICE_X9Y149         FDRE                                         r  mips/dp/pcreg_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=207, routed)         0.840    -0.832    mips/dp/clk12
    SLICE_X9Y149                                                      r  mips/dp/pcreg_reg[3]_rep/C
                         clock pessimism              0.504    -0.328    
    SLICE_X9Y149         FDRE (Hold_fdre_C_D)         0.092    -0.236    mips/dp/pcreg_reg[3]_rep
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.231ns (32.786%)  route 0.474ns (67.214%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=207, routed)         0.570    -0.594    mips/dp/clk12
    SLICE_X9Y149                                                      r  mips/dp/pcreg_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mips/dp/pcreg_reg[3]_rep/Q
                         net (fo=172, routed)         0.244    -0.209    mips/dp/n_0_pcreg_reg[3]_rep
    SLICE_X9Y149         LUT6 (Prop_lut6_I4_O)        0.045    -0.164 r  mips/dp/pcreg[4]_i_5/O
                         net (fo=2, routed)           0.229     0.065    mips/dp/regFile/I73
    SLICE_X9Y150         LUT6 (Prop_lut6_I4_O)        0.045     0.110 r  mips/dp/regFile/pcreg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.110    mips/dp/p_2_in[4]
    SLICE_X9Y150         FDRE                                         r  mips/dp/pcreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=207, routed)         0.927    -0.746    mips/dp/clk12
    SLICE_X9Y150                                                      r  mips/dp/pcreg_reg[4]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X9Y150         FDRE (Hold_fdre_C_D)         0.091    -0.151    mips/dp/pcreg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.231ns (32.694%)  route 0.476ns (67.306%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=207, routed)         0.570    -0.594    mips/dp/clk12
    SLICE_X9Y149                                                      r  mips/dp/pcreg_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mips/dp/pcreg_reg[3]_rep/Q
                         net (fo=172, routed)         0.244    -0.209    mips/dp/n_0_pcreg_reg[3]_rep
    SLICE_X9Y149         LUT6 (Prop_lut6_I4_O)        0.045    -0.164 r  mips/dp/pcreg[4]_i_5/O
                         net (fo=2, routed)           0.231     0.067    mips/dp/regFile/I73
    SLICE_X9Y150         LUT6 (Prop_lut6_I4_O)        0.045     0.112 r  mips/dp/regFile/pcreg[4]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.112    mips/dp/n_89_regFile
    SLICE_X9Y150         FDRE                                         r  mips/dp/pcreg_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=207, routed)         0.927    -0.746    mips/dp/clk12
    SLICE_X9Y150                                                      r  mips/dp/pcreg_reg[4]_rep/C
                         clock pessimism              0.504    -0.242    
    SLICE_X9Y150         FDRE (Hold_fdre_C_D)         0.092    -0.150    mips/dp/pcreg_reg[4]_rep
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=207, routed)         0.651    -0.513    mips/dp/clk12
    SLICE_X11Y154                                                     r  mips/dp/pcreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  mips/dp/pcreg_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.203    mips/dp/pc[0]
    SLICE_X11Y154        LUT6 (Prop_lut6_I0_O)        0.045    -0.158 r  mips/dp/pcreg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    mips/dp/n_0_pcreg[0]_i_1
    SLICE_X11Y154        FDRE                                         r  mips/dp/pcreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=207, routed)         0.926    -0.747    mips/dp/clk12
    SLICE_X11Y154                                                     r  mips/dp/pcreg_reg[0]/C
                         clock pessimism              0.234    -0.513    
    SLICE_X11Y154        FDRE (Hold_fdre_C_D)         0.091    -0.422    mips/dp/pcreg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.231ns (31.756%)  route 0.496ns (68.244%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=207, routed)         0.570    -0.594    mips/dp/clk12
    SLICE_X9Y149                                                      r  mips/dp/pcreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mips/dp/pcreg_reg[3]/Q
                         net (fo=47, routed)          0.388    -0.065    mips/dp/pc[3]
    SLICE_X11Y152        LUT6 (Prop_lut6_I3_O)        0.045    -0.020 r  mips/dp/pcreg[10]_i_4/O
                         net (fo=1, routed)           0.108     0.088    mips/dp/regFile/I60
    SLICE_X11Y151        LUT6 (Prop_lut6_I2_O)        0.045     0.133 r  mips/dp/regFile/pcreg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.133    mips/dp/p_2_in[10]
    SLICE_X11Y151        FDRE                                         r  mips/dp/pcreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=207, routed)         0.927    -0.746    mips/dp/clk12
    SLICE_X11Y151                                                     r  mips/dp/pcreg_reg[10]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X11Y151        FDRE (Hold_fdre_C_D)         0.091    -0.151    mips/dp/pcreg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.231ns (29.903%)  route 0.542ns (70.097%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=207, routed)         0.570    -0.594    mips/dp/clk12
    SLICE_X9Y149                                                      r  mips/dp/pcreg_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mips/dp/pcreg_reg[3]_rep/Q
                         net (fo=172, routed)         0.274    -0.179    mips/dp/n_0_pcreg_reg[3]_rep
    SLICE_X8Y150         LUT6 (Prop_lut6_I3_O)        0.045    -0.134 r  mips/dp/pcreg[2]_i_4/O
                         net (fo=2, routed)           0.267     0.133    mips/dp/regFile/I76
    SLICE_X8Y151         LUT6 (Prop_lut6_I2_O)        0.045     0.178 r  mips/dp/regFile/pcreg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.178    mips/dp/p_2_in[2]
    SLICE_X8Y151         FDRE                                         r  mips/dp/pcreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=207, routed)         0.927    -0.746    mips/dp/clk12
    SLICE_X8Y151                                                      r  mips/dp/pcreg_reg[2]/C
                         clock pessimism              0.504    -0.242    
    SLICE_X8Y151         FDRE (Hold_fdre_C_D)         0.121    -0.121    mips/dp/pcreg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform:           { 0 40 }
Period:             80.000
Sources:            { clkdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                               
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     80.000  77.845   BUFGCTRL_X0Y16   clkdv/buf12/I0                                    
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249     80.000  78.751   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3                                
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X11Y154    mips/dp/pcreg_reg[0]/C                            
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X11Y151    mips/dp/pcreg_reg[10]/C                           
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X9Y154     mips/dp/pcreg_reg[11]/C                           
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X9Y154     mips/dp/pcreg_reg[12]/C                           
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X7Y155     mips/dp/pcreg_reg[13]/C                           
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X7Y155     mips/dp/pcreg_reg[14]/C                           
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X11Y155    mips/dp/pcreg_reg[15]/C                           
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X7Y155     mips/dp/pcreg_reg[16]/C                           
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   80.000  133.360  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3                                
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     40.000  38.750   SLICE_X10Y146    memIO/screenmem/rf_reg_640_767_0_0/DP.HIGH/CLK    
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     40.000  38.750   SLICE_X10Y146    memIO/screenmem/rf_reg_640_767_0_0/DP.LOW/CLK     
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     40.000  38.750   SLICE_X10Y146    memIO/screenmem/rf_reg_640_767_0_0/SP.HIGH/CLK    
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     40.000  38.750   SLICE_X10Y146    memIO/screenmem/rf_reg_640_767_0_0/SP.LOW/CLK     
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     40.000  38.750   SLICE_X12Y157    mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMA/CLK     
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     40.000  38.750   SLICE_X12Y157    mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMA_D1/CLK  
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     40.000  38.750   SLICE_X12Y157    mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMB/CLK     
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     40.000  38.750   SLICE_X12Y157    mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMB_D1/CLK  
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     40.000  38.750   SLICE_X12Y157    mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMC/CLK     
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     40.000  38.750   SLICE_X12Y157    mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMC_D1/CLK  
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     40.000  38.750   SLICE_X10Y149    memIO/screenmem/rf_reg_0_127_0_0/DP.HIGH/CLK      
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     40.000  38.750   SLICE_X10Y149    memIO/screenmem/rf_reg_0_127_0_0/DP.LOW/CLK       
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     40.000  38.750   SLICE_X10Y149    memIO/screenmem/rf_reg_0_127_0_0/SP.HIGH/CLK      
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250     40.000  38.750   SLICE_X10Y149    memIO/screenmem/rf_reg_0_127_0_0/SP.LOW/CLK       
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     40.000  38.750   SLICE_X10Y150    memIO/screenmem/rf_reg_0_127_1_1/DP.HIGH/CLK      
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     40.000  38.750   SLICE_X10Y150    memIO/screenmem/rf_reg_0_127_1_1/DP.LOW/CLK       
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     40.000  38.750   SLICE_X10Y150    memIO/screenmem/rf_reg_0_127_1_1/SP.HIGH/CLK      
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     40.000  38.750   SLICE_X10Y150    memIO/screenmem/rf_reg_0_127_1_1/SP.LOW/CLK       
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     40.000  38.750   SLICE_X14Y150    memIO/screenmem/rf_reg_0_15_0_0/SP/CLK            
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     40.000  38.750   SLICE_X14Y150    memIO/screenmem/rf_reg_0_15_0_0__0/SP/CLK         



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        7.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        1.822ns  (logic 0.773ns (42.425%)  route 1.049ns (57.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 76.888 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.117ns = ( 67.882 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.994    67.883    clkdv/clkout0
    SLICE_X54Y101                                                     r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    68.361 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.468    68.828    clkdv/p_0_in
    SLICE_X54Y101        LUT2 (Prop_lut2_I0_O)        0.295    69.123 f  clkdv/buf100_i_1/O
                         net (fo=4, routed)           0.581    69.705    clkdv/not_clock_enable
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clkdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16                                                    r  clkdv/buf12/I0
                         clock pessimism              0.402    77.291    
                         clock uncertainty           -0.222    77.069    
    BUFGCTRL_X0Y16       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    76.910    clkdv/buf12
  -------------------------------------------------------------------
                         required time                         76.910    
                         arrival time                         -69.705    
  -------------------------------------------------------------------
                         slack                                  7.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.246ns (38.197%)  route 0.398ns (61.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.702ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.586    -1.017    clkdv/clkout0
    SLICE_X54Y101                                                     r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.148    -0.869 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.157    -0.712    clkdv/p_0_in
    SLICE_X54Y101        LUT2 (Prop_lut2_I0_O)        0.098    -0.614 f  clkdv/buf100_i_1/O
                         net (fo=4, routed)           0.241    -0.373    clkdv/not_clock_enable
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clkdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16                                                    r  clkdv/buf12/I0
                         clock pessimism              0.547    -1.155    
                         clock uncertainty            0.222    -0.933    
    BUFGCTRL_X0Y16       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.774    clkdv/buf12
  -------------------------------------------------------------------
                         required time                          0.774    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.401    





