



## Part I



## Part II



## Part III



## Part IV
<div align="center">
  <img src="img/thumbnail_IMG_1360.jpg" alt="FPGA Output 1" width="400"/><br>
  <em>Figure 1: FPGA displaying output for test case A.</em>
</div>

<div align="center">
  <img src="img/thumbnail_IMG_1359.jpg" alt="FPGA Output 2" width="400"/><br>
  <em>Figure 2: FPGA displaying output for test case B.</em>
</div>

<div align="center">
  <img src="img/thumbnail_IMG_1358.jpg" alt="FPGA Output 3" width="400"/><br>
  <em>Figure 3: FPGA displaying output for test case C.</em>
</div>


## Part V
<div align="center">
  <img src="img/thumbnail_IMG_1361.jpg" alt="FPGA Output 1" width="400"/><br>
  <em>Figure 4: FPGA displaying output for test case A.</em>
</div>

<div align="center">
  <img src="img/thumbnail_IMG_1362.jpg" alt="FPGA Output 2" width="400"/><br>
  <em>Figure 5: FPGA displaying output for test case B.</em>
</div>

<div align="center">
  <img src="img/thumbnail_IMG_1363.jpg" alt="FPGA Output 3" width="400"/><br>
  <em>Figure 6: FPGA displaying output for test case C.</em>
</div>

<div align="center">
  <img src="img/thumbnail_IMG_1364.jpg" alt="FPGA Output 3" width="400"/><br>
  <em>Figure 6: FPGA displaying output for test case C.</em>
</div>
