static inline unsigned int F_1 ( void )\r\n{\r\nif ( F_2 () > 1 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic inline unsigned int F_1 ( void )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic inline unsigned int F_3 ( unsigned int V_1 )\r\n{\r\nreturn V_1 >> F_1 () ;\r\n}\r\nstatic inline unsigned int F_4 ( unsigned int V_1 )\r\n{\r\nreturn V_1 << F_1 () ;\r\n}\r\nstatic void F_5 ( struct V_2 * V_3 )\r\n{\r\nunsigned int V_1 = V_4 . V_5 ;\r\nint V_6 ;\r\nfor ( V_6 = 0 ; V_6 < V_1 ; V_6 ++ ) {\r\nV_7 . V_8 [ V_6 ] = 0 ;\r\nV_7 . V_9 [ V_6 ] = 0 ;\r\nif ( ! V_3 [ V_6 ] . V_10 )\r\ncontinue;\r\nV_7 . V_8 [ V_6 ] = F_6 ( V_3 [ V_6 ] . V_11 ) |\r\nV_12 ;\r\nif ( V_3 [ V_6 ] . V_13 )\r\nV_7 . V_8 [ V_6 ] |= V_14 ;\r\nif ( V_3 [ V_6 ] . V_15 )\r\nV_7 . V_8 [ V_6 ] |= V_16 ;\r\nif ( V_3 [ V_6 ] . V_17 )\r\nV_7 . V_8 [ V_6 ] |= V_18 ;\r\nif ( F_7 () == V_19 )\r\nV_7 . V_8 [ V_6 ] |= V_20 ;\r\nV_7 . V_9 [ V_6 ] = 0x80000000 - V_3 [ V_6 ] . V_21 ;\r\n}\r\n}\r\nstatic void F_8 ( void * args )\r\n{\r\nunsigned int V_1 = V_4 . V_5 ;\r\nif ( F_9 ( F_10 () ) )\r\nreturn;\r\nswitch ( V_1 ) {\r\ncase 4 :\r\nF_11 ( 0 ) ;\r\nF_12 ( V_7 . V_9 [ 3 ] ) ;\r\ncase 3 :\r\nF_13 ( 0 ) ;\r\nF_14 ( V_7 . V_9 [ 2 ] ) ;\r\ncase 2 :\r\nF_15 ( 0 ) ;\r\nF_16 ( V_7 . V_9 [ 1 ] ) ;\r\ncase 1 :\r\nF_17 ( 0 ) ;\r\nF_18 ( V_7 . V_9 [ 0 ] ) ;\r\n}\r\n}\r\nstatic void F_19 ( void * args )\r\n{\r\nunsigned int V_1 = V_4 . V_5 ;\r\nif ( F_9 ( F_10 () ) )\r\nreturn;\r\nswitch ( V_1 ) {\r\ncase 4 :\r\nF_11 ( V_22 | V_7 . V_8 [ 3 ] ) ;\r\ncase 3 :\r\nF_13 ( V_22 | V_7 . V_8 [ 2 ] ) ;\r\ncase 2 :\r\nF_15 ( V_22 | V_7 . V_8 [ 1 ] ) ;\r\ncase 1 :\r\nF_17 ( V_22 | V_7 . V_8 [ 0 ] ) ;\r\n}\r\n}\r\nstatic void F_20 ( void * args )\r\n{\r\nunsigned int V_1 = V_4 . V_5 ;\r\nif ( F_9 ( F_10 () ) )\r\nreturn;\r\nswitch ( V_1 ) {\r\ncase 4 :\r\nF_11 ( 0 ) ;\r\ncase 3 :\r\nF_13 ( 0 ) ;\r\ncase 2 :\r\nF_15 ( 0 ) ;\r\ncase 1 :\r\nF_17 ( 0 ) ;\r\n}\r\n}\r\nstatic int F_21 ( void )\r\n{\r\nunsigned int V_1 = V_4 . V_5 ;\r\nunsigned int V_8 ;\r\nunsigned int V_9 ;\r\nint V_23 = V_24 ;\r\nif ( V_25 && ! ( F_22 () & ( 1 << 26 ) ) )\r\nreturn V_23 ;\r\nswitch ( V_1 ) {\r\n#define F_23 ( T_1 ) \\r\ncase n + 1: \\r\ncontrol = r_c0_perfctrl ## n(); \\r\ncounter = r_c0_perfcntr ## n(); \\r\nif ((control & M_PERFCTL_INTERRUPT_ENABLE) && \\r\n(counter & M_COUNTER_OVERFLOW)) { \\r\noprofile_add_sample(get_irq_regs(), n); \\r\nw_c0_perfcntr ## n(reg.counter[n]); \\r\nhandled = IRQ_HANDLED; \\r\n}\r\nF_23 ( 3 )\r\nF_23 ( 2 )\r\nF_23 ( 1 )\r\nF_23 ( 0 )\r\n}\r\nreturn V_23 ;\r\n}\r\nstatic inline int F_24 ( void )\r\n{\r\nif ( ! ( F_25 () & V_26 ) )\r\nreturn 0 ;\r\nif ( ! ( F_26 () & V_27 ) )\r\nreturn 1 ;\r\nif ( ! ( F_27 () & V_27 ) )\r\nreturn 2 ;\r\nif ( ! ( F_28 () & V_27 ) )\r\nreturn 3 ;\r\nreturn 4 ;\r\n}\r\nstatic inline int F_29 ( void )\r\n{\r\nint V_1 ;\r\nswitch ( F_30 () ) {\r\ncase V_28 :\r\nV_1 = 2 ;\r\nbreak;\r\ncase V_29 :\r\ncase V_30 :\r\nV_1 = 4 ;\r\nbreak;\r\ndefault:\r\nV_1 = F_24 () ;\r\n}\r\nreturn V_1 ;\r\n}\r\nstatic void F_31 ( void * V_31 )\r\n{\r\nint V_1 = ( int ) ( long ) V_31 ;\r\nswitch ( V_1 ) {\r\ncase 4 :\r\nF_11 ( 0 ) ;\r\nF_12 ( 0 ) ;\r\ncase 3 :\r\nF_13 ( 0 ) ;\r\nF_14 ( 0 ) ;\r\ncase 2 :\r\nF_15 ( 0 ) ;\r\nF_16 ( 0 ) ;\r\ncase 1 :\r\nF_17 ( 0 ) ;\r\nF_18 ( 0 ) ;\r\n}\r\n}\r\nstatic T_2 F_32 ( int V_32 , void * V_33 )\r\n{\r\nreturn F_21 () ;\r\n}\r\nstatic int T_3 F_33 ( void )\r\n{\r\nint V_1 ;\r\nV_1 = F_29 () ;\r\nif ( V_1 == 0 ) {\r\nF_34 ( V_34 L_1 ) ;\r\nreturn - V_35 ;\r\n}\r\n#ifdef F_35\r\nV_36 = F_36 () & ( 1 << 19 ) ;\r\nif ( ! V_36 )\r\nV_1 = F_3 ( V_1 ) ;\r\n#endif\r\nF_37 ( F_31 , ( void * ) ( long ) V_1 , 1 ) ;\r\nV_4 . V_5 = V_1 ;\r\nswitch ( F_30 () ) {\r\ncase V_37 :\r\nV_4 . V_38 = L_2 ;\r\nbreak;\r\ncase V_39 :\r\nV_4 . V_38 = L_3 ;\r\nbreak;\r\ncase V_40 :\r\nV_4 . V_38 = L_4 ;\r\nbreak;\r\ncase V_41 :\r\nV_4 . V_38 = L_5 ;\r\nbreak;\r\ncase V_42 :\r\nV_4 . V_38 = L_6 ;\r\nbreak;\r\ncase V_43 :\r\ncase V_44 :\r\nV_4 . V_38 = L_7 ;\r\nbreak;\r\ncase V_45 :\r\nV_4 . V_38 = L_8 ;\r\nbreak;\r\ncase V_46 :\r\nV_4 . V_38 = L_9 ;\r\nbreak;\r\ncase V_28 :\r\nif ( ( V_47 . V_48 & 0xff ) == 0x20 )\r\nV_4 . V_38 = L_10 ;\r\nelse\r\nV_4 . V_38 = L_11 ;\r\nbreak;\r\ncase V_29 :\r\ncase V_30 :\r\nV_4 . V_38 = L_12 ;\r\nbreak;\r\ncase V_49 :\r\ncase V_50 :\r\nV_4 . V_38 = L_13 ;\r\nbreak;\r\ncase V_51 :\r\nV_4 . V_38 = L_14 ;\r\nbreak;\r\ncase V_19 :\r\nV_4 . V_38 = L_15 ;\r\nbreak;\r\ndefault:\r\nF_34 ( V_34 L_16 ) ;\r\nreturn - V_35 ;\r\n}\r\nV_52 = V_53 ;\r\nV_53 = F_21 ;\r\nif ( ( V_54 >= 0 ) && ( V_55 != V_54 ) )\r\nreturn F_38 ( V_54 , F_32 ,\r\n0 , L_17 , V_52 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_39 ( void )\r\n{\r\nint V_1 = V_4 . V_5 ;\r\nif ( ( V_54 >= 0 ) && ( V_55 != V_54 ) )\r\nF_40 ( V_54 , V_52 ) ;\r\nV_1 = F_4 ( V_1 ) ;\r\nF_37 ( F_31 , ( void * ) ( long ) V_1 , 1 ) ;\r\nV_53 = V_52 ;\r\n}
