
Ageing_Test_Code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004078  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08004250  08004250  00014250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004284  08004284  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08004284  08004284  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004284  08004284  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004284  08004284  00014284  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004288  08004288  00014288  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  0800428c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e4  20000010  0800429c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001f4  0800429c  000201f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a70f  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ed7  00000000  00000000  0002a74f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000970  00000000  00000000  0002c628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000880  00000000  00000000  0002cf98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cc9b  00000000  00000000  0002d818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000acc9  00000000  00000000  0004a4b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b38b3  00000000  00000000  0005517c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00108a2f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002538  00000000  00000000  00108a80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000010 	.word	0x20000010
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08004238 	.word	0x08004238

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000014 	.word	0x20000014
 8000214:	08004238 	.word	0x08004238

08000218 <__aeabi_dmul>:
 8000218:	b570      	push	{r4, r5, r6, lr}
 800021a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800021e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000222:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000226:	bf1d      	ittte	ne
 8000228:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800022c:	ea94 0f0c 	teqne	r4, ip
 8000230:	ea95 0f0c 	teqne	r5, ip
 8000234:	f000 f8de 	bleq	80003f4 <__aeabi_dmul+0x1dc>
 8000238:	442c      	add	r4, r5
 800023a:	ea81 0603 	eor.w	r6, r1, r3
 800023e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000242:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000246:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800024a:	bf18      	it	ne
 800024c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000250:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000254:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000258:	d038      	beq.n	80002cc <__aeabi_dmul+0xb4>
 800025a:	fba0 ce02 	umull	ip, lr, r0, r2
 800025e:	f04f 0500 	mov.w	r5, #0
 8000262:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000266:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800026a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800026e:	f04f 0600 	mov.w	r6, #0
 8000272:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000276:	f09c 0f00 	teq	ip, #0
 800027a:	bf18      	it	ne
 800027c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000280:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000284:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000288:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800028c:	d204      	bcs.n	8000298 <__aeabi_dmul+0x80>
 800028e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000292:	416d      	adcs	r5, r5
 8000294:	eb46 0606 	adc.w	r6, r6, r6
 8000298:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800029c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80002b0:	bf88      	it	hi
 80002b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80002b6:	d81e      	bhi.n	80002f6 <__aeabi_dmul+0xde>
 80002b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80002bc:	bf08      	it	eq
 80002be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002c2:	f150 0000 	adcs.w	r0, r0, #0
 80002c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ca:	bd70      	pop	{r4, r5, r6, pc}
 80002cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80002d0:	ea46 0101 	orr.w	r1, r6, r1
 80002d4:	ea40 0002 	orr.w	r0, r0, r2
 80002d8:	ea81 0103 	eor.w	r1, r1, r3
 80002dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002e0:	bfc2      	ittt	gt
 80002e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002ea:	bd70      	popgt	{r4, r5, r6, pc}
 80002ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002f0:	f04f 0e00 	mov.w	lr, #0
 80002f4:	3c01      	subs	r4, #1
 80002f6:	f300 80ab 	bgt.w	8000450 <__aeabi_dmul+0x238>
 80002fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002fe:	bfde      	ittt	le
 8000300:	2000      	movle	r0, #0
 8000302:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000306:	bd70      	pople	{r4, r5, r6, pc}
 8000308:	f1c4 0400 	rsb	r4, r4, #0
 800030c:	3c20      	subs	r4, #32
 800030e:	da35      	bge.n	800037c <__aeabi_dmul+0x164>
 8000310:	340c      	adds	r4, #12
 8000312:	dc1b      	bgt.n	800034c <__aeabi_dmul+0x134>
 8000314:	f104 0414 	add.w	r4, r4, #20
 8000318:	f1c4 0520 	rsb	r5, r4, #32
 800031c:	fa00 f305 	lsl.w	r3, r0, r5
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f205 	lsl.w	r2, r1, r5
 8000328:	ea40 0002 	orr.w	r0, r0, r2
 800032c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000330:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000334:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000338:	fa21 f604 	lsr.w	r6, r1, r4
 800033c:	eb42 0106 	adc.w	r1, r2, r6
 8000340:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000344:	bf08      	it	eq
 8000346:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800034a:	bd70      	pop	{r4, r5, r6, pc}
 800034c:	f1c4 040c 	rsb	r4, r4, #12
 8000350:	f1c4 0520 	rsb	r5, r4, #32
 8000354:	fa00 f304 	lsl.w	r3, r0, r4
 8000358:	fa20 f005 	lsr.w	r0, r0, r5
 800035c:	fa01 f204 	lsl.w	r2, r1, r4
 8000360:	ea40 0002 	orr.w	r0, r0, r2
 8000364:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000368:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000374:	bf08      	it	eq
 8000376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f1c4 0520 	rsb	r5, r4, #32
 8000380:	fa00 f205 	lsl.w	r2, r0, r5
 8000384:	ea4e 0e02 	orr.w	lr, lr, r2
 8000388:	fa20 f304 	lsr.w	r3, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea43 0302 	orr.w	r3, r3, r2
 8000394:	fa21 f004 	lsr.w	r0, r1, r4
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800039c:	fa21 f204 	lsr.w	r2, r1, r4
 80003a0:	ea20 0002 	bic.w	r0, r0, r2
 80003a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f094 0f00 	teq	r4, #0
 80003b8:	d10f      	bne.n	80003da <__aeabi_dmul+0x1c2>
 80003ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80003be:	0040      	lsls	r0, r0, #1
 80003c0:	eb41 0101 	adc.w	r1, r1, r1
 80003c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003c8:	bf08      	it	eq
 80003ca:	3c01      	subeq	r4, #1
 80003cc:	d0f7      	beq.n	80003be <__aeabi_dmul+0x1a6>
 80003ce:	ea41 0106 	orr.w	r1, r1, r6
 80003d2:	f095 0f00 	teq	r5, #0
 80003d6:	bf18      	it	ne
 80003d8:	4770      	bxne	lr
 80003da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003de:	0052      	lsls	r2, r2, #1
 80003e0:	eb43 0303 	adc.w	r3, r3, r3
 80003e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003e8:	bf08      	it	eq
 80003ea:	3d01      	subeq	r5, #1
 80003ec:	d0f7      	beq.n	80003de <__aeabi_dmul+0x1c6>
 80003ee:	ea43 0306 	orr.w	r3, r3, r6
 80003f2:	4770      	bx	lr
 80003f4:	ea94 0f0c 	teq	r4, ip
 80003f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003fc:	bf18      	it	ne
 80003fe:	ea95 0f0c 	teqne	r5, ip
 8000402:	d00c      	beq.n	800041e <__aeabi_dmul+0x206>
 8000404:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000408:	bf18      	it	ne
 800040a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800040e:	d1d1      	bne.n	80003b4 <__aeabi_dmul+0x19c>
 8000410:	ea81 0103 	eor.w	r1, r1, r3
 8000414:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000418:	f04f 0000 	mov.w	r0, #0
 800041c:	bd70      	pop	{r4, r5, r6, pc}
 800041e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000422:	bf06      	itte	eq
 8000424:	4610      	moveq	r0, r2
 8000426:	4619      	moveq	r1, r3
 8000428:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800042c:	d019      	beq.n	8000462 <__aeabi_dmul+0x24a>
 800042e:	ea94 0f0c 	teq	r4, ip
 8000432:	d102      	bne.n	800043a <__aeabi_dmul+0x222>
 8000434:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000438:	d113      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800043a:	ea95 0f0c 	teq	r5, ip
 800043e:	d105      	bne.n	800044c <__aeabi_dmul+0x234>
 8000440:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000444:	bf1c      	itt	ne
 8000446:	4610      	movne	r0, r2
 8000448:	4619      	movne	r1, r3
 800044a:	d10a      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800044c:	ea81 0103 	eor.w	r1, r1, r3
 8000450:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000454:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd70      	pop	{r4, r5, r6, pc}
 8000462:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000466:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800046a:	bd70      	pop	{r4, r5, r6, pc}

0800046c <__aeabi_drsub>:
 800046c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000470:	e002      	b.n	8000478 <__adddf3>
 8000472:	bf00      	nop

08000474 <__aeabi_dsub>:
 8000474:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000478 <__adddf3>:
 8000478:	b530      	push	{r4, r5, lr}
 800047a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800047e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000482:	ea94 0f05 	teq	r4, r5
 8000486:	bf08      	it	eq
 8000488:	ea90 0f02 	teqeq	r0, r2
 800048c:	bf1f      	itttt	ne
 800048e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000492:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000496:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800049a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800049e:	f000 80e2 	beq.w	8000666 <__adddf3+0x1ee>
 80004a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004aa:	bfb8      	it	lt
 80004ac:	426d      	neglt	r5, r5
 80004ae:	dd0c      	ble.n	80004ca <__adddf3+0x52>
 80004b0:	442c      	add	r4, r5
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	ea82 0000 	eor.w	r0, r2, r0
 80004be:	ea83 0101 	eor.w	r1, r3, r1
 80004c2:	ea80 0202 	eor.w	r2, r0, r2
 80004c6:	ea81 0303 	eor.w	r3, r1, r3
 80004ca:	2d36      	cmp	r5, #54	; 0x36
 80004cc:	bf88      	it	hi
 80004ce:	bd30      	pophi	{r4, r5, pc}
 80004d0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004d8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004e0:	d002      	beq.n	80004e8 <__adddf3+0x70>
 80004e2:	4240      	negs	r0, r0
 80004e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004e8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004f4:	d002      	beq.n	80004fc <__adddf3+0x84>
 80004f6:	4252      	negs	r2, r2
 80004f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004fc:	ea94 0f05 	teq	r4, r5
 8000500:	f000 80a7 	beq.w	8000652 <__adddf3+0x1da>
 8000504:	f1a4 0401 	sub.w	r4, r4, #1
 8000508:	f1d5 0e20 	rsbs	lr, r5, #32
 800050c:	db0d      	blt.n	800052a <__adddf3+0xb2>
 800050e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000512:	fa22 f205 	lsr.w	r2, r2, r5
 8000516:	1880      	adds	r0, r0, r2
 8000518:	f141 0100 	adc.w	r1, r1, #0
 800051c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000520:	1880      	adds	r0, r0, r2
 8000522:	fa43 f305 	asr.w	r3, r3, r5
 8000526:	4159      	adcs	r1, r3
 8000528:	e00e      	b.n	8000548 <__adddf3+0xd0>
 800052a:	f1a5 0520 	sub.w	r5, r5, #32
 800052e:	f10e 0e20 	add.w	lr, lr, #32
 8000532:	2a01      	cmp	r2, #1
 8000534:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000538:	bf28      	it	cs
 800053a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800053e:	fa43 f305 	asr.w	r3, r3, r5
 8000542:	18c0      	adds	r0, r0, r3
 8000544:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800054c:	d507      	bpl.n	800055e <__adddf3+0xe6>
 800054e:	f04f 0e00 	mov.w	lr, #0
 8000552:	f1dc 0c00 	rsbs	ip, ip, #0
 8000556:	eb7e 0000 	sbcs.w	r0, lr, r0
 800055a:	eb6e 0101 	sbc.w	r1, lr, r1
 800055e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000562:	d31b      	bcc.n	800059c <__adddf3+0x124>
 8000564:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000568:	d30c      	bcc.n	8000584 <__adddf3+0x10c>
 800056a:	0849      	lsrs	r1, r1, #1
 800056c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000570:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000574:	f104 0401 	add.w	r4, r4, #1
 8000578:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800057c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000580:	f080 809a 	bcs.w	80006b8 <__adddf3+0x240>
 8000584:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000588:	bf08      	it	eq
 800058a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800058e:	f150 0000 	adcs.w	r0, r0, #0
 8000592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000596:	ea41 0105 	orr.w	r1, r1, r5
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005a0:	4140      	adcs	r0, r0
 80005a2:	eb41 0101 	adc.w	r1, r1, r1
 80005a6:	3c01      	subs	r4, #1
 80005a8:	bf28      	it	cs
 80005aa:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80005ae:	d2e9      	bcs.n	8000584 <__adddf3+0x10c>
 80005b0:	f091 0f00 	teq	r1, #0
 80005b4:	bf04      	itt	eq
 80005b6:	4601      	moveq	r1, r0
 80005b8:	2000      	moveq	r0, #0
 80005ba:	fab1 f381 	clz	r3, r1
 80005be:	bf08      	it	eq
 80005c0:	3320      	addeq	r3, #32
 80005c2:	f1a3 030b 	sub.w	r3, r3, #11
 80005c6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ca:	da0c      	bge.n	80005e6 <__adddf3+0x16e>
 80005cc:	320c      	adds	r2, #12
 80005ce:	dd08      	ble.n	80005e2 <__adddf3+0x16a>
 80005d0:	f102 0c14 	add.w	ip, r2, #20
 80005d4:	f1c2 020c 	rsb	r2, r2, #12
 80005d8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005dc:	fa21 f102 	lsr.w	r1, r1, r2
 80005e0:	e00c      	b.n	80005fc <__adddf3+0x184>
 80005e2:	f102 0214 	add.w	r2, r2, #20
 80005e6:	bfd8      	it	le
 80005e8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ec:	fa01 f102 	lsl.w	r1, r1, r2
 80005f0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005f4:	bfdc      	itt	le
 80005f6:	ea41 010c 	orrle.w	r1, r1, ip
 80005fa:	4090      	lslle	r0, r2
 80005fc:	1ae4      	subs	r4, r4, r3
 80005fe:	bfa2      	ittt	ge
 8000600:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000604:	4329      	orrge	r1, r5
 8000606:	bd30      	popge	{r4, r5, pc}
 8000608:	ea6f 0404 	mvn.w	r4, r4
 800060c:	3c1f      	subs	r4, #31
 800060e:	da1c      	bge.n	800064a <__adddf3+0x1d2>
 8000610:	340c      	adds	r4, #12
 8000612:	dc0e      	bgt.n	8000632 <__adddf3+0x1ba>
 8000614:	f104 0414 	add.w	r4, r4, #20
 8000618:	f1c4 0220 	rsb	r2, r4, #32
 800061c:	fa20 f004 	lsr.w	r0, r0, r4
 8000620:	fa01 f302 	lsl.w	r3, r1, r2
 8000624:	ea40 0003 	orr.w	r0, r0, r3
 8000628:	fa21 f304 	lsr.w	r3, r1, r4
 800062c:	ea45 0103 	orr.w	r1, r5, r3
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	f1c4 040c 	rsb	r4, r4, #12
 8000636:	f1c4 0220 	rsb	r2, r4, #32
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 f304 	lsl.w	r3, r1, r4
 8000642:	ea40 0003 	orr.w	r0, r0, r3
 8000646:	4629      	mov	r1, r5
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	fa21 f004 	lsr.w	r0, r1, r4
 800064e:	4629      	mov	r1, r5
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	f094 0f00 	teq	r4, #0
 8000656:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800065a:	bf06      	itte	eq
 800065c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000660:	3401      	addeq	r4, #1
 8000662:	3d01      	subne	r5, #1
 8000664:	e74e      	b.n	8000504 <__adddf3+0x8c>
 8000666:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800066a:	bf18      	it	ne
 800066c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000670:	d029      	beq.n	80006c6 <__adddf3+0x24e>
 8000672:	ea94 0f05 	teq	r4, r5
 8000676:	bf08      	it	eq
 8000678:	ea90 0f02 	teqeq	r0, r2
 800067c:	d005      	beq.n	800068a <__adddf3+0x212>
 800067e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000682:	bf04      	itt	eq
 8000684:	4619      	moveq	r1, r3
 8000686:	4610      	moveq	r0, r2
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	ea91 0f03 	teq	r1, r3
 800068e:	bf1e      	ittt	ne
 8000690:	2100      	movne	r1, #0
 8000692:	2000      	movne	r0, #0
 8000694:	bd30      	popne	{r4, r5, pc}
 8000696:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800069a:	d105      	bne.n	80006a8 <__adddf3+0x230>
 800069c:	0040      	lsls	r0, r0, #1
 800069e:	4149      	adcs	r1, r1
 80006a0:	bf28      	it	cs
 80006a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd30      	pop	{r4, r5, pc}
 80006a8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80006ac:	bf3c      	itt	cc
 80006ae:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80006b2:	bd30      	popcc	{r4, r5, pc}
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006b8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80006bc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd30      	pop	{r4, r5, pc}
 80006c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ca:	bf1a      	itte	ne
 80006cc:	4619      	movne	r1, r3
 80006ce:	4610      	movne	r0, r2
 80006d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006d4:	bf1c      	itt	ne
 80006d6:	460b      	movne	r3, r1
 80006d8:	4602      	movne	r2, r0
 80006da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006de:	bf06      	itte	eq
 80006e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006e4:	ea91 0f03 	teqeq	r1, r3
 80006e8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006ec:	bd30      	pop	{r4, r5, pc}
 80006ee:	bf00      	nop

080006f0 <__aeabi_ui2d>:
 80006f0:	f090 0f00 	teq	r0, #0
 80006f4:	bf04      	itt	eq
 80006f6:	2100      	moveq	r1, #0
 80006f8:	4770      	bxeq	lr
 80006fa:	b530      	push	{r4, r5, lr}
 80006fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000700:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000704:	f04f 0500 	mov.w	r5, #0
 8000708:	f04f 0100 	mov.w	r1, #0
 800070c:	e750      	b.n	80005b0 <__adddf3+0x138>
 800070e:	bf00      	nop

08000710 <__aeabi_i2d>:
 8000710:	f090 0f00 	teq	r0, #0
 8000714:	bf04      	itt	eq
 8000716:	2100      	moveq	r1, #0
 8000718:	4770      	bxeq	lr
 800071a:	b530      	push	{r4, r5, lr}
 800071c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000720:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000724:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000728:	bf48      	it	mi
 800072a:	4240      	negmi	r0, r0
 800072c:	f04f 0100 	mov.w	r1, #0
 8000730:	e73e      	b.n	80005b0 <__adddf3+0x138>
 8000732:	bf00      	nop

08000734 <__aeabi_f2d>:
 8000734:	0042      	lsls	r2, r0, #1
 8000736:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800073a:	ea4f 0131 	mov.w	r1, r1, rrx
 800073e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000742:	bf1f      	itttt	ne
 8000744:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000748:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800074c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000750:	4770      	bxne	lr
 8000752:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000756:	bf08      	it	eq
 8000758:	4770      	bxeq	lr
 800075a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800075e:	bf04      	itt	eq
 8000760:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000764:	4770      	bxeq	lr
 8000766:	b530      	push	{r4, r5, lr}
 8000768:	f44f 7460 	mov.w	r4, #896	; 0x380
 800076c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	e71c      	b.n	80005b0 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_ul2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f04f 0500 	mov.w	r5, #0
 8000786:	e00a      	b.n	800079e <__aeabi_l2d+0x16>

08000788 <__aeabi_l2d>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000796:	d502      	bpl.n	800079e <__aeabi_l2d+0x16>
 8000798:	4240      	negs	r0, r0
 800079a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800079e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007a2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007aa:	f43f aed8 	beq.w	800055e <__adddf3+0xe6>
 80007ae:	f04f 0203 	mov.w	r2, #3
 80007b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007b6:	bf18      	it	ne
 80007b8:	3203      	addne	r2, #3
 80007ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007be:	bf18      	it	ne
 80007c0:	3203      	addne	r2, #3
 80007c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007c6:	f1c2 0320 	rsb	r3, r2, #32
 80007ca:	fa00 fc03 	lsl.w	ip, r0, r3
 80007ce:	fa20 f002 	lsr.w	r0, r0, r2
 80007d2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007d6:	ea40 000e 	orr.w	r0, r0, lr
 80007da:	fa21 f102 	lsr.w	r1, r1, r2
 80007de:	4414      	add	r4, r2
 80007e0:	e6bd      	b.n	800055e <__adddf3+0xe6>
 80007e2:	bf00      	nop

080007e4 <__aeabi_d2uiz>:
 80007e4:	004a      	lsls	r2, r1, #1
 80007e6:	d211      	bcs.n	800080c <__aeabi_d2uiz+0x28>
 80007e8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80007ec:	d211      	bcs.n	8000812 <__aeabi_d2uiz+0x2e>
 80007ee:	d50d      	bpl.n	800080c <__aeabi_d2uiz+0x28>
 80007f0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80007f4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007f8:	d40e      	bmi.n	8000818 <__aeabi_d2uiz+0x34>
 80007fa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000802:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000806:	fa23 f002 	lsr.w	r0, r3, r2
 800080a:	4770      	bx	lr
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	4770      	bx	lr
 8000812:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000816:	d102      	bne.n	800081e <__aeabi_d2uiz+0x3a>
 8000818:	f04f 30ff 	mov.w	r0, #4294967295
 800081c:	4770      	bx	lr
 800081e:	f04f 0000 	mov.w	r0, #0
 8000822:	4770      	bx	lr

08000824 <getCRCJBD>:
		50.0	//	Godawari 58V battery
};

// JBD BMS crc
uint16_t getCRCJBD( uint8_t *buff, int len )
{
 8000824:	b480      	push	{r7}
 8000826:	b087      	sub	sp, #28
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
 800082c:	6039      	str	r1, [r7, #0]
 uint16_t crc = 0xFFFF;
 800082e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000832:	82fb      	strh	r3, [r7, #22]

  for (int pos = 0; pos < len; pos++) {
 8000834:	2300      	movs	r3, #0
 8000836:	613b      	str	r3, [r7, #16]
 8000838:	e026      	b.n	8000888 <getCRCJBD+0x64>
    crc ^= (uint16_t)buff[pos];          // XOR byte into least sig. byte of crc
 800083a:	693b      	ldr	r3, [r7, #16]
 800083c:	687a      	ldr	r2, [r7, #4]
 800083e:	4413      	add	r3, r2
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	b29a      	uxth	r2, r3
 8000844:	8afb      	ldrh	r3, [r7, #22]
 8000846:	4053      	eors	r3, r2
 8000848:	82fb      	strh	r3, [r7, #22]

    for (int i = 8; i != 0; i--) {    // Loop over each bit
 800084a:	2308      	movs	r3, #8
 800084c:	60fb      	str	r3, [r7, #12]
 800084e:	e015      	b.n	800087c <getCRCJBD+0x58>
      if ((crc & 0x0001) != 0) {      // If the LSB is set
 8000850:	8afb      	ldrh	r3, [r7, #22]
 8000852:	f003 0301 	and.w	r3, r3, #1
 8000856:	2b00      	cmp	r3, #0
 8000858:	d00a      	beq.n	8000870 <getCRCJBD+0x4c>
        crc >>= 1;                    // Shift right and XOR 0xA001
 800085a:	8afb      	ldrh	r3, [r7, #22]
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	82fb      	strh	r3, [r7, #22]
        crc ^= 0xA001;
 8000860:	8afb      	ldrh	r3, [r7, #22]
 8000862:	f483 43bf 	eor.w	r3, r3, #24448	; 0x5f80
 8000866:	f083 037e 	eor.w	r3, r3, #126	; 0x7e
 800086a:	43db      	mvns	r3, r3
 800086c:	82fb      	strh	r3, [r7, #22]
 800086e:	e002      	b.n	8000876 <getCRCJBD+0x52>
      }
      else                            // Else LSB is not set
        crc >>= 1;                    // Just shift right
 8000870:	8afb      	ldrh	r3, [r7, #22]
 8000872:	085b      	lsrs	r3, r3, #1
 8000874:	82fb      	strh	r3, [r7, #22]
    for (int i = 8; i != 0; i--) {    // Loop over each bit
 8000876:	68fb      	ldr	r3, [r7, #12]
 8000878:	3b01      	subs	r3, #1
 800087a:	60fb      	str	r3, [r7, #12]
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d1e6      	bne.n	8000850 <getCRCJBD+0x2c>
  for (int pos = 0; pos < len; pos++) {
 8000882:	693b      	ldr	r3, [r7, #16]
 8000884:	3301      	adds	r3, #1
 8000886:	613b      	str	r3, [r7, #16]
 8000888:	693a      	ldr	r2, [r7, #16]
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	429a      	cmp	r2, r3
 800088e:	dbd4      	blt.n	800083a <getCRCJBD+0x16>
    }
  }
  // Note, this number has low and high bytes swapped, so use it accordingly (or swap bytes)
  return crc;
 8000890:	8afb      	ldrh	r3, [r7, #22]
}
 8000892:	4618      	mov	r0, r3
 8000894:	371c      	adds	r7, #28
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr
	...

080008a0 <JBD_BMS_Communication>:


void JBD_BMS_Communication(FDCAN_HandleTypeDef* hf, uint8_t CellCount)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b084      	sub	sp, #16
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
 80008a8:	460b      	mov	r3, r1
 80008aa:	70fb      	strb	r3, [r7, #3]
	fdcan1h = hf;
 80008ac:	4aa0      	ldr	r2, [pc, #640]	; (8000b30 <JBD_BMS_Communication+0x290>)
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	6013      	str	r3, [r2, #0]
	uint16_t crc = 0;
 80008b2:	2300      	movs	r3, #0
 80008b4:	81fb      	strh	r3, [r7, #14]
	//check_t = CellCount;
	TxHeader.IdType         = FDCAN_STANDARD_ID;
 80008b6:	4b9f      	ldr	r3, [pc, #636]	; (8000b34 <JBD_BMS_Communication+0x294>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	605a      	str	r2, [r3, #4]
	TxHeader.TxFrameType    = FDCAN_DATA_FRAME;
 80008bc:	4b9d      	ldr	r3, [pc, #628]	; (8000b34 <JBD_BMS_Communication+0x294>)
 80008be:	2200      	movs	r2, #0
 80008c0:	609a      	str	r2, [r3, #8]
	TxHeader.DataLength     = FDCAN_DLC_BYTES_8;
 80008c2:	4b9c      	ldr	r3, [pc, #624]	; (8000b34 <JBD_BMS_Communication+0x294>)
 80008c4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80008c8:	60da      	str	r2, [r3, #12]
	TxHeader.FDFormat	    = FDCAN_CLASSIC_CAN;
 80008ca:	4b9a      	ldr	r3, [pc, #616]	; (8000b34 <JBD_BMS_Communication+0x294>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	619a      	str	r2, [r3, #24]

	if(HAL_FDCAN_GetRxFifoFillLevel(fdcan1h, FDCAN_RX_FIFO0) > 0)
 80008d0:	4b97      	ldr	r3, [pc, #604]	; (8000b30 <JBD_BMS_Communication+0x290>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	2140      	movs	r1, #64	; 0x40
 80008d6:	4618      	mov	r0, r3
 80008d8:	f002 fa24 	bl	8002d24 <HAL_FDCAN_GetRxFifoFillLevel>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	f000 8214 	beq.w	8000d0c <JBD_BMS_Communication+0x46c>
	{
		HAL_FDCAN_GetRxMessage(fdcan1h,FDCAN_RX_FIFO0,&RxHeader,canRxData);
 80008e4:	4b92      	ldr	r3, [pc, #584]	; (8000b30 <JBD_BMS_Communication+0x290>)
 80008e6:	6818      	ldr	r0, [r3, #0]
 80008e8:	4b93      	ldr	r3, [pc, #588]	; (8000b38 <JBD_BMS_Communication+0x298>)
 80008ea:	4a94      	ldr	r2, [pc, #592]	; (8000b3c <JBD_BMS_Communication+0x29c>)
 80008ec:	2140      	movs	r1, #64	; 0x40
 80008ee:	f002 f93f 	bl	8002b70 <HAL_FDCAN_GetRxMessage>

		HAL_GPIO_TogglePin(LED_GPIO_Port,LED_Pin);
 80008f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008f6:	4892      	ldr	r0, [pc, #584]	; (8000b40 <JBD_BMS_Communication+0x2a0>)
 80008f8:	f002 fcc8 	bl	800328c <HAL_GPIO_TogglePin>

		if(	(RxHeader.RxFrameType == FDCAN_REMOTE_FRAME)&&
 80008fc:	4b8f      	ldr	r3, [pc, #572]	; (8000b3c <JBD_BMS_Communication+0x29c>)
 80008fe:	689b      	ldr	r3, [r3, #8]
 8000900:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000904:	f040 8202 	bne.w	8000d0c <JBD_BMS_Communication+0x46c>
			(RxHeader.IdType == FDCAN_STANDARD_ID)&&
 8000908:	4b8c      	ldr	r3, [pc, #560]	; (8000b3c <JBD_BMS_Communication+0x29c>)
 800090a:	685b      	ldr	r3, [r3, #4]
		if(	(RxHeader.RxFrameType == FDCAN_REMOTE_FRAME)&&
 800090c:	2b00      	cmp	r3, #0
 800090e:	f040 81fd 	bne.w	8000d0c <JBD_BMS_Communication+0x46c>
			(RxHeader.FDFormat == FDCAN_CLASSIC_CAN))
 8000912:	4b8a      	ldr	r3, [pc, #552]	; (8000b3c <JBD_BMS_Communication+0x29c>)
 8000914:	699b      	ldr	r3, [r3, #24]
			(RxHeader.IdType == FDCAN_STANDARD_ID)&&
 8000916:	2b00      	cmp	r3, #0
 8000918:	f040 81f8 	bne.w	8000d0c <JBD_BMS_Communication+0x46c>
		{

			switch(RxHeader.Identifier)
 800091c:	4b87      	ldr	r3, [pc, #540]	; (8000b3c <JBD_BMS_Communication+0x29c>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8000924:	2b06      	cmp	r3, #6
 8000926:	f200 8200 	bhi.w	8000d2a <JBD_BMS_Communication+0x48a>
 800092a:	a201      	add	r2, pc, #4	; (adr r2, 8000930 <JBD_BMS_Communication+0x90>)
 800092c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000930:	0800094d 	.word	0x0800094d
 8000934:	08000a43 	.word	0x08000a43
 8000938:	08000ab9 	.word	0x08000ab9
 800093c:	08000b51 	.word	0x08000b51
 8000940:	08000bc7 	.word	0x08000bc7
 8000944:	08000c25 	.word	0x08000c25
 8000948:	08000c99 	.word	0x08000c99
			{
				case 0x100:	//	Voltage and Current
					TxHeader.Identifier = 0x100;
 800094c:	4b79      	ldr	r3, [pc, #484]	; (8000b34 <JBD_BMS_Communication+0x294>)
 800094e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000952:	601a      	str	r2, [r3, #0]
					TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8000954:	4b77      	ldr	r3, [pc, #476]	; (8000b34 <JBD_BMS_Communication+0x294>)
 8000956:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800095a:	60da      	str	r2, [r3, #12]

					canTxData[0] = ((uint16_t)((float)CellCount*3.25*100) >> 8);
 800095c:	78fb      	ldrb	r3, [r7, #3]
 800095e:	ee07 3a90 	vmov	s15, r3
 8000962:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000966:	ee17 0a90 	vmov	r0, s15
 800096a:	f7ff fee3 	bl	8000734 <__aeabi_f2d>
 800096e:	f04f 0200 	mov.w	r2, #0
 8000972:	4b74      	ldr	r3, [pc, #464]	; (8000b44 <JBD_BMS_Communication+0x2a4>)
 8000974:	f7ff fc50 	bl	8000218 <__aeabi_dmul>
 8000978:	4602      	mov	r2, r0
 800097a:	460b      	mov	r3, r1
 800097c:	4610      	mov	r0, r2
 800097e:	4619      	mov	r1, r3
 8000980:	f04f 0200 	mov.w	r2, #0
 8000984:	4b70      	ldr	r3, [pc, #448]	; (8000b48 <JBD_BMS_Communication+0x2a8>)
 8000986:	f7ff fc47 	bl	8000218 <__aeabi_dmul>
 800098a:	4602      	mov	r2, r0
 800098c:	460b      	mov	r3, r1
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	f7ff ff27 	bl	80007e4 <__aeabi_d2uiz>
 8000996:	4603      	mov	r3, r0
 8000998:	b29b      	uxth	r3, r3
 800099a:	0a1b      	lsrs	r3, r3, #8
 800099c:	b29b      	uxth	r3, r3
 800099e:	b2da      	uxtb	r2, r3
 80009a0:	4b6a      	ldr	r3, [pc, #424]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 80009a2:	701a      	strb	r2, [r3, #0]
					canTxData[1] = ((uint16_t)((float)CellCount*3.25*100) & 0xff);
 80009a4:	78fb      	ldrb	r3, [r7, #3]
 80009a6:	ee07 3a90 	vmov	s15, r3
 80009aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80009ae:	ee17 0a90 	vmov	r0, s15
 80009b2:	f7ff febf 	bl	8000734 <__aeabi_f2d>
 80009b6:	f04f 0200 	mov.w	r2, #0
 80009ba:	4b62      	ldr	r3, [pc, #392]	; (8000b44 <JBD_BMS_Communication+0x2a4>)
 80009bc:	f7ff fc2c 	bl	8000218 <__aeabi_dmul>
 80009c0:	4602      	mov	r2, r0
 80009c2:	460b      	mov	r3, r1
 80009c4:	4610      	mov	r0, r2
 80009c6:	4619      	mov	r1, r3
 80009c8:	f04f 0200 	mov.w	r2, #0
 80009cc:	4b5e      	ldr	r3, [pc, #376]	; (8000b48 <JBD_BMS_Communication+0x2a8>)
 80009ce:	f7ff fc23 	bl	8000218 <__aeabi_dmul>
 80009d2:	4602      	mov	r2, r0
 80009d4:	460b      	mov	r3, r1
 80009d6:	4610      	mov	r0, r2
 80009d8:	4619      	mov	r1, r3
 80009da:	f7ff ff03 	bl	80007e4 <__aeabi_d2uiz>
 80009de:	4603      	mov	r3, r0
 80009e0:	b29b      	uxth	r3, r3
 80009e2:	b2da      	uxtb	r2, r3
 80009e4:	4b59      	ldr	r3, [pc, #356]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 80009e6:	705a      	strb	r2, [r3, #1]
					canTxData[2] = 0x00;
 80009e8:	4b58      	ldr	r3, [pc, #352]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	709a      	strb	r2, [r3, #2]
					canTxData[3] = 0x64;	//	1A current
 80009ee:	4b57      	ldr	r3, [pc, #348]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 80009f0:	2264      	movs	r2, #100	; 0x64
 80009f2:	70da      	strb	r2, [r3, #3]
					canTxData[4] = 0x03;
 80009f4:	4b55      	ldr	r3, [pc, #340]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 80009f6:	2203      	movs	r2, #3
 80009f8:	711a      	strb	r2, [r3, #4]
					canTxData[5] = 0xE8;	//	10Ah capacity
 80009fa:	4b54      	ldr	r3, [pc, #336]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 80009fc:	22e8      	movs	r2, #232	; 0xe8
 80009fe:	715a      	strb	r2, [r3, #5]

					crc = getCRCJBD(canTxData,6);
 8000a00:	2106      	movs	r1, #6
 8000a02:	4852      	ldr	r0, [pc, #328]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000a04:	f7ff ff0e 	bl	8000824 <getCRCJBD>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	81fb      	strh	r3, [r7, #14]
					canTxData[6] = crc >> 8;
 8000a0c:	89fb      	ldrh	r3, [r7, #14]
 8000a0e:	0a1b      	lsrs	r3, r3, #8
 8000a10:	b29b      	uxth	r3, r3
 8000a12:	b2da      	uxtb	r2, r3
 8000a14:	4b4d      	ldr	r3, [pc, #308]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000a16:	719a      	strb	r2, [r3, #6]
					canTxData[7] = crc & 0xff;
 8000a18:	89fb      	ldrh	r3, [r7, #14]
 8000a1a:	b2da      	uxtb	r2, r3
 8000a1c:	4b4b      	ldr	r3, [pc, #300]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000a1e:	71da      	strb	r2, [r3, #7]

					if( HAL_FDCAN_GetTxFifoFreeLevel(fdcan1h) > 0)
 8000a20:	4b43      	ldr	r3, [pc, #268]	; (8000b30 <JBD_BMS_Communication+0x290>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4618      	mov	r0, r3
 8000a26:	f002 f99b 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	f000 816f 	beq.w	8000d10 <JBD_BMS_Communication+0x470>
						HAL_FDCAN_AddMessageToTxFifoQ(fdcan1h, &TxHeader, canTxData);
 8000a32:	4b3f      	ldr	r3, [pc, #252]	; (8000b30 <JBD_BMS_Communication+0x290>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	4a45      	ldr	r2, [pc, #276]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000a38:	493e      	ldr	r1, [pc, #248]	; (8000b34 <JBD_BMS_Communication+0x294>)
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f002 f854 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
					break;
 8000a40:	e166      	b.n	8000d10 <JBD_BMS_Communication+0x470>

				case 0x101:	//	RSoC status	-	75% for all models
					TxHeader.Identifier = 0x101;
 8000a42:	4b3c      	ldr	r3, [pc, #240]	; (8000b34 <JBD_BMS_Communication+0x294>)
 8000a44:	f240 1201 	movw	r2, #257	; 0x101
 8000a48:	601a      	str	r2, [r3, #0]
					TxHeader.DataLength     = FDCAN_DLC_BYTES_8;
 8000a4a:	4b3a      	ldr	r3, [pc, #232]	; (8000b34 <JBD_BMS_Communication+0x294>)
 8000a4c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000a50:	60da      	str	r2, [r3, #12]

					canTxData[0] = 0x03;
 8000a52:	4b3e      	ldr	r3, [pc, #248]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000a54:	2203      	movs	r2, #3
 8000a56:	701a      	strb	r2, [r3, #0]
					canTxData[1] = 0xE8;	//	10Ah capacity
 8000a58:	4b3c      	ldr	r3, [pc, #240]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000a5a:	22e8      	movs	r2, #232	; 0xe8
 8000a5c:	705a      	strb	r2, [r3, #1]
					canTxData[2] = 0x00;
 8000a5e:	4b3b      	ldr	r3, [pc, #236]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	709a      	strb	r2, [r3, #2]
					canTxData[3] = 0x0A;	//	10 cycles
 8000a64:	4b39      	ldr	r3, [pc, #228]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000a66:	220a      	movs	r2, #10
 8000a68:	70da      	strb	r2, [r3, #3]
					canTxData[4] = 0x00;
 8000a6a:	4b38      	ldr	r3, [pc, #224]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	711a      	strb	r2, [r3, #4]
					canTxData[5] = 0x4B;	//	75% SOC
 8000a70:	4b36      	ldr	r3, [pc, #216]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000a72:	224b      	movs	r2, #75	; 0x4b
 8000a74:	715a      	strb	r2, [r3, #5]

					crc = getCRCJBD(canTxData,6);
 8000a76:	2106      	movs	r1, #6
 8000a78:	4834      	ldr	r0, [pc, #208]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000a7a:	f7ff fed3 	bl	8000824 <getCRCJBD>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	81fb      	strh	r3, [r7, #14]
					canTxData[6] = crc >> 8;
 8000a82:	89fb      	ldrh	r3, [r7, #14]
 8000a84:	0a1b      	lsrs	r3, r3, #8
 8000a86:	b29b      	uxth	r3, r3
 8000a88:	b2da      	uxtb	r2, r3
 8000a8a:	4b30      	ldr	r3, [pc, #192]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000a8c:	719a      	strb	r2, [r3, #6]
					canTxData[7] = crc & 0xff;
 8000a8e:	89fb      	ldrh	r3, [r7, #14]
 8000a90:	b2da      	uxtb	r2, r3
 8000a92:	4b2e      	ldr	r3, [pc, #184]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000a94:	71da      	strb	r2, [r3, #7]

					if( HAL_FDCAN_GetTxFifoFreeLevel(fdcan1h) > 0)
 8000a96:	4b26      	ldr	r3, [pc, #152]	; (8000b30 <JBD_BMS_Communication+0x290>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f002 f960 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	f000 8136 	beq.w	8000d14 <JBD_BMS_Communication+0x474>
						HAL_FDCAN_AddMessageToTxFifoQ(fdcan1h, &TxHeader, canTxData);
 8000aa8:	4b21      	ldr	r3, [pc, #132]	; (8000b30 <JBD_BMS_Communication+0x290>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4a27      	ldr	r2, [pc, #156]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000aae:	4921      	ldr	r1, [pc, #132]	; (8000b34 <JBD_BMS_Communication+0x294>)
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f002 f819 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
					break;
 8000ab6:	e12d      	b.n	8000d14 <JBD_BMS_Communication+0x474>

				case 0x102:	//	Protections	-	No trip for all models
					TxHeader.Identifier = 0x102;
 8000ab8:	4b1e      	ldr	r3, [pc, #120]	; (8000b34 <JBD_BMS_Communication+0x294>)
 8000aba:	f44f 7281 	mov.w	r2, #258	; 0x102
 8000abe:	601a      	str	r2, [r3, #0]
					TxHeader.DataLength     = FDCAN_DLC_BYTES_8;
 8000ac0:	4b1c      	ldr	r3, [pc, #112]	; (8000b34 <JBD_BMS_Communication+0x294>)
 8000ac2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000ac6:	60da      	str	r2, [r3, #12]

					canTxData[0] = 0x00;
 8000ac8:	4b20      	ldr	r3, [pc, #128]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	701a      	strb	r2, [r3, #0]
					canTxData[1] = 0x00;	//	Balancing off cell  1~16
 8000ace:	4b1f      	ldr	r3, [pc, #124]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	705a      	strb	r2, [r3, #1]
					canTxData[2] = 0x00;
 8000ad4:	4b1d      	ldr	r3, [pc, #116]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	709a      	strb	r2, [r3, #2]
					canTxData[3] = 0x00;	//	Balancing off cell 17~32
 8000ada:	4b1c      	ldr	r3, [pc, #112]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	70da      	strb	r2, [r3, #3]
					canTxData[4] = 0x00;
 8000ae0:	4b1a      	ldr	r3, [pc, #104]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	711a      	strb	r2, [r3, #4]
					canTxData[5] = 0x00;	//	No Trip on protections
 8000ae6:	4b19      	ldr	r3, [pc, #100]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	715a      	strb	r2, [r3, #5]

					crc = getCRCJBD(canTxData,6);
 8000aec:	2106      	movs	r1, #6
 8000aee:	4817      	ldr	r0, [pc, #92]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000af0:	f7ff fe98 	bl	8000824 <getCRCJBD>
 8000af4:	4603      	mov	r3, r0
 8000af6:	81fb      	strh	r3, [r7, #14]
					canTxData[6] = crc >> 8;
 8000af8:	89fb      	ldrh	r3, [r7, #14]
 8000afa:	0a1b      	lsrs	r3, r3, #8
 8000afc:	b29b      	uxth	r3, r3
 8000afe:	b2da      	uxtb	r2, r3
 8000b00:	4b12      	ldr	r3, [pc, #72]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000b02:	719a      	strb	r2, [r3, #6]
					canTxData[7] = crc & 0xff;
 8000b04:	89fb      	ldrh	r3, [r7, #14]
 8000b06:	b2da      	uxtb	r2, r3
 8000b08:	4b10      	ldr	r3, [pc, #64]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000b0a:	71da      	strb	r2, [r3, #7]

					if( HAL_FDCAN_GetTxFifoFreeLevel(fdcan1h) > 0)
 8000b0c:	4b08      	ldr	r3, [pc, #32]	; (8000b30 <JBD_BMS_Communication+0x290>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4618      	mov	r0, r3
 8000b12:	f002 f925 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	f000 80fd 	beq.w	8000d18 <JBD_BMS_Communication+0x478>
						HAL_FDCAN_AddMessageToTxFifoQ(fdcan1h, &TxHeader, canTxData);
 8000b1e:	4b04      	ldr	r3, [pc, #16]	; (8000b30 <JBD_BMS_Communication+0x290>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	4a0a      	ldr	r2, [pc, #40]	; (8000b4c <JBD_BMS_Communication+0x2ac>)
 8000b24:	4903      	ldr	r1, [pc, #12]	; (8000b34 <JBD_BMS_Communication+0x294>)
 8000b26:	4618      	mov	r0, r3
 8000b28:	f001 ffde 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
					break;
 8000b2c:	e0f4      	b.n	8000d18 <JBD_BMS_Communication+0x478>
 8000b2e:	bf00      	nop
 8000b30:	20000088 	.word	0x20000088
 8000b34:	2000002c 	.word	0x2000002c
 8000b38:	20000080 	.word	0x20000080
 8000b3c:	20000058 	.word	0x20000058
 8000b40:	48000400 	.word	0x48000400
 8000b44:	400a0000 	.word	0x400a0000
 8000b48:	40590000 	.word	0x40590000
 8000b4c:	20000050 	.word	0x20000050

				case 0x103:	//	Mosfet Status	-	Charge and Discharge enabled for all models
					TxHeader.Identifier = 0x103;
 8000b50:	4b78      	ldr	r3, [pc, #480]	; (8000d34 <JBD_BMS_Communication+0x494>)
 8000b52:	f240 1203 	movw	r2, #259	; 0x103
 8000b56:	601a      	str	r2, [r3, #0]
					TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8000b58:	4b76      	ldr	r3, [pc, #472]	; (8000d34 <JBD_BMS_Communication+0x494>)
 8000b5a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000b5e:	60da      	str	r2, [r3, #12]

					canTxData[0] = 0x00;
 8000b60:	4b75      	ldr	r3, [pc, #468]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	701a      	strb	r2, [r3, #0]
					canTxData[1] = 0x03;	//	Charge and Discharge MOS on
 8000b66:	4b74      	ldr	r3, [pc, #464]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000b68:	2203      	movs	r2, #3
 8000b6a:	705a      	strb	r2, [r3, #1]
					canTxData[2] = 0x20;
 8000b6c:	4b72      	ldr	r3, [pc, #456]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000b6e:	2220      	movs	r2, #32
 8000b70:	709a      	strb	r2, [r3, #2]
					canTxData[3] = 0x68;	//	Date code
 8000b72:	4b71      	ldr	r3, [pc, #452]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000b74:	2268      	movs	r2, #104	; 0x68
 8000b76:	70da      	strb	r2, [r3, #3]
					canTxData[4] = 0x00;
 8000b78:	4b6f      	ldr	r3, [pc, #444]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	711a      	strb	r2, [r3, #4]
					canTxData[5] = 0x03;	//	software version
 8000b7e:	4b6e      	ldr	r3, [pc, #440]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000b80:	2203      	movs	r2, #3
 8000b82:	715a      	strb	r2, [r3, #5]

					crc = getCRCJBD(canTxData,6);
 8000b84:	2106      	movs	r1, #6
 8000b86:	486c      	ldr	r0, [pc, #432]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000b88:	f7ff fe4c 	bl	8000824 <getCRCJBD>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	81fb      	strh	r3, [r7, #14]
					canTxData[6] = crc >> 8;
 8000b90:	89fb      	ldrh	r3, [r7, #14]
 8000b92:	0a1b      	lsrs	r3, r3, #8
 8000b94:	b29b      	uxth	r3, r3
 8000b96:	b2da      	uxtb	r2, r3
 8000b98:	4b67      	ldr	r3, [pc, #412]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000b9a:	719a      	strb	r2, [r3, #6]
					canTxData[7] = crc & 0xff;
 8000b9c:	89fb      	ldrh	r3, [r7, #14]
 8000b9e:	b2da      	uxtb	r2, r3
 8000ba0:	4b65      	ldr	r3, [pc, #404]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000ba2:	71da      	strb	r2, [r3, #7]

					if( HAL_FDCAN_GetTxFifoFreeLevel(fdcan1h) > 0)
 8000ba4:	4b65      	ldr	r3, [pc, #404]	; (8000d3c <JBD_BMS_Communication+0x49c>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f002 f8d9 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	f000 80b3 	beq.w	8000d1c <JBD_BMS_Communication+0x47c>
						HAL_FDCAN_AddMessageToTxFifoQ(fdcan1h, &TxHeader, canTxData);
 8000bb6:	4b61      	ldr	r3, [pc, #388]	; (8000d3c <JBD_BMS_Communication+0x49c>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a5f      	ldr	r2, [pc, #380]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000bbc:	495d      	ldr	r1, [pc, #372]	; (8000d34 <JBD_BMS_Communication+0x494>)
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f001 ff92 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
					break;
 8000bc4:	e0aa      	b.n	8000d1c <JBD_BMS_Communication+0x47c>

				case 0x104:	//	NTC				-	No of NTC based on Battery
					TxHeader.Identifier = 0x104;
 8000bc6:	4b5b      	ldr	r3, [pc, #364]	; (8000d34 <JBD_BMS_Communication+0x494>)
 8000bc8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000bcc:	601a      	str	r2, [r3, #0]
					TxHeader.DataLength = FDCAN_DLC_BYTES_4;
 8000bce:	4b59      	ldr	r3, [pc, #356]	; (8000d34 <JBD_BMS_Communication+0x494>)
 8000bd0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000bd4:	60da      	str	r2, [r3, #12]
					canTxData[0] = CellCount;	//No of cells
 8000bd6:	4a58      	ldr	r2, [pc, #352]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000bd8:	78fb      	ldrb	r3, [r7, #3]
 8000bda:	7013      	strb	r3, [r2, #0]
					canTxData[1] = 0x04;	//	No of NTC
 8000bdc:	4b56      	ldr	r3, [pc, #344]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000bde:	2204      	movs	r2, #4
 8000be0:	705a      	strb	r2, [r3, #1]

					crc = getCRCJBD(canTxData,2);
 8000be2:	2102      	movs	r1, #2
 8000be4:	4854      	ldr	r0, [pc, #336]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000be6:	f7ff fe1d 	bl	8000824 <getCRCJBD>
 8000bea:	4603      	mov	r3, r0
 8000bec:	81fb      	strh	r3, [r7, #14]
					canTxData[2] = crc >> 8;
 8000bee:	89fb      	ldrh	r3, [r7, #14]
 8000bf0:	0a1b      	lsrs	r3, r3, #8
 8000bf2:	b29b      	uxth	r3, r3
 8000bf4:	b2da      	uxtb	r2, r3
 8000bf6:	4b50      	ldr	r3, [pc, #320]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000bf8:	709a      	strb	r2, [r3, #2]
					canTxData[3] = crc & 0xff;
 8000bfa:	89fb      	ldrh	r3, [r7, #14]
 8000bfc:	b2da      	uxtb	r2, r3
 8000bfe:	4b4e      	ldr	r3, [pc, #312]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000c00:	70da      	strb	r2, [r3, #3]

					if( HAL_FDCAN_GetTxFifoFreeLevel(fdcan1h) > 0)
 8000c02:	4b4e      	ldr	r3, [pc, #312]	; (8000d3c <JBD_BMS_Communication+0x49c>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4618      	mov	r0, r3
 8000c08:	f002 f8aa 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	f000 8086 	beq.w	8000d20 <JBD_BMS_Communication+0x480>
						HAL_FDCAN_AddMessageToTxFifoQ(fdcan1h, &TxHeader, canTxData);
 8000c14:	4b49      	ldr	r3, [pc, #292]	; (8000d3c <JBD_BMS_Communication+0x49c>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a47      	ldr	r2, [pc, #284]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000c1a:	4946      	ldr	r1, [pc, #280]	; (8000d34 <JBD_BMS_Communication+0x494>)
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f001 ff63 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
					break;
 8000c22:	e07d      	b.n	8000d20 <JBD_BMS_Communication+0x480>

				case 0x105:	//	NTC 1 to 3		-	All 25deg C
					TxHeader.Identifier = 0x105;
 8000c24:	4b43      	ldr	r3, [pc, #268]	; (8000d34 <JBD_BMS_Communication+0x494>)
 8000c26:	f240 1205 	movw	r2, #261	; 0x105
 8000c2a:	601a      	str	r2, [r3, #0]
					TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8000c2c:	4b41      	ldr	r3, [pc, #260]	; (8000d34 <JBD_BMS_Communication+0x494>)
 8000c2e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000c32:	60da      	str	r2, [r3, #12]

					canTxData[0] = 0x0B;
 8000c34:	4b40      	ldr	r3, [pc, #256]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000c36:	220b      	movs	r2, #11
 8000c38:	701a      	strb	r2, [r3, #0]
					canTxData[1] = 0xA4;	//	NTC 1 temperature 25C
 8000c3a:	4b3f      	ldr	r3, [pc, #252]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000c3c:	22a4      	movs	r2, #164	; 0xa4
 8000c3e:	705a      	strb	r2, [r3, #1]
					canTxData[2] = 0x0B;
 8000c40:	4b3d      	ldr	r3, [pc, #244]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000c42:	220b      	movs	r2, #11
 8000c44:	709a      	strb	r2, [r3, #2]
					canTxData[3] = 0xA4;	//	NTC 2 temperature 25C
 8000c46:	4b3c      	ldr	r3, [pc, #240]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000c48:	22a4      	movs	r2, #164	; 0xa4
 8000c4a:	70da      	strb	r2, [r3, #3]
					canTxData[4] = 0x0B;
 8000c4c:	4b3a      	ldr	r3, [pc, #232]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000c4e:	220b      	movs	r2, #11
 8000c50:	711a      	strb	r2, [r3, #4]
					canTxData[5] = 0xA4;	//	NTC 3 temperature 25C
 8000c52:	4b39      	ldr	r3, [pc, #228]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000c54:	22a4      	movs	r2, #164	; 0xa4
 8000c56:	715a      	strb	r2, [r3, #5]

					crc = getCRCJBD(canTxData,6);
 8000c58:	2106      	movs	r1, #6
 8000c5a:	4837      	ldr	r0, [pc, #220]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000c5c:	f7ff fde2 	bl	8000824 <getCRCJBD>
 8000c60:	4603      	mov	r3, r0
 8000c62:	81fb      	strh	r3, [r7, #14]
					canTxData[6] = crc >> 8;
 8000c64:	89fb      	ldrh	r3, [r7, #14]
 8000c66:	0a1b      	lsrs	r3, r3, #8
 8000c68:	b29b      	uxth	r3, r3
 8000c6a:	b2da      	uxtb	r2, r3
 8000c6c:	4b32      	ldr	r3, [pc, #200]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000c6e:	719a      	strb	r2, [r3, #6]
					canTxData[7] = crc & 0xff;
 8000c70:	89fb      	ldrh	r3, [r7, #14]
 8000c72:	b2da      	uxtb	r2, r3
 8000c74:	4b30      	ldr	r3, [pc, #192]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000c76:	71da      	strb	r2, [r3, #7]

					if( HAL_FDCAN_GetTxFifoFreeLevel(fdcan1h) > 0)
 8000c78:	4b30      	ldr	r3, [pc, #192]	; (8000d3c <JBD_BMS_Communication+0x49c>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f002 f86f 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d04d      	beq.n	8000d24 <JBD_BMS_Communication+0x484>
						HAL_FDCAN_AddMessageToTxFifoQ(fdcan1h, &TxHeader, canTxData);
 8000c88:	4b2c      	ldr	r3, [pc, #176]	; (8000d3c <JBD_BMS_Communication+0x49c>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a2a      	ldr	r2, [pc, #168]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000c8e:	4929      	ldr	r1, [pc, #164]	; (8000d34 <JBD_BMS_Communication+0x494>)
 8000c90:	4618      	mov	r0, r3
 8000c92:	f001 ff29 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
					break;
 8000c96:	e045      	b.n	8000d24 <JBD_BMS_Communication+0x484>

				case 0x106:	//	NTC 4 to 6		-	All 25deg C
					TxHeader.Identifier = 0x106;
 8000c98:	4b26      	ldr	r3, [pc, #152]	; (8000d34 <JBD_BMS_Communication+0x494>)
 8000c9a:	f44f 7283 	mov.w	r2, #262	; 0x106
 8000c9e:	601a      	str	r2, [r3, #0]
					TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8000ca0:	4b24      	ldr	r3, [pc, #144]	; (8000d34 <JBD_BMS_Communication+0x494>)
 8000ca2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000ca6:	60da      	str	r2, [r3, #12]

					canTxData[0] = 0x0B;
 8000ca8:	4b23      	ldr	r3, [pc, #140]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000caa:	220b      	movs	r2, #11
 8000cac:	701a      	strb	r2, [r3, #0]
					canTxData[1] = 0xA4;	//	NTC 4 temperature 25C
 8000cae:	4b22      	ldr	r3, [pc, #136]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000cb0:	22a4      	movs	r2, #164	; 0xa4
 8000cb2:	705a      	strb	r2, [r3, #1]
					canTxData[2] = 0x0B;
 8000cb4:	4b20      	ldr	r3, [pc, #128]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000cb6:	220b      	movs	r2, #11
 8000cb8:	709a      	strb	r2, [r3, #2]
					canTxData[3] = 0xA4;	//	NTC 5 temperature 25C
 8000cba:	4b1f      	ldr	r3, [pc, #124]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000cbc:	22a4      	movs	r2, #164	; 0xa4
 8000cbe:	70da      	strb	r2, [r3, #3]
					canTxData[4] = 0x0B;
 8000cc0:	4b1d      	ldr	r3, [pc, #116]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000cc2:	220b      	movs	r2, #11
 8000cc4:	711a      	strb	r2, [r3, #4]
					canTxData[5] = 0xA4;	//	NTC 6 temperature 25C
 8000cc6:	4b1c      	ldr	r3, [pc, #112]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000cc8:	22a4      	movs	r2, #164	; 0xa4
 8000cca:	715a      	strb	r2, [r3, #5]

					crc = getCRCJBD(canTxData,6);
 8000ccc:	2106      	movs	r1, #6
 8000cce:	481a      	ldr	r0, [pc, #104]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000cd0:	f7ff fda8 	bl	8000824 <getCRCJBD>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	81fb      	strh	r3, [r7, #14]
					canTxData[6] = crc >> 8;
 8000cd8:	89fb      	ldrh	r3, [r7, #14]
 8000cda:	0a1b      	lsrs	r3, r3, #8
 8000cdc:	b29b      	uxth	r3, r3
 8000cde:	b2da      	uxtb	r2, r3
 8000ce0:	4b15      	ldr	r3, [pc, #84]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000ce2:	719a      	strb	r2, [r3, #6]
					canTxData[7] = crc & 0xff;
 8000ce4:	89fb      	ldrh	r3, [r7, #14]
 8000ce6:	b2da      	uxtb	r2, r3
 8000ce8:	4b13      	ldr	r3, [pc, #76]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000cea:	71da      	strb	r2, [r3, #7]

					if( HAL_FDCAN_GetTxFifoFreeLevel(fdcan1h) > 0)
 8000cec:	4b13      	ldr	r3, [pc, #76]	; (8000d3c <JBD_BMS_Communication+0x49c>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f002 f835 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d015      	beq.n	8000d28 <JBD_BMS_Communication+0x488>
						HAL_FDCAN_AddMessageToTxFifoQ(fdcan1h, &TxHeader, canTxData);
 8000cfc:	4b0f      	ldr	r3, [pc, #60]	; (8000d3c <JBD_BMS_Communication+0x49c>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a0d      	ldr	r2, [pc, #52]	; (8000d38 <JBD_BMS_Communication+0x498>)
 8000d02:	490c      	ldr	r1, [pc, #48]	; (8000d34 <JBD_BMS_Communication+0x494>)
 8000d04:	4618      	mov	r0, r3
 8000d06:	f001 feef 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
					break;
 8000d0a:	e00d      	b.n	8000d28 <JBD_BMS_Communication+0x488>
			}
		}
 8000d0c:	bf00      	nop
 8000d0e:	e00c      	b.n	8000d2a <JBD_BMS_Communication+0x48a>
					break;
 8000d10:	bf00      	nop
 8000d12:	e00a      	b.n	8000d2a <JBD_BMS_Communication+0x48a>
					break;
 8000d14:	bf00      	nop
 8000d16:	e008      	b.n	8000d2a <JBD_BMS_Communication+0x48a>
					break;
 8000d18:	bf00      	nop
 8000d1a:	e006      	b.n	8000d2a <JBD_BMS_Communication+0x48a>
					break;
 8000d1c:	bf00      	nop
 8000d1e:	e004      	b.n	8000d2a <JBD_BMS_Communication+0x48a>
					break;
 8000d20:	bf00      	nop
 8000d22:	e002      	b.n	8000d2a <JBD_BMS_Communication+0x48a>
					break;
 8000d24:	bf00      	nop
 8000d26:	e000      	b.n	8000d2a <JBD_BMS_Communication+0x48a>
					break;
 8000d28:	bf00      	nop
	}
}
 8000d2a:	bf00      	nop
 8000d2c:	3710      	adds	r7, #16
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	2000002c 	.word	0x2000002c
 8000d38:	20000050 	.word	0x20000050
 8000d3c:	20000088 	.word	0x20000088

08000d40 <DALY_BMS_Communication>:
FDCAN_HandleTypeDef* DALY_fdcan1h;

//uint32_t   bmsResponse	;

void DALY_BMS_Communication(FDCAN_HandleTypeDef* hf, uint8_t CellCount)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
 8000d48:	460b      	mov	r3, r1
 8000d4a:	70fb      	strb	r3, [r7, #3]
	DALY_fdcan1h = hf;
 8000d4c:	4ab2      	ldr	r2, [pc, #712]	; (8001018 <DALY_BMS_Communication+0x2d8>)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	6013      	str	r3, [r2, #0]
	//uint16_t crc = 0;
	//check_t = CellCount;
	DALY_TxHeader.IdType         = FDCAN_EXTENDED_ID;
 8000d52:	4bb2      	ldr	r3, [pc, #712]	; (800101c <DALY_BMS_Communication+0x2dc>)
 8000d54:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d58:	605a      	str	r2, [r3, #4]
	DALY_TxHeader.TxFrameType    = FDCAN_DATA_FRAME;
 8000d5a:	4bb0      	ldr	r3, [pc, #704]	; (800101c <DALY_BMS_Communication+0x2dc>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	609a      	str	r2, [r3, #8]
	DALY_TxHeader.DataLength     = FDCAN_DLC_BYTES_8;
 8000d60:	4bae      	ldr	r3, [pc, #696]	; (800101c <DALY_BMS_Communication+0x2dc>)
 8000d62:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000d66:	60da      	str	r2, [r3, #12]
	DALY_TxHeader.FDFormat	     = FDCAN_CLASSIC_CAN;
 8000d68:	4bac      	ldr	r3, [pc, #688]	; (800101c <DALY_BMS_Communication+0x2dc>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	619a      	str	r2, [r3, #24]

	if(HAL_FDCAN_GetRxFifoFillLevel(DALY_fdcan1h, FDCAN_RX_FIFO0) > 0)
 8000d6e:	4baa      	ldr	r3, [pc, #680]	; (8001018 <DALY_BMS_Communication+0x2d8>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	2140      	movs	r1, #64	; 0x40
 8000d74:	4618      	mov	r0, r3
 8000d76:	f001 ffd5 	bl	8002d24 <HAL_FDCAN_GetRxFifoFillLevel>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	f000 82bd 	beq.w	80012fc <DALY_BMS_Communication+0x5bc>
	{
		HAL_FDCAN_GetRxMessage(DALY_fdcan1h,FDCAN_RX_FIFO0,&DALY_RxHeader,DALY_canTxData);
 8000d82:	4ba5      	ldr	r3, [pc, #660]	; (8001018 <DALY_BMS_Communication+0x2d8>)
 8000d84:	6818      	ldr	r0, [r3, #0]
 8000d86:	4ba6      	ldr	r3, [pc, #664]	; (8001020 <DALY_BMS_Communication+0x2e0>)
 8000d88:	4aa6      	ldr	r2, [pc, #664]	; (8001024 <DALY_BMS_Communication+0x2e4>)
 8000d8a:	2140      	movs	r1, #64	; 0x40
 8000d8c:	f001 fef0 	bl	8002b70 <HAL_FDCAN_GetRxMessage>

		HAL_GPIO_TogglePin(LED_GPIO_Port,LED_Pin);
 8000d90:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d94:	48a4      	ldr	r0, [pc, #656]	; (8001028 <DALY_BMS_Communication+0x2e8>)
 8000d96:	f002 fa79 	bl	800328c <HAL_GPIO_TogglePin>

		if(	(DALY_RxHeader.IdType == FDCAN_EXTENDED_ID)&&
 8000d9a:	4ba2      	ldr	r3, [pc, #648]	; (8001024 <DALY_BMS_Communication+0x2e4>)
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000da2:	f040 82ab 	bne.w	80012fc <DALY_BMS_Communication+0x5bc>
			(DALY_RxHeader.RxFrameType == FDCAN_DATA_FRAME)&&
 8000da6:	4b9f      	ldr	r3, [pc, #636]	; (8001024 <DALY_BMS_Communication+0x2e4>)
 8000da8:	689b      	ldr	r3, [r3, #8]
		if(	(DALY_RxHeader.IdType == FDCAN_EXTENDED_ID)&&
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	f040 82a6 	bne.w	80012fc <DALY_BMS_Communication+0x5bc>
			(DALY_RxHeader.FDFormat == FDCAN_CLASSIC_CAN))
 8000db0:	4b9c      	ldr	r3, [pc, #624]	; (8001024 <DALY_BMS_Communication+0x2e4>)
 8000db2:	699b      	ldr	r3, [r3, #24]
			(DALY_RxHeader.RxFrameType == FDCAN_DATA_FRAME)&&
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	f040 82a1 	bne.w	80012fc <DALY_BMS_Communication+0x5bc>
			//Below three lines to see what we are getting through bmsResponse variable
//			uint32_t canRxID = DALY_RxHeader.Identifier;
//			canRxID = canRxID & 0x00FF0000;
//			bmsResponse = canRxID>>16;

			switch(DALY_RxHeader.Identifier)
 8000dba:	4b9a      	ldr	r3, [pc, #616]	; (8001024 <DALY_BMS_Communication+0x2e4>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4a9b      	ldr	r2, [pc, #620]	; (800102c <DALY_BMS_Communication+0x2ec>)
 8000dc0:	4293      	cmp	r3, r2
 8000dc2:	f000 80f3 	beq.w	8000fac <DALY_BMS_Communication+0x26c>
 8000dc6:	4a99      	ldr	r2, [pc, #612]	; (800102c <DALY_BMS_Communication+0x2ec>)
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	f200 82be 	bhi.w	800134a <DALY_BMS_Communication+0x60a>
 8000dce:	4a98      	ldr	r2, [pc, #608]	; (8001030 <DALY_BMS_Communication+0x2f0>)
 8000dd0:	4293      	cmp	r3, r2
 8000dd2:	f000 8175 	beq.w	80010c0 <DALY_BMS_Communication+0x380>
 8000dd6:	4a96      	ldr	r2, [pc, #600]	; (8001030 <DALY_BMS_Communication+0x2f0>)
 8000dd8:	4293      	cmp	r3, r2
 8000dda:	f200 82b6 	bhi.w	800134a <DALY_BMS_Communication+0x60a>
 8000dde:	4a95      	ldr	r2, [pc, #596]	; (8001034 <DALY_BMS_Communication+0x2f4>)
 8000de0:	4293      	cmp	r3, r2
 8000de2:	f000 813d 	beq.w	8001060 <DALY_BMS_Communication+0x320>
 8000de6:	4a93      	ldr	r2, [pc, #588]	; (8001034 <DALY_BMS_Communication+0x2f4>)
 8000de8:	4293      	cmp	r3, r2
 8000dea:	f200 82ae 	bhi.w	800134a <DALY_BMS_Communication+0x60a>
 8000dee:	4a92      	ldr	r2, [pc, #584]	; (8001038 <DALY_BMS_Communication+0x2f8>)
 8000df0:	4293      	cmp	r3, r2
 8000df2:	f000 8195 	beq.w	8001120 <DALY_BMS_Communication+0x3e0>
 8000df6:	4a90      	ldr	r2, [pc, #576]	; (8001038 <DALY_BMS_Communication+0x2f8>)
 8000df8:	4293      	cmp	r3, r2
 8000dfa:	f200 82a6 	bhi.w	800134a <DALY_BMS_Communication+0x60a>
 8000dfe:	4a8f      	ldr	r2, [pc, #572]	; (800103c <DALY_BMS_Communication+0x2fc>)
 8000e00:	4293      	cmp	r3, r2
 8000e02:	f000 81ed 	beq.w	80011e0 <DALY_BMS_Communication+0x4a0>
 8000e06:	4a8d      	ldr	r2, [pc, #564]	; (800103c <DALY_BMS_Communication+0x2fc>)
 8000e08:	4293      	cmp	r3, r2
 8000e0a:	f200 829e 	bhi.w	800134a <DALY_BMS_Communication+0x60a>
 8000e0e:	4a8c      	ldr	r2, [pc, #560]	; (8001040 <DALY_BMS_Communication+0x300>)
 8000e10:	4293      	cmp	r3, r2
 8000e12:	f000 81b5 	beq.w	8001180 <DALY_BMS_Communication+0x440>
 8000e16:	4a8a      	ldr	r2, [pc, #552]	; (8001040 <DALY_BMS_Communication+0x300>)
 8000e18:	4293      	cmp	r3, r2
 8000e1a:	f200 8296 	bhi.w	800134a <DALY_BMS_Communication+0x60a>
 8000e1e:	4a89      	ldr	r2, [pc, #548]	; (8001044 <DALY_BMS_Communication+0x304>)
 8000e20:	4293      	cmp	r3, r2
 8000e22:	d00c      	beq.n	8000e3e <DALY_BMS_Communication+0xfe>
 8000e24:	4a87      	ldr	r2, [pc, #540]	; (8001044 <DALY_BMS_Communication+0x304>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	f200 828f 	bhi.w	800134a <DALY_BMS_Communication+0x60a>
 8000e2c:	4a86      	ldr	r2, [pc, #536]	; (8001048 <DALY_BMS_Communication+0x308>)
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	f000 8206 	beq.w	8001240 <DALY_BMS_Communication+0x500>
 8000e34:	4a85      	ldr	r2, [pc, #532]	; (800104c <DALY_BMS_Communication+0x30c>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	f000 8231 	beq.w	800129e <DALY_BMS_Communication+0x55e>
					break;

			}
		}
	}
}
 8000e3c:	e285      	b.n	800134a <DALY_BMS_Communication+0x60a>
					DALY_TxHeader.Identifier = 0x18904001;
 8000e3e:	4b77      	ldr	r3, [pc, #476]	; (800101c <DALY_BMS_Communication+0x2dc>)
 8000e40:	4a83      	ldr	r2, [pc, #524]	; (8001050 <DALY_BMS_Communication+0x310>)
 8000e42:	601a      	str	r2, [r3, #0]
					DALY_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8000e44:	4b75      	ldr	r3, [pc, #468]	; (800101c <DALY_BMS_Communication+0x2dc>)
 8000e46:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000e4a:	60da      	str	r2, [r3, #12]
					DALY_canTxData[0] = ((uint16_t)((float)CellCount*3.25*10) >> 8);
 8000e4c:	78fb      	ldrb	r3, [r7, #3]
 8000e4e:	ee07 3a90 	vmov	s15, r3
 8000e52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e56:	ee17 0a90 	vmov	r0, s15
 8000e5a:	f7ff fc6b 	bl	8000734 <__aeabi_f2d>
 8000e5e:	f04f 0200 	mov.w	r2, #0
 8000e62:	4b7c      	ldr	r3, [pc, #496]	; (8001054 <DALY_BMS_Communication+0x314>)
 8000e64:	f7ff f9d8 	bl	8000218 <__aeabi_dmul>
 8000e68:	4602      	mov	r2, r0
 8000e6a:	460b      	mov	r3, r1
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	4619      	mov	r1, r3
 8000e70:	f04f 0200 	mov.w	r2, #0
 8000e74:	4b78      	ldr	r3, [pc, #480]	; (8001058 <DALY_BMS_Communication+0x318>)
 8000e76:	f7ff f9cf 	bl	8000218 <__aeabi_dmul>
 8000e7a:	4602      	mov	r2, r0
 8000e7c:	460b      	mov	r3, r1
 8000e7e:	4610      	mov	r0, r2
 8000e80:	4619      	mov	r1, r3
 8000e82:	f7ff fcaf 	bl	80007e4 <__aeabi_d2uiz>
 8000e86:	4603      	mov	r3, r0
 8000e88:	b29b      	uxth	r3, r3
 8000e8a:	0a1b      	lsrs	r3, r3, #8
 8000e8c:	b29b      	uxth	r3, r3
 8000e8e:	b2da      	uxtb	r2, r3
 8000e90:	4b63      	ldr	r3, [pc, #396]	; (8001020 <DALY_BMS_Communication+0x2e0>)
 8000e92:	701a      	strb	r2, [r3, #0]
					DALY_canTxData[1] = ((uint16_t)((float)CellCount*3.25*10) & 0xff);
 8000e94:	78fb      	ldrb	r3, [r7, #3]
 8000e96:	ee07 3a90 	vmov	s15, r3
 8000e9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e9e:	ee17 0a90 	vmov	r0, s15
 8000ea2:	f7ff fc47 	bl	8000734 <__aeabi_f2d>
 8000ea6:	f04f 0200 	mov.w	r2, #0
 8000eaa:	4b6a      	ldr	r3, [pc, #424]	; (8001054 <DALY_BMS_Communication+0x314>)
 8000eac:	f7ff f9b4 	bl	8000218 <__aeabi_dmul>
 8000eb0:	4602      	mov	r2, r0
 8000eb2:	460b      	mov	r3, r1
 8000eb4:	4610      	mov	r0, r2
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	f04f 0200 	mov.w	r2, #0
 8000ebc:	4b66      	ldr	r3, [pc, #408]	; (8001058 <DALY_BMS_Communication+0x318>)
 8000ebe:	f7ff f9ab 	bl	8000218 <__aeabi_dmul>
 8000ec2:	4602      	mov	r2, r0
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	4610      	mov	r0, r2
 8000ec8:	4619      	mov	r1, r3
 8000eca:	f7ff fc8b 	bl	80007e4 <__aeabi_d2uiz>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	b29b      	uxth	r3, r3
 8000ed2:	b2da      	uxtb	r2, r3
 8000ed4:	4b52      	ldr	r3, [pc, #328]	; (8001020 <DALY_BMS_Communication+0x2e0>)
 8000ed6:	705a      	strb	r2, [r3, #1]
					DALY_canTxData[2] = ((uint16_t)((float)CellCount*3.19*10) >> 8);//0x01;
 8000ed8:	78fb      	ldrb	r3, [r7, #3]
 8000eda:	ee07 3a90 	vmov	s15, r3
 8000ede:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ee2:	ee17 0a90 	vmov	r0, s15
 8000ee6:	f7ff fc25 	bl	8000734 <__aeabi_f2d>
 8000eea:	a349      	add	r3, pc, #292	; (adr r3, 8001010 <DALY_BMS_Communication+0x2d0>)
 8000eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ef0:	f7ff f992 	bl	8000218 <__aeabi_dmul>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	460b      	mov	r3, r1
 8000ef8:	4610      	mov	r0, r2
 8000efa:	4619      	mov	r1, r3
 8000efc:	f04f 0200 	mov.w	r2, #0
 8000f00:	4b55      	ldr	r3, [pc, #340]	; (8001058 <DALY_BMS_Communication+0x318>)
 8000f02:	f7ff f989 	bl	8000218 <__aeabi_dmul>
 8000f06:	4602      	mov	r2, r0
 8000f08:	460b      	mov	r3, r1
 8000f0a:	4610      	mov	r0, r2
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	f7ff fc69 	bl	80007e4 <__aeabi_d2uiz>
 8000f12:	4603      	mov	r3, r0
 8000f14:	b29b      	uxth	r3, r3
 8000f16:	0a1b      	lsrs	r3, r3, #8
 8000f18:	b29b      	uxth	r3, r3
 8000f1a:	b2da      	uxtb	r2, r3
 8000f1c:	4b40      	ldr	r3, [pc, #256]	; (8001020 <DALY_BMS_Communication+0x2e0>)
 8000f1e:	709a      	strb	r2, [r3, #2]
					DALY_canTxData[3] = ((uint16_t)((float)CellCount*3.19*10) & 0xff);//0xEA;
 8000f20:	78fb      	ldrb	r3, [r7, #3]
 8000f22:	ee07 3a90 	vmov	s15, r3
 8000f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f2a:	ee17 0a90 	vmov	r0, s15
 8000f2e:	f7ff fc01 	bl	8000734 <__aeabi_f2d>
 8000f32:	a337      	add	r3, pc, #220	; (adr r3, 8001010 <DALY_BMS_Communication+0x2d0>)
 8000f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f38:	f7ff f96e 	bl	8000218 <__aeabi_dmul>
 8000f3c:	4602      	mov	r2, r0
 8000f3e:	460b      	mov	r3, r1
 8000f40:	4610      	mov	r0, r2
 8000f42:	4619      	mov	r1, r3
 8000f44:	f04f 0200 	mov.w	r2, #0
 8000f48:	4b43      	ldr	r3, [pc, #268]	; (8001058 <DALY_BMS_Communication+0x318>)
 8000f4a:	f7ff f965 	bl	8000218 <__aeabi_dmul>
 8000f4e:	4602      	mov	r2, r0
 8000f50:	460b      	mov	r3, r1
 8000f52:	4610      	mov	r0, r2
 8000f54:	4619      	mov	r1, r3
 8000f56:	f7ff fc45 	bl	80007e4 <__aeabi_d2uiz>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	b2da      	uxtb	r2, r3
 8000f60:	4b2f      	ldr	r3, [pc, #188]	; (8001020 <DALY_BMS_Communication+0x2e0>)
 8000f62:	70da      	strb	r2, [r3, #3]
					uint16_t current_data = (uint16_t)(100+30000); //(((canRxData[4] << 8) | (canRxData[5] & 0xFF))-30000)*10;
 8000f64:	f247 5394 	movw	r3, #30100	; 0x7594
 8000f68:	81fb      	strh	r3, [r7, #14]
					DALY_canTxData[4] = (uint8_t)(current_data >> 8) ;
 8000f6a:	89fb      	ldrh	r3, [r7, #14]
 8000f6c:	0a1b      	lsrs	r3, r3, #8
 8000f6e:	b29b      	uxth	r3, r3
 8000f70:	b2da      	uxtb	r2, r3
 8000f72:	4b2b      	ldr	r3, [pc, #172]	; (8001020 <DALY_BMS_Communication+0x2e0>)
 8000f74:	711a      	strb	r2, [r3, #4]
					DALY_canTxData[5] = (uint8_t)(current_data & 0xFF);
 8000f76:	89fb      	ldrh	r3, [r7, #14]
 8000f78:	b2da      	uxtb	r2, r3
 8000f7a:	4b29      	ldr	r3, [pc, #164]	; (8001020 <DALY_BMS_Communication+0x2e0>)
 8000f7c:	715a      	strb	r2, [r3, #5]
					DALY_canTxData[6] = 0x02;//0x03;
 8000f7e:	4b28      	ldr	r3, [pc, #160]	; (8001020 <DALY_BMS_Communication+0x2e0>)
 8000f80:	2202      	movs	r2, #2
 8000f82:	719a      	strb	r2, [r3, #6]
					DALY_canTxData[7] = 0xEE;//0xDE;
 8000f84:	4b26      	ldr	r3, [pc, #152]	; (8001020 <DALY_BMS_Communication+0x2e0>)
 8000f86:	22ee      	movs	r2, #238	; 0xee
 8000f88:	71da      	strb	r2, [r3, #7]
					if( HAL_FDCAN_GetTxFifoFreeLevel(DALY_fdcan1h) > 0)
 8000f8a:	4b23      	ldr	r3, [pc, #140]	; (8001018 <DALY_BMS_Communication+0x2d8>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f001 fee6 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	f000 81b2 	beq.w	8001300 <DALY_BMS_Communication+0x5c0>
						HAL_FDCAN_AddMessageToTxFifoQ(DALY_fdcan1h, &DALY_TxHeader, DALY_canTxData);
 8000f9c:	4b1e      	ldr	r3, [pc, #120]	; (8001018 <DALY_BMS_Communication+0x2d8>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a1f      	ldr	r2, [pc, #124]	; (8001020 <DALY_BMS_Communication+0x2e0>)
 8000fa2:	491e      	ldr	r1, [pc, #120]	; (800101c <DALY_BMS_Communication+0x2dc>)
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f001 fd9f 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
					break;
 8000faa:	e1a9      	b.n	8001300 <DALY_BMS_Communication+0x5c0>
					DALY_TxHeader.Identifier = 0x18984001;
 8000fac:	4b1b      	ldr	r3, [pc, #108]	; (800101c <DALY_BMS_Communication+0x2dc>)
 8000fae:	4a2b      	ldr	r2, [pc, #172]	; (800105c <DALY_BMS_Communication+0x31c>)
 8000fb0:	601a      	str	r2, [r3, #0]
					DALY_TxHeader.DataLength     = FDCAN_DLC_BYTES_8;
 8000fb2:	4b1a      	ldr	r3, [pc, #104]	; (800101c <DALY_BMS_Communication+0x2dc>)
 8000fb4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000fb8:	60da      	str	r2, [r3, #12]
					DALY_canTxData[0] = 0x00;
 8000fba:	4b19      	ldr	r3, [pc, #100]	; (8001020 <DALY_BMS_Communication+0x2e0>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	701a      	strb	r2, [r3, #0]
					DALY_canTxData[1] = 0x00;	//	10Ah capacity
 8000fc0:	4b17      	ldr	r3, [pc, #92]	; (8001020 <DALY_BMS_Communication+0x2e0>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	705a      	strb	r2, [r3, #1]
					DALY_canTxData[2] = 0x00;
 8000fc6:	4b16      	ldr	r3, [pc, #88]	; (8001020 <DALY_BMS_Communication+0x2e0>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	709a      	strb	r2, [r3, #2]
					DALY_canTxData[3] = 0x00;	//	10 cycles
 8000fcc:	4b14      	ldr	r3, [pc, #80]	; (8001020 <DALY_BMS_Communication+0x2e0>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	70da      	strb	r2, [r3, #3]
					DALY_canTxData[4] = 0x00;
 8000fd2:	4b13      	ldr	r3, [pc, #76]	; (8001020 <DALY_BMS_Communication+0x2e0>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	711a      	strb	r2, [r3, #4]
					DALY_canTxData[5] = 0x00;	//	75% SOC
 8000fd8:	4b11      	ldr	r3, [pc, #68]	; (8001020 <DALY_BMS_Communication+0x2e0>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	715a      	strb	r2, [r3, #5]
					DALY_canTxData[6] = 0x00;
 8000fde:	4b10      	ldr	r3, [pc, #64]	; (8001020 <DALY_BMS_Communication+0x2e0>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	719a      	strb	r2, [r3, #6]
					DALY_canTxData[7] = 0x00;
 8000fe4:	4b0e      	ldr	r3, [pc, #56]	; (8001020 <DALY_BMS_Communication+0x2e0>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	71da      	strb	r2, [r3, #7]
					if( HAL_FDCAN_GetTxFifoFreeLevel(DALY_fdcan1h) > 0)
 8000fea:	4b0b      	ldr	r3, [pc, #44]	; (8001018 <DALY_BMS_Communication+0x2d8>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f001 feb6 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	f000 8184 	beq.w	8001304 <DALY_BMS_Communication+0x5c4>
						HAL_FDCAN_AddMessageToTxFifoQ(DALY_fdcan1h, &DALY_TxHeader, DALY_canTxData);
 8000ffc:	4b06      	ldr	r3, [pc, #24]	; (8001018 <DALY_BMS_Communication+0x2d8>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a07      	ldr	r2, [pc, #28]	; (8001020 <DALY_BMS_Communication+0x2e0>)
 8001002:	4906      	ldr	r1, [pc, #24]	; (800101c <DALY_BMS_Communication+0x2dc>)
 8001004:	4618      	mov	r0, r3
 8001006:	f001 fd6f 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
					break;
 800100a:	e17b      	b.n	8001304 <DALY_BMS_Communication+0x5c4>
 800100c:	f3af 8000 	nop.w
 8001010:	b851eb85 	.word	0xb851eb85
 8001014:	4009851e 	.word	0x4009851e
 8001018:	200000e0 	.word	0x200000e0
 800101c:	2000008c 	.word	0x2000008c
 8001020:	200000b0 	.word	0x200000b0
 8001024:	200000b8 	.word	0x200000b8
 8001028:	48000400 	.word	0x48000400
 800102c:	18980140 	.word	0x18980140
 8001030:	18960140 	.word	0x18960140
 8001034:	18940140 	.word	0x18940140
 8001038:	18930140 	.word	0x18930140
 800103c:	18920140 	.word	0x18920140
 8001040:	18910140 	.word	0x18910140
 8001044:	18900140 	.word	0x18900140
 8001048:	12104090 	.word	0x12104090
 800104c:	12114090 	.word	0x12114090
 8001050:	18904001 	.word	0x18904001
 8001054:	400a0000 	.word	0x400a0000
 8001058:	40240000 	.word	0x40240000
 800105c:	18984001 	.word	0x18984001
					DALY_TxHeader.Identifier = 0x18944001;
 8001060:	4bad      	ldr	r3, [pc, #692]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 8001062:	4aae      	ldr	r2, [pc, #696]	; (800131c <DALY_BMS_Communication+0x5dc>)
 8001064:	601a      	str	r2, [r3, #0]
					DALY_TxHeader.DataLength     = FDCAN_DLC_BYTES_8;
 8001066:	4bac      	ldr	r3, [pc, #688]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 8001068:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800106c:	60da      	str	r2, [r3, #12]
					DALY_canTxData[0] = 0x0F;
 800106e:	4bac      	ldr	r3, [pc, #688]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001070:	220f      	movs	r2, #15
 8001072:	701a      	strb	r2, [r3, #0]
					DALY_canTxData[1] = 0x05;	//	Balancing off cell  1~16
 8001074:	4baa      	ldr	r3, [pc, #680]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001076:	2205      	movs	r2, #5
 8001078:	705a      	strb	r2, [r3, #1]
					DALY_canTxData[2] = 0x00;
 800107a:	4ba9      	ldr	r3, [pc, #676]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 800107c:	2200      	movs	r2, #0
 800107e:	709a      	strb	r2, [r3, #2]
					DALY_canTxData[3] = 0x00;	//	Balancing off cell 17~32
 8001080:	4ba7      	ldr	r3, [pc, #668]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001082:	2200      	movs	r2, #0
 8001084:	70da      	strb	r2, [r3, #3]
					DALY_canTxData[4] = 0x00;
 8001086:	4ba6      	ldr	r3, [pc, #664]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001088:	2200      	movs	r2, #0
 800108a:	711a      	strb	r2, [r3, #4]
					DALY_canTxData[5] = 0x00;	//	No Trip on protections
 800108c:	4ba4      	ldr	r3, [pc, #656]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 800108e:	2200      	movs	r2, #0
 8001090:	715a      	strb	r2, [r3, #5]
					DALY_canTxData[6] = 0x00;
 8001092:	4ba3      	ldr	r3, [pc, #652]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001094:	2200      	movs	r2, #0
 8001096:	719a      	strb	r2, [r3, #6]
					DALY_canTxData[7] = 0x00;
 8001098:	4ba1      	ldr	r3, [pc, #644]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 800109a:	2200      	movs	r2, #0
 800109c:	71da      	strb	r2, [r3, #7]
					if( HAL_FDCAN_GetTxFifoFreeLevel(DALY_fdcan1h) > 0)
 800109e:	4ba1      	ldr	r3, [pc, #644]	; (8001324 <DALY_BMS_Communication+0x5e4>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f001 fe5c 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	f000 812c 	beq.w	8001308 <DALY_BMS_Communication+0x5c8>
						HAL_FDCAN_AddMessageToTxFifoQ(DALY_fdcan1h, &DALY_TxHeader, DALY_canTxData);
 80010b0:	4b9c      	ldr	r3, [pc, #624]	; (8001324 <DALY_BMS_Communication+0x5e4>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a9a      	ldr	r2, [pc, #616]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80010b6:	4998      	ldr	r1, [pc, #608]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 80010b8:	4618      	mov	r0, r3
 80010ba:	f001 fd15 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
					break;
 80010be:	e123      	b.n	8001308 <DALY_BMS_Communication+0x5c8>
					DALY_TxHeader.Identifier = 0x18964001;
 80010c0:	4b95      	ldr	r3, [pc, #596]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 80010c2:	4a99      	ldr	r2, [pc, #612]	; (8001328 <DALY_BMS_Communication+0x5e8>)
 80010c4:	601a      	str	r2, [r3, #0]
					DALY_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80010c6:	4b94      	ldr	r3, [pc, #592]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 80010c8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80010cc:	60da      	str	r2, [r3, #12]
					DALY_canTxData[0] = 0x01;
 80010ce:	4b94      	ldr	r3, [pc, #592]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80010d0:	2201      	movs	r2, #1
 80010d2:	701a      	strb	r2, [r3, #0]
					DALY_canTxData[1] = 0x3C;	//	Charge and Discharge MOS on
 80010d4:	4b92      	ldr	r3, [pc, #584]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80010d6:	223c      	movs	r2, #60	; 0x3c
 80010d8:	705a      	strb	r2, [r3, #1]
					DALY_canTxData[2] = 0x3D;
 80010da:	4b91      	ldr	r3, [pc, #580]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80010dc:	223d      	movs	r2, #61	; 0x3d
 80010de:	709a      	strb	r2, [r3, #2]
					DALY_canTxData[3] = 0x3E;	//	Date code
 80010e0:	4b8f      	ldr	r3, [pc, #572]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80010e2:	223e      	movs	r2, #62	; 0x3e
 80010e4:	70da      	strb	r2, [r3, #3]
					DALY_canTxData[4] = 0x3F;
 80010e6:	4b8e      	ldr	r3, [pc, #568]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80010e8:	223f      	movs	r2, #63	; 0x3f
 80010ea:	711a      	strb	r2, [r3, #4]
					DALY_canTxData[5] = 0x2F;	//	software version
 80010ec:	4b8c      	ldr	r3, [pc, #560]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80010ee:	222f      	movs	r2, #47	; 0x2f
 80010f0:	715a      	strb	r2, [r3, #5]
					DALY_canTxData[6] = 0x2E;
 80010f2:	4b8b      	ldr	r3, [pc, #556]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80010f4:	222e      	movs	r2, #46	; 0x2e
 80010f6:	719a      	strb	r2, [r3, #6]
					DALY_canTxData[7] = 0x2D;
 80010f8:	4b89      	ldr	r3, [pc, #548]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80010fa:	222d      	movs	r2, #45	; 0x2d
 80010fc:	71da      	strb	r2, [r3, #7]
					if( HAL_FDCAN_GetTxFifoFreeLevel(DALY_fdcan1h) > 0)
 80010fe:	4b89      	ldr	r3, [pc, #548]	; (8001324 <DALY_BMS_Communication+0x5e4>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4618      	mov	r0, r3
 8001104:	f001 fe2c 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	f000 80fe 	beq.w	800130c <DALY_BMS_Communication+0x5cc>
						HAL_FDCAN_AddMessageToTxFifoQ(DALY_fdcan1h, &DALY_TxHeader, DALY_canTxData);
 8001110:	4b84      	ldr	r3, [pc, #528]	; (8001324 <DALY_BMS_Communication+0x5e4>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a82      	ldr	r2, [pc, #520]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001116:	4980      	ldr	r1, [pc, #512]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 8001118:	4618      	mov	r0, r3
 800111a:	f001 fce5 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
					break;
 800111e:	e0f5      	b.n	800130c <DALY_BMS_Communication+0x5cc>
					DALY_TxHeader.Identifier = 0x18934001;
 8001120:	4b7d      	ldr	r3, [pc, #500]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 8001122:	4a82      	ldr	r2, [pc, #520]	; (800132c <DALY_BMS_Communication+0x5ec>)
 8001124:	601a      	str	r2, [r3, #0]
					DALY_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001126:	4b7c      	ldr	r3, [pc, #496]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 8001128:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800112c:	60da      	str	r2, [r3, #12]
					DALY_canTxData[0] = 0x00;
 800112e:	4b7c      	ldr	r3, [pc, #496]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001130:	2200      	movs	r2, #0
 8001132:	701a      	strb	r2, [r3, #0]
					DALY_canTxData[1] = 0x01;	//	Charge and Discharge MOS on
 8001134:	4b7a      	ldr	r3, [pc, #488]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001136:	2201      	movs	r2, #1
 8001138:	705a      	strb	r2, [r3, #1]
					DALY_canTxData[2] = 0x01;
 800113a:	4b79      	ldr	r3, [pc, #484]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 800113c:	2201      	movs	r2, #1
 800113e:	709a      	strb	r2, [r3, #2]
					DALY_canTxData[3] = 0x00;	//	Date code
 8001140:	4b77      	ldr	r3, [pc, #476]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001142:	2200      	movs	r2, #0
 8001144:	70da      	strb	r2, [r3, #3]
					DALY_canTxData[4] = 0x00;
 8001146:	4b76      	ldr	r3, [pc, #472]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001148:	2200      	movs	r2, #0
 800114a:	711a      	strb	r2, [r3, #4]
					DALY_canTxData[5] = 0x00;	//	software version
 800114c:	4b74      	ldr	r3, [pc, #464]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 800114e:	2200      	movs	r2, #0
 8001150:	715a      	strb	r2, [r3, #5]
					DALY_canTxData[6] = 0x00;
 8001152:	4b73      	ldr	r3, [pc, #460]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001154:	2200      	movs	r2, #0
 8001156:	719a      	strb	r2, [r3, #6]
					DALY_canTxData[7] = 0x00;
 8001158:	4b71      	ldr	r3, [pc, #452]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 800115a:	2200      	movs	r2, #0
 800115c:	71da      	strb	r2, [r3, #7]
					if( HAL_FDCAN_GetTxFifoFreeLevel(DALY_fdcan1h) > 0)
 800115e:	4b71      	ldr	r3, [pc, #452]	; (8001324 <DALY_BMS_Communication+0x5e4>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4618      	mov	r0, r3
 8001164:	f001 fdfc 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	f000 80d0 	beq.w	8001310 <DALY_BMS_Communication+0x5d0>
						HAL_FDCAN_AddMessageToTxFifoQ(DALY_fdcan1h, &DALY_TxHeader, DALY_canTxData);
 8001170:	4b6c      	ldr	r3, [pc, #432]	; (8001324 <DALY_BMS_Communication+0x5e4>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a6a      	ldr	r2, [pc, #424]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001176:	4968      	ldr	r1, [pc, #416]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 8001178:	4618      	mov	r0, r3
 800117a:	f001 fcb5 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
					break;
 800117e:	e0c7      	b.n	8001310 <DALY_BMS_Communication+0x5d0>
					DALY_TxHeader.Identifier = 0x18914001;
 8001180:	4b65      	ldr	r3, [pc, #404]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 8001182:	4a6b      	ldr	r2, [pc, #428]	; (8001330 <DALY_BMS_Communication+0x5f0>)
 8001184:	601a      	str	r2, [r3, #0]
					DALY_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001186:	4b64      	ldr	r3, [pc, #400]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 8001188:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800118c:	60da      	str	r2, [r3, #12]
					DALY_canTxData[0] = 0x0D;
 800118e:	4b64      	ldr	r3, [pc, #400]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001190:	220d      	movs	r2, #13
 8001192:	701a      	strb	r2, [r3, #0]
					DALY_canTxData[1] = 0x20;	//	Charge and Discharge MOS on
 8001194:	4b62      	ldr	r3, [pc, #392]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001196:	2220      	movs	r2, #32
 8001198:	705a      	strb	r2, [r3, #1]
					DALY_canTxData[2] = 0x01;
 800119a:	4b61      	ldr	r3, [pc, #388]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 800119c:	2201      	movs	r2, #1
 800119e:	709a      	strb	r2, [r3, #2]
					DALY_canTxData[3] = 0x0D;	//	Date code
 80011a0:	4b5f      	ldr	r3, [pc, #380]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80011a2:	220d      	movs	r2, #13
 80011a4:	70da      	strb	r2, [r3, #3]
					DALY_canTxData[4] = 0x16;
 80011a6:	4b5e      	ldr	r3, [pc, #376]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80011a8:	2216      	movs	r2, #22
 80011aa:	711a      	strb	r2, [r3, #4]
					DALY_canTxData[5] = 0x00;	//	software version
 80011ac:	4b5c      	ldr	r3, [pc, #368]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	715a      	strb	r2, [r3, #5]
					DALY_canTxData[6] = 0x00;
 80011b2:	4b5b      	ldr	r3, [pc, #364]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	719a      	strb	r2, [r3, #6]
					DALY_canTxData[7] = 0x00;
 80011b8:	4b59      	ldr	r3, [pc, #356]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	71da      	strb	r2, [r3, #7]
					if( HAL_FDCAN_GetTxFifoFreeLevel(DALY_fdcan1h) > 0)
 80011be:	4b59      	ldr	r3, [pc, #356]	; (8001324 <DALY_BMS_Communication+0x5e4>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4618      	mov	r0, r3
 80011c4:	f001 fdcc 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	f000 80a2 	beq.w	8001314 <DALY_BMS_Communication+0x5d4>
						HAL_FDCAN_AddMessageToTxFifoQ(DALY_fdcan1h, &DALY_TxHeader, DALY_canTxData);
 80011d0:	4b54      	ldr	r3, [pc, #336]	; (8001324 <DALY_BMS_Communication+0x5e4>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a52      	ldr	r2, [pc, #328]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80011d6:	4950      	ldr	r1, [pc, #320]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 80011d8:	4618      	mov	r0, r3
 80011da:	f001 fc85 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
					break;
 80011de:	e099      	b.n	8001314 <DALY_BMS_Communication+0x5d4>
					DALY_TxHeader.Identifier = 0x18924001;
 80011e0:	4b4d      	ldr	r3, [pc, #308]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 80011e2:	4a54      	ldr	r2, [pc, #336]	; (8001334 <DALY_BMS_Communication+0x5f4>)
 80011e4:	601a      	str	r2, [r3, #0]
					DALY_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80011e6:	4b4c      	ldr	r3, [pc, #304]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 80011e8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80011ec:	60da      	str	r2, [r3, #12]
					DALY_canTxData[0] = 0x43;
 80011ee:	4b4c      	ldr	r3, [pc, #304]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80011f0:	2243      	movs	r2, #67	; 0x43
 80011f2:	701a      	strb	r2, [r3, #0]
					DALY_canTxData[1] = 0x20;	//	Charge and Discharge MOS on
 80011f4:	4b4a      	ldr	r3, [pc, #296]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80011f6:	2220      	movs	r2, #32
 80011f8:	705a      	strb	r2, [r3, #1]
					DALY_canTxData[2] = 0x41;
 80011fa:	4b49      	ldr	r3, [pc, #292]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80011fc:	2241      	movs	r2, #65	; 0x41
 80011fe:	709a      	strb	r2, [r3, #2]
					DALY_canTxData[3] = 0x0D;	//	Date code
 8001200:	4b47      	ldr	r3, [pc, #284]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001202:	220d      	movs	r2, #13
 8001204:	70da      	strb	r2, [r3, #3]
					DALY_canTxData[4] = 0x16;
 8001206:	4b46      	ldr	r3, [pc, #280]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001208:	2216      	movs	r2, #22
 800120a:	711a      	strb	r2, [r3, #4]
					DALY_canTxData[5] = 0x00;	//	software version
 800120c:	4b44      	ldr	r3, [pc, #272]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 800120e:	2200      	movs	r2, #0
 8001210:	715a      	strb	r2, [r3, #5]
					DALY_canTxData[6] = 0x00;
 8001212:	4b43      	ldr	r3, [pc, #268]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001214:	2200      	movs	r2, #0
 8001216:	719a      	strb	r2, [r3, #6]
					DALY_canTxData[7] = 0x00;
 8001218:	4b41      	ldr	r3, [pc, #260]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 800121a:	2200      	movs	r2, #0
 800121c:	71da      	strb	r2, [r3, #7]
					if( HAL_FDCAN_GetTxFifoFreeLevel(DALY_fdcan1h) > 0)
 800121e:	4b41      	ldr	r3, [pc, #260]	; (8001324 <DALY_BMS_Communication+0x5e4>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4618      	mov	r0, r3
 8001224:	f001 fd9c 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	f000 8088 	beq.w	8001340 <DALY_BMS_Communication+0x600>
						HAL_FDCAN_AddMessageToTxFifoQ(DALY_fdcan1h, &DALY_TxHeader, DALY_canTxData);
 8001230:	4b3c      	ldr	r3, [pc, #240]	; (8001324 <DALY_BMS_Communication+0x5e4>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a3a      	ldr	r2, [pc, #232]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001236:	4938      	ldr	r1, [pc, #224]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 8001238:	4618      	mov	r0, r3
 800123a:	f001 fc55 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
					break;
 800123e:	e07f      	b.n	8001340 <DALY_BMS_Communication+0x600>
					DALY_TxHeader.Identifier = 0x12109040;
 8001240:	4b35      	ldr	r3, [pc, #212]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 8001242:	4a3d      	ldr	r2, [pc, #244]	; (8001338 <DALY_BMS_Communication+0x5f8>)
 8001244:	601a      	str	r2, [r3, #0]
					DALY_TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 8001246:	4b34      	ldr	r3, [pc, #208]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 8001248:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800124c:	60da      	str	r2, [r3, #12]
					DALY_canTxData[0] = 0x55;
 800124e:	4b34      	ldr	r3, [pc, #208]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001250:	2255      	movs	r2, #85	; 0x55
 8001252:	701a      	strb	r2, [r3, #0]
					DALY_canTxData[1] = 0x00;	//	Charge and Discharge MOS on
 8001254:	4b32      	ldr	r3, [pc, #200]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001256:	2200      	movs	r2, #0
 8001258:	705a      	strb	r2, [r3, #1]
					DALY_canTxData[2] = 0x00;
 800125a:	4b31      	ldr	r3, [pc, #196]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 800125c:	2200      	movs	r2, #0
 800125e:	709a      	strb	r2, [r3, #2]
					DALY_canTxData[3] = 0x00;	//	Date code
 8001260:	4b2f      	ldr	r3, [pc, #188]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001262:	2200      	movs	r2, #0
 8001264:	70da      	strb	r2, [r3, #3]
					DALY_canTxData[4] = 0x00;
 8001266:	4b2e      	ldr	r3, [pc, #184]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001268:	2200      	movs	r2, #0
 800126a:	711a      	strb	r2, [r3, #4]
					DALY_canTxData[5] = 0x00;	//	software version
 800126c:	4b2c      	ldr	r3, [pc, #176]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 800126e:	2200      	movs	r2, #0
 8001270:	715a      	strb	r2, [r3, #5]
					DALY_canTxData[6] = 0x00;
 8001272:	4b2b      	ldr	r3, [pc, #172]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001274:	2200      	movs	r2, #0
 8001276:	719a      	strb	r2, [r3, #6]
					DALY_canTxData[7] = 0x00;
 8001278:	4b29      	ldr	r3, [pc, #164]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 800127a:	2200      	movs	r2, #0
 800127c:	71da      	strb	r2, [r3, #7]
					if( HAL_FDCAN_GetTxFifoFreeLevel(DALY_fdcan1h) > 0)
 800127e:	4b29      	ldr	r3, [pc, #164]	; (8001324 <DALY_BMS_Communication+0x5e4>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4618      	mov	r0, r3
 8001284:	f001 fd6c 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d05a      	beq.n	8001344 <DALY_BMS_Communication+0x604>
						HAL_FDCAN_AddMessageToTxFifoQ(DALY_fdcan1h, &DALY_TxHeader, DALY_canTxData);
 800128e:	4b25      	ldr	r3, [pc, #148]	; (8001324 <DALY_BMS_Communication+0x5e4>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a23      	ldr	r2, [pc, #140]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 8001294:	4920      	ldr	r1, [pc, #128]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 8001296:	4618      	mov	r0, r3
 8001298:	f001 fc26 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
					break;
 800129c:	e052      	b.n	8001344 <DALY_BMS_Communication+0x604>
					DALY_TxHeader.Identifier = 0x12119040;
 800129e:	4b1e      	ldr	r3, [pc, #120]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 80012a0:	4a26      	ldr	r2, [pc, #152]	; (800133c <DALY_BMS_Communication+0x5fc>)
 80012a2:	601a      	str	r2, [r3, #0]
					DALY_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80012a4:	4b1c      	ldr	r3, [pc, #112]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 80012a6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80012aa:	60da      	str	r2, [r3, #12]
					DALY_canTxData[0] = 0x00;
 80012ac:	4b1c      	ldr	r3, [pc, #112]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	701a      	strb	r2, [r3, #0]
					DALY_canTxData[1] = 0x00;	//	Charge and Discharge MOS on
 80012b2:	4b1b      	ldr	r3, [pc, #108]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	705a      	strb	r2, [r3, #1]
					DALY_canTxData[2] = 0x00;
 80012b8:	4b19      	ldr	r3, [pc, #100]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	709a      	strb	r2, [r3, #2]
					DALY_canTxData[3] = 0x64;	//	Date code
 80012be:	4b18      	ldr	r3, [pc, #96]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80012c0:	2264      	movs	r2, #100	; 0x64
 80012c2:	70da      	strb	r2, [r3, #3]
					DALY_canTxData[4] = 0x01;
 80012c4:	4b16      	ldr	r3, [pc, #88]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	711a      	strb	r2, [r3, #4]
					DALY_canTxData[5] = 0x00;	//	software version
 80012ca:	4b15      	ldr	r3, [pc, #84]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	715a      	strb	r2, [r3, #5]
					DALY_canTxData[6] = 0x00;
 80012d0:	4b13      	ldr	r3, [pc, #76]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	719a      	strb	r2, [r3, #6]
					DALY_canTxData[7] = 0x00;
 80012d6:	4b12      	ldr	r3, [pc, #72]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80012d8:	2200      	movs	r2, #0
 80012da:	71da      	strb	r2, [r3, #7]
					if( HAL_FDCAN_GetTxFifoFreeLevel(DALY_fdcan1h) > 0)
 80012dc:	4b11      	ldr	r3, [pc, #68]	; (8001324 <DALY_BMS_Communication+0x5e4>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4618      	mov	r0, r3
 80012e2:	f001 fd3d 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d02d      	beq.n	8001348 <DALY_BMS_Communication+0x608>
						HAL_FDCAN_AddMessageToTxFifoQ(DALY_fdcan1h, &DALY_TxHeader, DALY_canTxData);
 80012ec:	4b0d      	ldr	r3, [pc, #52]	; (8001324 <DALY_BMS_Communication+0x5e4>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a0b      	ldr	r2, [pc, #44]	; (8001320 <DALY_BMS_Communication+0x5e0>)
 80012f2:	4909      	ldr	r1, [pc, #36]	; (8001318 <DALY_BMS_Communication+0x5d8>)
 80012f4:	4618      	mov	r0, r3
 80012f6:	f001 fbf7 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
					break;
 80012fa:	e025      	b.n	8001348 <DALY_BMS_Communication+0x608>
		}
 80012fc:	bf00      	nop
 80012fe:	e024      	b.n	800134a <DALY_BMS_Communication+0x60a>
					break;
 8001300:	bf00      	nop
 8001302:	e022      	b.n	800134a <DALY_BMS_Communication+0x60a>
					break;
 8001304:	bf00      	nop
 8001306:	e020      	b.n	800134a <DALY_BMS_Communication+0x60a>
					break;
 8001308:	bf00      	nop
 800130a:	e01e      	b.n	800134a <DALY_BMS_Communication+0x60a>
					break;
 800130c:	bf00      	nop
 800130e:	e01c      	b.n	800134a <DALY_BMS_Communication+0x60a>
					break;
 8001310:	bf00      	nop
 8001312:	e01a      	b.n	800134a <DALY_BMS_Communication+0x60a>
					break;
 8001314:	bf00      	nop
 8001316:	e018      	b.n	800134a <DALY_BMS_Communication+0x60a>
 8001318:	2000008c 	.word	0x2000008c
 800131c:	18944001 	.word	0x18944001
 8001320:	200000b0 	.word	0x200000b0
 8001324:	200000e0 	.word	0x200000e0
 8001328:	18964001 	.word	0x18964001
 800132c:	18934001 	.word	0x18934001
 8001330:	18914001 	.word	0x18914001
 8001334:	18924001 	.word	0x18924001
 8001338:	12109040 	.word	0x12109040
 800133c:	12119040 	.word	0x12119040
					break;
 8001340:	bf00      	nop
 8001342:	e002      	b.n	800134a <DALY_BMS_Communication+0x60a>
					break;
 8001344:	bf00      	nop
 8001346:	e000      	b.n	800134a <DALY_BMS_Communication+0x60a>
					break;
 8001348:	bf00      	nop
}
 800134a:	bf00      	nop
 800134c:	3710      	adds	r7, #16
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop

08001354 <JLN_BMS_Communication>:
uint8_t JLN_canRxData[8];

FDCAN_HandleTypeDef* JLN_fdcan1h;

void JLN_BMS_Communication(FDCAN_HandleTypeDef* hf, uint8_t CellCount)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	460b      	mov	r3, r1
 800135e:	70fb      	strb	r3, [r7, #3]
	JLN_fdcan1h = hf;
 8001360:	4a92      	ldr	r2, [pc, #584]	; (80015ac <JLN_BMS_Communication+0x258>)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6013      	str	r3, [r2, #0]
	uint16_t crc = 0;
 8001366:	2300      	movs	r3, #0
 8001368:	81fb      	strh	r3, [r7, #14]
	//check_t = CellCount;
	JLN_TxHeader.IdType         = FDCAN_EXTENDED_ID;
 800136a:	4b91      	ldr	r3, [pc, #580]	; (80015b0 <JLN_BMS_Communication+0x25c>)
 800136c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001370:	605a      	str	r2, [r3, #4]
	JLN_TxHeader.TxFrameType    = FDCAN_DATA_FRAME;
 8001372:	4b8f      	ldr	r3, [pc, #572]	; (80015b0 <JLN_BMS_Communication+0x25c>)
 8001374:	2200      	movs	r2, #0
 8001376:	609a      	str	r2, [r3, #8]
	JLN_TxHeader.DataLength     = FDCAN_DLC_BYTES_8;
 8001378:	4b8d      	ldr	r3, [pc, #564]	; (80015b0 <JLN_BMS_Communication+0x25c>)
 800137a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800137e:	60da      	str	r2, [r3, #12]
	JLN_TxHeader.FDFormat	    = FDCAN_CLASSIC_CAN;
 8001380:	4b8b      	ldr	r3, [pc, #556]	; (80015b0 <JLN_BMS_Communication+0x25c>)
 8001382:	2200      	movs	r2, #0
 8001384:	619a      	str	r2, [r3, #24]

	if(HAL_FDCAN_GetRxFifoFillLevel(JLN_fdcan1h, FDCAN_RX_FIFO0) > 0)
 8001386:	4b89      	ldr	r3, [pc, #548]	; (80015ac <JLN_BMS_Communication+0x258>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	2140      	movs	r1, #64	; 0x40
 800138c:	4618      	mov	r0, r3
 800138e:	f001 fcc9 	bl	8002d24 <HAL_FDCAN_GetRxFifoFillLevel>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	f000 8102 	beq.w	800159e <JLN_BMS_Communication+0x24a>
	{
		HAL_FDCAN_GetRxMessage(JLN_fdcan1h,FDCAN_RX_FIFO0,&JLN_RxHeader,JLN_canRxData);
 800139a:	4b84      	ldr	r3, [pc, #528]	; (80015ac <JLN_BMS_Communication+0x258>)
 800139c:	6818      	ldr	r0, [r3, #0]
 800139e:	4b85      	ldr	r3, [pc, #532]	; (80015b4 <JLN_BMS_Communication+0x260>)
 80013a0:	4a85      	ldr	r2, [pc, #532]	; (80015b8 <JLN_BMS_Communication+0x264>)
 80013a2:	2140      	movs	r1, #64	; 0x40
 80013a4:	f001 fbe4 	bl	8002b70 <HAL_FDCAN_GetRxMessage>

		HAL_GPIO_TogglePin(LED_GPIO_Port,LED_Pin);
 80013a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013ac:	4883      	ldr	r0, [pc, #524]	; (80015bc <JLN_BMS_Communication+0x268>)
 80013ae:	f001 ff6d 	bl	800328c <HAL_GPIO_TogglePin>

		if(	(JLN_RxHeader.RxFrameType == FDCAN_DATA_FRAME)&&
 80013b2:	4b81      	ldr	r3, [pc, #516]	; (80015b8 <JLN_BMS_Communication+0x264>)
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	f040 80f1 	bne.w	800159e <JLN_BMS_Communication+0x24a>
			(JLN_RxHeader.IdType == FDCAN_EXTENDED_ID)&&
 80013bc:	4b7e      	ldr	r3, [pc, #504]	; (80015b8 <JLN_BMS_Communication+0x264>)
 80013be:	685b      	ldr	r3, [r3, #4]
		if(	(JLN_RxHeader.RxFrameType == FDCAN_DATA_FRAME)&&
 80013c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013c4:	f040 80eb 	bne.w	800159e <JLN_BMS_Communication+0x24a>
			(JLN_RxHeader.FDFormat == FDCAN_CLASSIC_CAN))
 80013c8:	4b7b      	ldr	r3, [pc, #492]	; (80015b8 <JLN_BMS_Communication+0x264>)
 80013ca:	699b      	ldr	r3, [r3, #24]
			(JLN_RxHeader.IdType == FDCAN_EXTENDED_ID)&&
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	f040 80e6 	bne.w	800159e <JLN_BMS_Communication+0x24a>
		{

			switch(JLN_RxHeader.Identifier)
 80013d2:	4b79      	ldr	r3, [pc, #484]	; (80015b8 <JLN_BMS_Communication+0x264>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a7a      	ldr	r2, [pc, #488]	; (80015c0 <JLN_BMS_Communication+0x26c>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	f040 80e3 	bne.w	80015a4 <JLN_BMS_Communication+0x250>
			{
				case 0x18FF50E5:	//	Voltage and Current

					JLN_TxHeader.Identifier = 0x1806E5F4;
 80013de:	4b74      	ldr	r3, [pc, #464]	; (80015b0 <JLN_BMS_Communication+0x25c>)
 80013e0:	4a78      	ldr	r2, [pc, #480]	; (80015c4 <JLN_BMS_Communication+0x270>)
 80013e2:	601a      	str	r2, [r3, #0]
					JLN_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80013e4:	4b72      	ldr	r3, [pc, #456]	; (80015b0 <JLN_BMS_Communication+0x25c>)
 80013e6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80013ea:	60da      	str	r2, [r3, #12]

					JLN_canTxData[0] = ((uint16_t)((float)CellCount*3.25*10) >> 8);//VOLTAGE HIGH
 80013ec:	78fb      	ldrb	r3, [r7, #3]
 80013ee:	ee07 3a90 	vmov	s15, r3
 80013f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013f6:	ee17 0a90 	vmov	r0, s15
 80013fa:	f7ff f99b 	bl	8000734 <__aeabi_f2d>
 80013fe:	f04f 0200 	mov.w	r2, #0
 8001402:	4b71      	ldr	r3, [pc, #452]	; (80015c8 <JLN_BMS_Communication+0x274>)
 8001404:	f7fe ff08 	bl	8000218 <__aeabi_dmul>
 8001408:	4602      	mov	r2, r0
 800140a:	460b      	mov	r3, r1
 800140c:	4610      	mov	r0, r2
 800140e:	4619      	mov	r1, r3
 8001410:	f04f 0200 	mov.w	r2, #0
 8001414:	4b6d      	ldr	r3, [pc, #436]	; (80015cc <JLN_BMS_Communication+0x278>)
 8001416:	f7fe feff 	bl	8000218 <__aeabi_dmul>
 800141a:	4602      	mov	r2, r0
 800141c:	460b      	mov	r3, r1
 800141e:	4610      	mov	r0, r2
 8001420:	4619      	mov	r1, r3
 8001422:	f7ff f9df 	bl	80007e4 <__aeabi_d2uiz>
 8001426:	4603      	mov	r3, r0
 8001428:	b29b      	uxth	r3, r3
 800142a:	0a1b      	lsrs	r3, r3, #8
 800142c:	b29b      	uxth	r3, r3
 800142e:	b2da      	uxtb	r2, r3
 8001430:	4b67      	ldr	r3, [pc, #412]	; (80015d0 <JLN_BMS_Communication+0x27c>)
 8001432:	701a      	strb	r2, [r3, #0]
					JLN_canTxData[1] = ((uint16_t)((float)CellCount*3.25*10) & 0xff);//VOLTAGE LOW
 8001434:	78fb      	ldrb	r3, [r7, #3]
 8001436:	ee07 3a90 	vmov	s15, r3
 800143a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800143e:	ee17 0a90 	vmov	r0, s15
 8001442:	f7ff f977 	bl	8000734 <__aeabi_f2d>
 8001446:	f04f 0200 	mov.w	r2, #0
 800144a:	4b5f      	ldr	r3, [pc, #380]	; (80015c8 <JLN_BMS_Communication+0x274>)
 800144c:	f7fe fee4 	bl	8000218 <__aeabi_dmul>
 8001450:	4602      	mov	r2, r0
 8001452:	460b      	mov	r3, r1
 8001454:	4610      	mov	r0, r2
 8001456:	4619      	mov	r1, r3
 8001458:	f04f 0200 	mov.w	r2, #0
 800145c:	4b5b      	ldr	r3, [pc, #364]	; (80015cc <JLN_BMS_Communication+0x278>)
 800145e:	f7fe fedb 	bl	8000218 <__aeabi_dmul>
 8001462:	4602      	mov	r2, r0
 8001464:	460b      	mov	r3, r1
 8001466:	4610      	mov	r0, r2
 8001468:	4619      	mov	r1, r3
 800146a:	f7ff f9bb 	bl	80007e4 <__aeabi_d2uiz>
 800146e:	4603      	mov	r3, r0
 8001470:	b29b      	uxth	r3, r3
 8001472:	b2da      	uxtb	r2, r3
 8001474:	4b56      	ldr	r3, [pc, #344]	; (80015d0 <JLN_BMS_Communication+0x27c>)
 8001476:	705a      	strb	r2, [r3, #1]
					JLN_canTxData[2] = 0x00;//CURRENT HIGH
 8001478:	4b55      	ldr	r3, [pc, #340]	; (80015d0 <JLN_BMS_Communication+0x27c>)
 800147a:	2200      	movs	r2, #0
 800147c:	709a      	strb	r2, [r3, #2]
					JLN_canTxData[3] = 0x3C;//CURRENT LOW	1A current
 800147e:	4b54      	ldr	r3, [pc, #336]	; (80015d0 <JLN_BMS_Communication+0x27c>)
 8001480:	223c      	movs	r2, #60	; 0x3c
 8001482:	70da      	strb	r2, [r3, #3]
					JLN_canTxData[4] = 0x00;//START CHARGING AND STOP CHARGING
 8001484:	4b52      	ldr	r3, [pc, #328]	; (80015d0 <JLN_BMS_Communication+0x27c>)
 8001486:	2200      	movs	r2, #0
 8001488:	711a      	strb	r2, [r3, #4]
					JLN_canTxData[5] = 0x00;//	 N/A
 800148a:	4b51      	ldr	r3, [pc, #324]	; (80015d0 <JLN_BMS_Communication+0x27c>)
 800148c:	2200      	movs	r2, #0
 800148e:	715a      	strb	r2, [r3, #5]
					JLN_canTxData[6] = 0x00;//   N/A
 8001490:	4b4f      	ldr	r3, [pc, #316]	; (80015d0 <JLN_BMS_Communication+0x27c>)
 8001492:	2200      	movs	r2, #0
 8001494:	719a      	strb	r2, [r3, #6]
     				JLN_canTxData[7] = 0x00;//   N/A
 8001496:	4b4e      	ldr	r3, [pc, #312]	; (80015d0 <JLN_BMS_Communication+0x27c>)
 8001498:	2200      	movs	r2, #0
 800149a:	71da      	strb	r2, [r3, #7]

					if( HAL_FDCAN_GetTxFifoFreeLevel(JLN_fdcan1h) > 0)
 800149c:	4b43      	ldr	r3, [pc, #268]	; (80015ac <JLN_BMS_Communication+0x258>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4618      	mov	r0, r3
 80014a2:	f001 fc5d 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d006      	beq.n	80014ba <JLN_BMS_Communication+0x166>
						HAL_FDCAN_AddMessageToTxFifoQ(JLN_fdcan1h, &JLN_TxHeader, JLN_canTxData);
 80014ac:	4b3f      	ldr	r3, [pc, #252]	; (80015ac <JLN_BMS_Communication+0x258>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a47      	ldr	r2, [pc, #284]	; (80015d0 <JLN_BMS_Communication+0x27c>)
 80014b2:	493f      	ldr	r1, [pc, #252]	; (80015b0 <JLN_BMS_Communication+0x25c>)
 80014b4:	4618      	mov	r0, r3
 80014b6:	f001 fb17 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>

					 HAL_Delay(2);
 80014ba:	2002      	movs	r0, #2
 80014bc:	f001 f81c 	bl	80024f8 <HAL_Delay>

					JLN_TxHeader.Identifier = 0x18FFE5F4;
 80014c0:	4b3b      	ldr	r3, [pc, #236]	; (80015b0 <JLN_BMS_Communication+0x25c>)
 80014c2:	4a44      	ldr	r2, [pc, #272]	; (80015d4 <JLN_BMS_Communication+0x280>)
 80014c4:	601a      	str	r2, [r3, #0]
					JLN_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80014c6:	4b3a      	ldr	r3, [pc, #232]	; (80015b0 <JLN_BMS_Communication+0x25c>)
 80014c8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80014cc:	60da      	str	r2, [r3, #12]

					JLN_canTxData[0] = ((uint16_t)((float)CellCount*3.25*10) >> 8);//VOLTAGE HIGH
 80014ce:	78fb      	ldrb	r3, [r7, #3]
 80014d0:	ee07 3a90 	vmov	s15, r3
 80014d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014d8:	ee17 0a90 	vmov	r0, s15
 80014dc:	f7ff f92a 	bl	8000734 <__aeabi_f2d>
 80014e0:	f04f 0200 	mov.w	r2, #0
 80014e4:	4b38      	ldr	r3, [pc, #224]	; (80015c8 <JLN_BMS_Communication+0x274>)
 80014e6:	f7fe fe97 	bl	8000218 <__aeabi_dmul>
 80014ea:	4602      	mov	r2, r0
 80014ec:	460b      	mov	r3, r1
 80014ee:	4610      	mov	r0, r2
 80014f0:	4619      	mov	r1, r3
 80014f2:	f04f 0200 	mov.w	r2, #0
 80014f6:	4b35      	ldr	r3, [pc, #212]	; (80015cc <JLN_BMS_Communication+0x278>)
 80014f8:	f7fe fe8e 	bl	8000218 <__aeabi_dmul>
 80014fc:	4602      	mov	r2, r0
 80014fe:	460b      	mov	r3, r1
 8001500:	4610      	mov	r0, r2
 8001502:	4619      	mov	r1, r3
 8001504:	f7ff f96e 	bl	80007e4 <__aeabi_d2uiz>
 8001508:	4603      	mov	r3, r0
 800150a:	b29b      	uxth	r3, r3
 800150c:	0a1b      	lsrs	r3, r3, #8
 800150e:	b29b      	uxth	r3, r3
 8001510:	b2da      	uxtb	r2, r3
 8001512:	4b2f      	ldr	r3, [pc, #188]	; (80015d0 <JLN_BMS_Communication+0x27c>)
 8001514:	701a      	strb	r2, [r3, #0]
					JLN_canTxData[1] = ((uint16_t)((float)CellCount*3.25*10) & 0xff);//VOLTAGE LOW
 8001516:	78fb      	ldrb	r3, [r7, #3]
 8001518:	ee07 3a90 	vmov	s15, r3
 800151c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001520:	ee17 0a90 	vmov	r0, s15
 8001524:	f7ff f906 	bl	8000734 <__aeabi_f2d>
 8001528:	f04f 0200 	mov.w	r2, #0
 800152c:	4b26      	ldr	r3, [pc, #152]	; (80015c8 <JLN_BMS_Communication+0x274>)
 800152e:	f7fe fe73 	bl	8000218 <__aeabi_dmul>
 8001532:	4602      	mov	r2, r0
 8001534:	460b      	mov	r3, r1
 8001536:	4610      	mov	r0, r2
 8001538:	4619      	mov	r1, r3
 800153a:	f04f 0200 	mov.w	r2, #0
 800153e:	4b23      	ldr	r3, [pc, #140]	; (80015cc <JLN_BMS_Communication+0x278>)
 8001540:	f7fe fe6a 	bl	8000218 <__aeabi_dmul>
 8001544:	4602      	mov	r2, r0
 8001546:	460b      	mov	r3, r1
 8001548:	4610      	mov	r0, r2
 800154a:	4619      	mov	r1, r3
 800154c:	f7ff f94a 	bl	80007e4 <__aeabi_d2uiz>
 8001550:	4603      	mov	r3, r0
 8001552:	b29b      	uxth	r3, r3
 8001554:	b2da      	uxtb	r2, r3
 8001556:	4b1e      	ldr	r3, [pc, #120]	; (80015d0 <JLN_BMS_Communication+0x27c>)
 8001558:	705a      	strb	r2, [r3, #1]
					JLN_canTxData[2] = 0x00;//CURRENT HIGH
 800155a:	4b1d      	ldr	r3, [pc, #116]	; (80015d0 <JLN_BMS_Communication+0x27c>)
 800155c:	2200      	movs	r2, #0
 800155e:	709a      	strb	r2, [r3, #2]
					JLN_canTxData[3] = 0x0A;//CURRENT LOW	1A current
 8001560:	4b1b      	ldr	r3, [pc, #108]	; (80015d0 <JLN_BMS_Communication+0x27c>)
 8001562:	220a      	movs	r2, #10
 8001564:	70da      	strb	r2, [r3, #3]
					JLN_canTxData[4] = 0x00;//START CHARGING AND STOP CHARGING
 8001566:	4b1a      	ldr	r3, [pc, #104]	; (80015d0 <JLN_BMS_Communication+0x27c>)
 8001568:	2200      	movs	r2, #0
 800156a:	711a      	strb	r2, [r3, #4]
					JLN_canTxData[5] = 0x00;//	 N/A
 800156c:	4b18      	ldr	r3, [pc, #96]	; (80015d0 <JLN_BMS_Communication+0x27c>)
 800156e:	2200      	movs	r2, #0
 8001570:	715a      	strb	r2, [r3, #5]
					JLN_canTxData[6] = 0x00;//   N/A
 8001572:	4b17      	ldr	r3, [pc, #92]	; (80015d0 <JLN_BMS_Communication+0x27c>)
 8001574:	2200      	movs	r2, #0
 8001576:	719a      	strb	r2, [r3, #6]
					JLN_canTxData[7] = 0x00;//   N/A
 8001578:	4b15      	ldr	r3, [pc, #84]	; (80015d0 <JLN_BMS_Communication+0x27c>)
 800157a:	2200      	movs	r2, #0
 800157c:	71da      	strb	r2, [r3, #7]

					if( HAL_FDCAN_GetTxFifoFreeLevel(JLN_fdcan1h) > 0)
 800157e:	4b0b      	ldr	r3, [pc, #44]	; (80015ac <JLN_BMS_Communication+0x258>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4618      	mov	r0, r3
 8001584:	f001 fbec 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d009      	beq.n	80015a2 <JLN_BMS_Communication+0x24e>
						HAL_FDCAN_AddMessageToTxFifoQ(JLN_fdcan1h, &JLN_TxHeader, JLN_canTxData);
 800158e:	4b07      	ldr	r3, [pc, #28]	; (80015ac <JLN_BMS_Communication+0x258>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4a0f      	ldr	r2, [pc, #60]	; (80015d0 <JLN_BMS_Communication+0x27c>)
 8001594:	4906      	ldr	r1, [pc, #24]	; (80015b0 <JLN_BMS_Communication+0x25c>)
 8001596:	4618      	mov	r0, r3
 8001598:	f001 faa6 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
					break;
 800159c:	e001      	b.n	80015a2 <JLN_BMS_Communication+0x24e>

			}
		}
 800159e:	bf00      	nop
 80015a0:	e000      	b.n	80015a4 <JLN_BMS_Communication+0x250>
					break;
 80015a2:	bf00      	nop
	}
}
 80015a4:	bf00      	nop
 80015a6:	3710      	adds	r7, #16
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	20000140 	.word	0x20000140
 80015b0:	200000e4 	.word	0x200000e4
 80015b4:	20000138 	.word	0x20000138
 80015b8:	20000110 	.word	0x20000110
 80015bc:	48000400 	.word	0x48000400
 80015c0:	18ff50e5 	.word	0x18ff50e5
 80015c4:	1806e5f4 	.word	0x1806e5f4
 80015c8:	400a0000 	.word	0x400a0000
 80015cc:	40240000 	.word	0x40240000
 80015d0:	20000108 	.word	0x20000108
 80015d4:	18ffe5f4 	.word	0x18ffe5f4

080015d8 <STH_BMS_Communication>:

//uint32_t   bmsResponse	;
uint8_t  i=0;
//uint8_t  count=0;
void STH_BMS_Communication(FDCAN_HandleTypeDef* hf, uint8_t CellCount)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	460b      	mov	r3, r1
 80015e2:	70fb      	strb	r3, [r7, #3]
	STH_fdcan1h = hf;
 80015e4:	4aae      	ldr	r2, [pc, #696]	; (80018a0 <STH_BMS_Communication+0x2c8>)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6013      	str	r3, [r2, #0]
	//uint16_t crc = 0;
	//check_t = CellCount;
	STH_TxHeader.IdType         = FDCAN_STANDARD_ID;
 80015ea:	4bae      	ldr	r3, [pc, #696]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	605a      	str	r2, [r3, #4]
	STH_TxHeader.TxFrameType    = FDCAN_DATA_FRAME;
 80015f0:	4bac      	ldr	r3, [pc, #688]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	609a      	str	r2, [r3, #8]
	STH_TxHeader.DataLength     = FDCAN_DLC_BYTES_8;
 80015f6:	4bab      	ldr	r3, [pc, #684]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 80015f8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80015fc:	60da      	str	r2, [r3, #12]
	STH_TxHeader.FDFormat	    = FDCAN_CLASSIC_CAN;
 80015fe:	4ba9      	ldr	r3, [pc, #676]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 8001600:	2200      	movs	r2, #0
 8001602:	619a      	str	r2, [r3, #24]

	for( i=1;i<8;i++)
 8001604:	4ba8      	ldr	r3, [pc, #672]	; (80018a8 <STH_BMS_Communication+0x2d0>)
 8001606:	2201      	movs	r2, #1
 8001608:	701a      	strb	r2, [r3, #0]
 800160a:	e18a      	b.n	8001922 <STH_BMS_Communication+0x34a>
	{
		switch(i)
 800160c:	4ba6      	ldr	r3, [pc, #664]	; (80018a8 <STH_BMS_Communication+0x2d0>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	3b01      	subs	r3, #1
 8001612:	2b06      	cmp	r3, #6
 8001614:	f200 817f 	bhi.w	8001916 <STH_BMS_Communication+0x33e>
 8001618:	a201      	add	r2, pc, #4	; (adr r2, 8001620 <STH_BMS_Communication+0x48>)
 800161a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800161e:	bf00      	nop
 8001620:	080017d5 	.word	0x080017d5
 8001624:	08001709 	.word	0x08001709
 8001628:	0800183b 	.word	0x0800183b
 800162c:	0800163d 	.word	0x0800163d
 8001630:	080018b1 	.word	0x080018b1
 8001634:	0800176f 	.word	0x0800176f
 8001638:	080016a3 	.word	0x080016a3
		{

			case 4:	//0x4ab
				STH_TxHeader.Identifier = 0x000004ab;
 800163c:	4b99      	ldr	r3, [pc, #612]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 800163e:	f240 42ab 	movw	r2, #1195	; 0x4ab
 8001642:	601a      	str	r2, [r3, #0]
				STH_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001644:	4b97      	ldr	r3, [pc, #604]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 8001646:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800164a:	60da      	str	r2, [r3, #12]

				STH_canTxData[0] = 0x03;
 800164c:	4b97      	ldr	r3, [pc, #604]	; (80018ac <STH_BMS_Communication+0x2d4>)
 800164e:	2203      	movs	r2, #3
 8001650:	701a      	strb	r2, [r3, #0]
				STH_canTxData[1] = 0x00;
 8001652:	4b96      	ldr	r3, [pc, #600]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001654:	2200      	movs	r2, #0
 8001656:	705a      	strb	r2, [r3, #1]
				STH_canTxData[2] = 0x03;
 8001658:	4b94      	ldr	r3, [pc, #592]	; (80018ac <STH_BMS_Communication+0x2d4>)
 800165a:	2203      	movs	r2, #3
 800165c:	709a      	strb	r2, [r3, #2]
				STH_canTxData[3] = 0x00;
 800165e:	4b93      	ldr	r3, [pc, #588]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001660:	2200      	movs	r2, #0
 8001662:	70da      	strb	r2, [r3, #3]
				STH_canTxData[4] = 0x16;
 8001664:	4b91      	ldr	r3, [pc, #580]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001666:	2216      	movs	r2, #22
 8001668:	711a      	strb	r2, [r3, #4]
				STH_canTxData[5] = 0x05;
 800166a:	4b90      	ldr	r3, [pc, #576]	; (80018ac <STH_BMS_Communication+0x2d4>)
 800166c:	2205      	movs	r2, #5
 800166e:	715a      	strb	r2, [r3, #5]
				STH_canTxData[6] = 0x16;
 8001670:	4b8e      	ldr	r3, [pc, #568]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001672:	2216      	movs	r2, #22
 8001674:	719a      	strb	r2, [r3, #6]
				STH_canTxData[7] = 0x05;
 8001676:	4b8d      	ldr	r3, [pc, #564]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001678:	2205      	movs	r2, #5
 800167a:	71da      	strb	r2, [r3, #7]

				if( HAL_FDCAN_GetTxFifoFreeLevel(STH_fdcan1h) > 0)
 800167c:	4b88      	ldr	r3, [pc, #544]	; (80018a0 <STH_BMS_Communication+0x2c8>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4618      	mov	r0, r3
 8001682:	f001 fb6d 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d006      	beq.n	800169a <STH_BMS_Communication+0xc2>
					HAL_FDCAN_AddMessageToTxFifoQ(STH_fdcan1h, &STH_TxHeader, STH_canTxData);
 800168c:	4b84      	ldr	r3, [pc, #528]	; (80018a0 <STH_BMS_Communication+0x2c8>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a86      	ldr	r2, [pc, #536]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001692:	4984      	ldr	r1, [pc, #528]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 8001694:	4618      	mov	r0, r3
 8001696:	f001 fa27 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
				HAL_Delay(1);
 800169a:	2001      	movs	r0, #1
 800169c:	f000 ff2c 	bl	80024f8 <HAL_Delay>
				break;
 80016a0:	e139      	b.n	8001916 <STH_BMS_Communication+0x33e>

			case 7:	//0x4ac
				STH_TxHeader.Identifier = 0x000004ac;
 80016a2:	4b80      	ldr	r3, [pc, #512]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 80016a4:	f240 42ac 	movw	r2, #1196	; 0x4ac
 80016a8:	601a      	str	r2, [r3, #0]
				STH_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80016aa:	4b7e      	ldr	r3, [pc, #504]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 80016ac:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80016b0:	60da      	str	r2, [r3, #12]

				STH_canTxData[0] = 0x09;
 80016b2:	4b7e      	ldr	r3, [pc, #504]	; (80018ac <STH_BMS_Communication+0x2d4>)
 80016b4:	2209      	movs	r2, #9
 80016b6:	701a      	strb	r2, [r3, #0]
				STH_canTxData[1] = 0x00;
 80016b8:	4b7c      	ldr	r3, [pc, #496]	; (80018ac <STH_BMS_Communication+0x2d4>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	705a      	strb	r2, [r3, #1]
				STH_canTxData[2] = 0x00;
 80016be:	4b7b      	ldr	r3, [pc, #492]	; (80018ac <STH_BMS_Communication+0x2d4>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	709a      	strb	r2, [r3, #2]
				STH_canTxData[3] = 0x00;
 80016c4:	4b79      	ldr	r3, [pc, #484]	; (80018ac <STH_BMS_Communication+0x2d4>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	70da      	strb	r2, [r3, #3]
				STH_canTxData[4] = 0xC8;
 80016ca:	4b78      	ldr	r3, [pc, #480]	; (80018ac <STH_BMS_Communication+0x2d4>)
 80016cc:	22c8      	movs	r2, #200	; 0xc8
 80016ce:	711a      	strb	r2, [r3, #4]
				STH_canTxData[5] = 0x00;
 80016d0:	4b76      	ldr	r3, [pc, #472]	; (80018ac <STH_BMS_Communication+0x2d4>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	715a      	strb	r2, [r3, #5]
				STH_canTxData[6] = 0xC8;
 80016d6:	4b75      	ldr	r3, [pc, #468]	; (80018ac <STH_BMS_Communication+0x2d4>)
 80016d8:	22c8      	movs	r2, #200	; 0xc8
 80016da:	719a      	strb	r2, [r3, #6]
				STH_canTxData[7] = 0x00;
 80016dc:	4b73      	ldr	r3, [pc, #460]	; (80018ac <STH_BMS_Communication+0x2d4>)
 80016de:	2200      	movs	r2, #0
 80016e0:	71da      	strb	r2, [r3, #7]
				//09 00 00 00 c8 00 c8 00

				if( HAL_FDCAN_GetTxFifoFreeLevel(STH_fdcan1h) > 0)
 80016e2:	4b6f      	ldr	r3, [pc, #444]	; (80018a0 <STH_BMS_Communication+0x2c8>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4618      	mov	r0, r3
 80016e8:	f001 fb3a 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d006      	beq.n	8001700 <STH_BMS_Communication+0x128>
					HAL_FDCAN_AddMessageToTxFifoQ(STH_fdcan1h, &STH_TxHeader, STH_canTxData);
 80016f2:	4b6b      	ldr	r3, [pc, #428]	; (80018a0 <STH_BMS_Communication+0x2c8>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a6d      	ldr	r2, [pc, #436]	; (80018ac <STH_BMS_Communication+0x2d4>)
 80016f8:	496a      	ldr	r1, [pc, #424]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 80016fa:	4618      	mov	r0, r3
 80016fc:	f001 f9f4 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
				HAL_Delay(1);
 8001700:	2001      	movs	r0, #1
 8001702:	f000 fef9 	bl	80024f8 <HAL_Delay>
				break;
 8001706:	e106      	b.n	8001916 <STH_BMS_Communication+0x33e>
			case 2:	//0x1aa
				STH_TxHeader.Identifier = 0x000001aa;
 8001708:	4b66      	ldr	r3, [pc, #408]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 800170a:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800170e:	601a      	str	r2, [r3, #0]
				STH_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001710:	4b64      	ldr	r3, [pc, #400]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 8001712:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001716:	60da      	str	r2, [r3, #12]

				STH_canTxData[0] = 0x00;
 8001718:	4b64      	ldr	r3, [pc, #400]	; (80018ac <STH_BMS_Communication+0x2d4>)
 800171a:	2200      	movs	r2, #0
 800171c:	701a      	strb	r2, [r3, #0]
				STH_canTxData[1] = 0x3C;
 800171e:	4b63      	ldr	r3, [pc, #396]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001720:	223c      	movs	r2, #60	; 0x3c
 8001722:	705a      	strb	r2, [r3, #1]
				STH_canTxData[2] = 0x00;
 8001724:	4b61      	ldr	r3, [pc, #388]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001726:	2200      	movs	r2, #0
 8001728:	709a      	strb	r2, [r3, #2]
				STH_canTxData[3] = 0x00;
 800172a:	4b60      	ldr	r3, [pc, #384]	; (80018ac <STH_BMS_Communication+0x2d4>)
 800172c:	2200      	movs	r2, #0
 800172e:	70da      	strb	r2, [r3, #3]
				STH_canTxData[4] = 0x00;
 8001730:	4b5e      	ldr	r3, [pc, #376]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001732:	2200      	movs	r2, #0
 8001734:	711a      	strb	r2, [r3, #4]
				STH_canTxData[5] = 0x00;
 8001736:	4b5d      	ldr	r3, [pc, #372]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001738:	2200      	movs	r2, #0
 800173a:	715a      	strb	r2, [r3, #5]
				STH_canTxData[6] = 0x00;
 800173c:	4b5b      	ldr	r3, [pc, #364]	; (80018ac <STH_BMS_Communication+0x2d4>)
 800173e:	2200      	movs	r2, #0
 8001740:	719a      	strb	r2, [r3, #6]
				STH_canTxData[7] = 0x00;
 8001742:	4b5a      	ldr	r3, [pc, #360]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001744:	2200      	movs	r2, #0
 8001746:	71da      	strb	r2, [r3, #7]

				if( HAL_FDCAN_GetTxFifoFreeLevel(STH_fdcan1h) > 0)
 8001748:	4b55      	ldr	r3, [pc, #340]	; (80018a0 <STH_BMS_Communication+0x2c8>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4618      	mov	r0, r3
 800174e:	f001 fb07 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d006      	beq.n	8001766 <STH_BMS_Communication+0x18e>
					HAL_FDCAN_AddMessageToTxFifoQ(STH_fdcan1h, &STH_TxHeader, STH_canTxData);
 8001758:	4b51      	ldr	r3, [pc, #324]	; (80018a0 <STH_BMS_Communication+0x2c8>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a53      	ldr	r2, [pc, #332]	; (80018ac <STH_BMS_Communication+0x2d4>)
 800175e:	4951      	ldr	r1, [pc, #324]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 8001760:	4618      	mov	r0, r3
 8001762:	f001 f9c1 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
				HAL_Delay(1);
 8001766:	2001      	movs	r0, #1
 8001768:	f000 fec6 	bl	80024f8 <HAL_Delay>
				break;
 800176c:	e0d3      	b.n	8001916 <STH_BMS_Communication+0x33e>

			case 6:	//0x2aa
				STH_TxHeader.Identifier = 0x000002aa;
 800176e:	4b4d      	ldr	r3, [pc, #308]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 8001770:	f240 22aa 	movw	r2, #682	; 0x2aa
 8001774:	601a      	str	r2, [r3, #0]
				STH_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001776:	4b4b      	ldr	r3, [pc, #300]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 8001778:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800177c:	60da      	str	r2, [r3, #12]

				STH_canTxData[0] = 0x5E;
 800177e:	4b4b      	ldr	r3, [pc, #300]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001780:	225e      	movs	r2, #94	; 0x5e
 8001782:	701a      	strb	r2, [r3, #0]
				STH_canTxData[1] = 0xC8;
 8001784:	4b49      	ldr	r3, [pc, #292]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001786:	22c8      	movs	r2, #200	; 0xc8
 8001788:	705a      	strb	r2, [r3, #1]
				STH_canTxData[2] = 0x00;
 800178a:	4b48      	ldr	r3, [pc, #288]	; (80018ac <STH_BMS_Communication+0x2d4>)
 800178c:	2200      	movs	r2, #0
 800178e:	709a      	strb	r2, [r3, #2]
				STH_canTxData[3] = 0x32;
 8001790:	4b46      	ldr	r3, [pc, #280]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001792:	2232      	movs	r2, #50	; 0x32
 8001794:	70da      	strb	r2, [r3, #3]
				STH_canTxData[4] = 0x00;
 8001796:	4b45      	ldr	r3, [pc, #276]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001798:	2200      	movs	r2, #0
 800179a:	711a      	strb	r2, [r3, #4]
				STH_canTxData[5] = 0x39;
 800179c:	4b43      	ldr	r3, [pc, #268]	; (80018ac <STH_BMS_Communication+0x2d4>)
 800179e:	2239      	movs	r2, #57	; 0x39
 80017a0:	715a      	strb	r2, [r3, #5]
				STH_canTxData[6] = 0x00;
 80017a2:	4b42      	ldr	r3, [pc, #264]	; (80018ac <STH_BMS_Communication+0x2d4>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	719a      	strb	r2, [r3, #6]
				STH_canTxData[7] = 0x64;
 80017a8:	4b40      	ldr	r3, [pc, #256]	; (80018ac <STH_BMS_Communication+0x2d4>)
 80017aa:	2264      	movs	r2, #100	; 0x64
 80017ac:	71da      	strb	r2, [r3, #7]
				//5e c8 00 32 00 39 00 64

				if( HAL_FDCAN_GetTxFifoFreeLevel(STH_fdcan1h) > 0)
 80017ae:	4b3c      	ldr	r3, [pc, #240]	; (80018a0 <STH_BMS_Communication+0x2c8>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f001 fad4 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d006      	beq.n	80017cc <STH_BMS_Communication+0x1f4>
					HAL_FDCAN_AddMessageToTxFifoQ(STH_fdcan1h, &STH_TxHeader, STH_canTxData);
 80017be:	4b38      	ldr	r3, [pc, #224]	; (80018a0 <STH_BMS_Communication+0x2c8>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a3a      	ldr	r2, [pc, #232]	; (80018ac <STH_BMS_Communication+0x2d4>)
 80017c4:	4937      	ldr	r1, [pc, #220]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 80017c6:	4618      	mov	r0, r3
 80017c8:	f001 f98e 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
				HAL_Delay(1);
 80017cc:	2001      	movs	r0, #1
 80017ce:	f000 fe93 	bl	80024f8 <HAL_Delay>
				break;
 80017d2:	e0a0      	b.n	8001916 <STH_BMS_Communication+0x33e>

			case 1:	//0x3aa
				STH_TxHeader.Identifier = 0x000003aa;
 80017d4:	4b33      	ldr	r3, [pc, #204]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 80017d6:	f240 32aa 	movw	r2, #938	; 0x3aa
 80017da:	601a      	str	r2, [r3, #0]
				STH_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80017dc:	4b31      	ldr	r3, [pc, #196]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 80017de:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80017e2:	60da      	str	r2, [r3, #12]

				STH_canTxData[0] = 0x00;
 80017e4:	4b31      	ldr	r3, [pc, #196]	; (80018ac <STH_BMS_Communication+0x2d4>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	701a      	strb	r2, [r3, #0]
				STH_canTxData[1] = 0x00;
 80017ea:	4b30      	ldr	r3, [pc, #192]	; (80018ac <STH_BMS_Communication+0x2d4>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	705a      	strb	r2, [r3, #1]
				STH_canTxData[2] = 0x34;
 80017f0:	4b2e      	ldr	r3, [pc, #184]	; (80018ac <STH_BMS_Communication+0x2d4>)
 80017f2:	2234      	movs	r2, #52	; 0x34
 80017f4:	709a      	strb	r2, [r3, #2]
				STH_canTxData[3] = 0x00;
 80017f6:	4b2d      	ldr	r3, [pc, #180]	; (80018ac <STH_BMS_Communication+0x2d4>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	70da      	strb	r2, [r3, #3]
				STH_canTxData[4] = 0xD2;
 80017fc:	4b2b      	ldr	r3, [pc, #172]	; (80018ac <STH_BMS_Communication+0x2d4>)
 80017fe:	22d2      	movs	r2, #210	; 0xd2
 8001800:	711a      	strb	r2, [r3, #4]
				STH_canTxData[5] = 0x00;
 8001802:	4b2a      	ldr	r3, [pc, #168]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001804:	2200      	movs	r2, #0
 8001806:	715a      	strb	r2, [r3, #5]
				STH_canTxData[6] = 0x64;
 8001808:	4b28      	ldr	r3, [pc, #160]	; (80018ac <STH_BMS_Communication+0x2d4>)
 800180a:	2264      	movs	r2, #100	; 0x64
 800180c:	719a      	strb	r2, [r3, #6]
				STH_canTxData[7] = 0x00;
 800180e:	4b27      	ldr	r3, [pc, #156]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001810:	2200      	movs	r2, #0
 8001812:	71da      	strb	r2, [r3, #7]

				//00 00 34 00 d2 00 64 00
				if( HAL_FDCAN_GetTxFifoFreeLevel(STH_fdcan1h) > 0)
 8001814:	4b22      	ldr	r3, [pc, #136]	; (80018a0 <STH_BMS_Communication+0x2c8>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4618      	mov	r0, r3
 800181a:	f001 faa1 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d006      	beq.n	8001832 <STH_BMS_Communication+0x25a>
					HAL_FDCAN_AddMessageToTxFifoQ(STH_fdcan1h, &STH_TxHeader, STH_canTxData);
 8001824:	4b1e      	ldr	r3, [pc, #120]	; (80018a0 <STH_BMS_Communication+0x2c8>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a20      	ldr	r2, [pc, #128]	; (80018ac <STH_BMS_Communication+0x2d4>)
 800182a:	491e      	ldr	r1, [pc, #120]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 800182c:	4618      	mov	r0, r3
 800182e:	f001 f95b 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
				HAL_Delay(1);
 8001832:	2001      	movs	r0, #1
 8001834:	f000 fe60 	bl	80024f8 <HAL_Delay>
				break;
 8001838:	e06d      	b.n	8001916 <STH_BMS_Communication+0x33e>

			case 3:	//0x4aa
				STH_TxHeader.Identifier = 0x000004aa;
 800183a:	4b1a      	ldr	r3, [pc, #104]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 800183c:	f240 42aa 	movw	r2, #1194	; 0x4aa
 8001840:	601a      	str	r2, [r3, #0]
				STH_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001842:	4b18      	ldr	r3, [pc, #96]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 8001844:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001848:	60da      	str	r2, [r3, #12]

				STH_canTxData[0] = 0x00;
 800184a:	4b18      	ldr	r3, [pc, #96]	; (80018ac <STH_BMS_Communication+0x2d4>)
 800184c:	2200      	movs	r2, #0
 800184e:	701a      	strb	r2, [r3, #0]
				STH_canTxData[1] = 0x3C;
 8001850:	4b16      	ldr	r3, [pc, #88]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001852:	223c      	movs	r2, #60	; 0x3c
 8001854:	705a      	strb	r2, [r3, #1]
				STH_canTxData[2] = 0x00;
 8001856:	4b15      	ldr	r3, [pc, #84]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001858:	2200      	movs	r2, #0
 800185a:	709a      	strb	r2, [r3, #2]
				STH_canTxData[3] = 0x00;
 800185c:	4b13      	ldr	r3, [pc, #76]	; (80018ac <STH_BMS_Communication+0x2d4>)
 800185e:	2200      	movs	r2, #0
 8001860:	70da      	strb	r2, [r3, #3]
				STH_canTxData[4] = 0x00;
 8001862:	4b12      	ldr	r3, [pc, #72]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001864:	2200      	movs	r2, #0
 8001866:	711a      	strb	r2, [r3, #4]
				STH_canTxData[5] = 0x00;
 8001868:	4b10      	ldr	r3, [pc, #64]	; (80018ac <STH_BMS_Communication+0x2d4>)
 800186a:	2200      	movs	r2, #0
 800186c:	715a      	strb	r2, [r3, #5]
				STH_canTxData[6] = 0x00;
 800186e:	4b0f      	ldr	r3, [pc, #60]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001870:	2200      	movs	r2, #0
 8001872:	719a      	strb	r2, [r3, #6]
				STH_canTxData[7] = 0x00;
 8001874:	4b0d      	ldr	r3, [pc, #52]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001876:	2200      	movs	r2, #0
 8001878:	71da      	strb	r2, [r3, #7]

				if( HAL_FDCAN_GetTxFifoFreeLevel(STH_fdcan1h) > 0)
 800187a:	4b09      	ldr	r3, [pc, #36]	; (80018a0 <STH_BMS_Communication+0x2c8>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4618      	mov	r0, r3
 8001880:	f001 fa6e 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d006      	beq.n	8001898 <STH_BMS_Communication+0x2c0>
					HAL_FDCAN_AddMessageToTxFifoQ(STH_fdcan1h, &STH_TxHeader, STH_canTxData);
 800188a:	4b05      	ldr	r3, [pc, #20]	; (80018a0 <STH_BMS_Communication+0x2c8>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a07      	ldr	r2, [pc, #28]	; (80018ac <STH_BMS_Communication+0x2d4>)
 8001890:	4904      	ldr	r1, [pc, #16]	; (80018a4 <STH_BMS_Communication+0x2cc>)
 8001892:	4618      	mov	r0, r3
 8001894:	f001 f928 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
				HAL_Delay(1);
 8001898:	2001      	movs	r0, #1
 800189a:	f000 fe2d 	bl	80024f8 <HAL_Delay>
				break;
 800189e:	e03a      	b.n	8001916 <STH_BMS_Communication+0x33e>
 80018a0:	20000170 	.word	0x20000170
 80018a4:	20000144 	.word	0x20000144
 80018a8:	20000174 	.word	0x20000174
 80018ac:	20000168 	.word	0x20000168

			case 5:	//0x3ab
				STH_TxHeader.Identifier = 0x000003ab;
 80018b0:	4b22      	ldr	r3, [pc, #136]	; (800193c <STH_BMS_Communication+0x364>)
 80018b2:	f240 32ab 	movw	r2, #939	; 0x3ab
 80018b6:	601a      	str	r2, [r3, #0]
				STH_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80018b8:	4b20      	ldr	r3, [pc, #128]	; (800193c <STH_BMS_Communication+0x364>)
 80018ba:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80018be:	60da      	str	r2, [r3, #12]

				STH_canTxData[0] = 0x16;
 80018c0:	4b1f      	ldr	r3, [pc, #124]	; (8001940 <STH_BMS_Communication+0x368>)
 80018c2:	2216      	movs	r2, #22
 80018c4:	701a      	strb	r2, [r3, #0]
				STH_canTxData[1] = 0x16;
 80018c6:	4b1e      	ldr	r3, [pc, #120]	; (8001940 <STH_BMS_Communication+0x368>)
 80018c8:	2216      	movs	r2, #22
 80018ca:	705a      	strb	r2, [r3, #1]
				STH_canTxData[2] = 0x00;
 80018cc:	4b1c      	ldr	r3, [pc, #112]	; (8001940 <STH_BMS_Communication+0x368>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	709a      	strb	r2, [r3, #2]
				STH_canTxData[3] = 0x00;
 80018d2:	4b1b      	ldr	r3, [pc, #108]	; (8001940 <STH_BMS_Communication+0x368>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	70da      	strb	r2, [r3, #3]
				STH_canTxData[4] = 0x00;
 80018d8:	4b19      	ldr	r3, [pc, #100]	; (8001940 <STH_BMS_Communication+0x368>)
 80018da:	2200      	movs	r2, #0
 80018dc:	711a      	strb	r2, [r3, #4]
				STH_canTxData[5] = 0x00;
 80018de:	4b18      	ldr	r3, [pc, #96]	; (8001940 <STH_BMS_Communication+0x368>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	715a      	strb	r2, [r3, #5]
				STH_canTxData[6] = 0x00;
 80018e4:	4b16      	ldr	r3, [pc, #88]	; (8001940 <STH_BMS_Communication+0x368>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	719a      	strb	r2, [r3, #6]
				STH_canTxData[7] = 0x00;
 80018ea:	4b15      	ldr	r3, [pc, #84]	; (8001940 <STH_BMS_Communication+0x368>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	71da      	strb	r2, [r3, #7]

				if( HAL_FDCAN_GetTxFifoFreeLevel(STH_fdcan1h) > 0)
 80018f0:	4b14      	ldr	r3, [pc, #80]	; (8001944 <STH_BMS_Communication+0x36c>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f001 fa33 	bl	8002d60 <HAL_FDCAN_GetTxFifoFreeLevel>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d006      	beq.n	800190e <STH_BMS_Communication+0x336>
					HAL_FDCAN_AddMessageToTxFifoQ(STH_fdcan1h, &STH_TxHeader, STH_canTxData);
 8001900:	4b10      	ldr	r3, [pc, #64]	; (8001944 <STH_BMS_Communication+0x36c>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a0e      	ldr	r2, [pc, #56]	; (8001940 <STH_BMS_Communication+0x368>)
 8001906:	490d      	ldr	r1, [pc, #52]	; (800193c <STH_BMS_Communication+0x364>)
 8001908:	4618      	mov	r0, r3
 800190a:	f001 f8ed 	bl	8002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>
				HAL_Delay(1);
 800190e:	2001      	movs	r0, #1
 8001910:	f000 fdf2 	bl	80024f8 <HAL_Delay>
				break;
 8001914:	bf00      	nop
	for( i=1;i<8;i++)
 8001916:	4b0c      	ldr	r3, [pc, #48]	; (8001948 <STH_BMS_Communication+0x370>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	3301      	adds	r3, #1
 800191c:	b2da      	uxtb	r2, r3
 800191e:	4b0a      	ldr	r3, [pc, #40]	; (8001948 <STH_BMS_Communication+0x370>)
 8001920:	701a      	strb	r2, [r3, #0]
 8001922:	4b09      	ldr	r3, [pc, #36]	; (8001948 <STH_BMS_Communication+0x370>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	2b07      	cmp	r3, #7
 8001928:	f67f ae70 	bls.w	800160c <STH_BMS_Communication+0x34>
		}
	}
	HAL_Delay(1000);
 800192c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001930:	f000 fde2 	bl	80024f8 <HAL_Delay>
	//count++;

}
 8001934:	bf00      	nop
 8001936:	3708      	adds	r7, #8
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	20000144 	.word	0x20000144
 8001940:	20000168 	.word	0x20000168
 8001944:	20000170 	.word	0x20000170
 8001948:	20000174 	.word	0x20000174

0800194c <TM1723_StartComm>:

//	Functions	//

//	Start LCD Communication (de-assert Strobe Pin)
static void TM1723_StartComm(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_NSS_GPIO_Port, LCD_NSS_Pin, GPIO_PIN_RESET);
 8001952:	2200      	movs	r2, #0
 8001954:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001958:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800195c:	f001 fc7e 	bl	800325c <HAL_GPIO_WritePin>
	for(int i = 0 ; i < 500 ;i++);  //Delay 20 us
 8001960:	2300      	movs	r3, #0
 8001962:	607b      	str	r3, [r7, #4]
 8001964:	e002      	b.n	800196c <TM1723_StartComm+0x20>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	3301      	adds	r3, #1
 800196a:	607b      	str	r3, [r7, #4]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001972:	dbf8      	blt.n	8001966 <TM1723_StartComm+0x1a>
}
 8001974:	bf00      	nop
 8001976:	bf00      	nop
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <TM1723_StopComm>:

//	Start LCD Communication (assert Strobe Pin)
static void TM1723_StopComm(void)
{
 800197e:	b580      	push	{r7, lr}
 8001980:	b082      	sub	sp, #8
 8001982:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_NSS_GPIO_Port, LCD_NSS_Pin, GPIO_PIN_SET);
 8001984:	2201      	movs	r2, #1
 8001986:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800198a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800198e:	f001 fc65 	bl	800325c <HAL_GPIO_WritePin>
	for(int i = 0 ; i < 500 ;i++); //Delay 20 us
 8001992:	2300      	movs	r3, #0
 8001994:	607b      	str	r3, [r7, #4]
 8001996:	e002      	b.n	800199e <TM1723_StopComm+0x20>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	3301      	adds	r3, #1
 800199c:	607b      	str	r3, [r7, #4]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80019a4:	dbf8      	blt.n	8001998 <TM1723_StopComm+0x1a>
}
 80019a6:	bf00      	nop
 80019a8:	bf00      	nop
 80019aa:	3708      	adds	r7, #8
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <TM1723_Transmit>:

//	Transmit one byte to LCD Display
 void TM1723_Transmit(uint8_t transmit)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b086      	sub	sp, #24
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	4603      	mov	r3, r0
 80019b8:	71fb      	strb	r3, [r7, #7]
	uint8_t i=0;
 80019ba:	2300      	movs	r3, #0
 80019bc:	75fb      	strb	r3, [r7, #23]
	while(i<8)
 80019be:	e030      	b.n	8001a22 <TM1723_Transmit+0x72>
	{
		//SCK PB3
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80019c0:	2200      	movs	r2, #0
 80019c2:	2108      	movs	r1, #8
 80019c4:	481d      	ldr	r0, [pc, #116]	; (8001a3c <TM1723_Transmit+0x8c>)
 80019c6:	f001 fc49 	bl	800325c <HAL_GPIO_WritePin>

		// MOSI PB5
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, !(transmit & (1 << i)));
 80019ca:	79fa      	ldrb	r2, [r7, #7]
 80019cc:	7dfb      	ldrb	r3, [r7, #23]
 80019ce:	fa42 f303 	asr.w	r3, r2, r3
 80019d2:	f003 0301 	and.w	r3, r3, #1
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	bf0c      	ite	eq
 80019da:	2301      	moveq	r3, #1
 80019dc:	2300      	movne	r3, #0
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	461a      	mov	r2, r3
 80019e2:	2120      	movs	r1, #32
 80019e4:	4815      	ldr	r0, [pc, #84]	; (8001a3c <TM1723_Transmit+0x8c>)
 80019e6:	f001 fc39 	bl	800325c <HAL_GPIO_WritePin>

		for(int i = 0 ; i < 500 ;i++);
 80019ea:	2300      	movs	r3, #0
 80019ec:	613b      	str	r3, [r7, #16]
 80019ee:	e002      	b.n	80019f6 <TM1723_Transmit+0x46>
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	3301      	adds	r3, #1
 80019f4:	613b      	str	r3, [r7, #16]
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80019fc:	dbf8      	blt.n	80019f0 <TM1723_Transmit+0x40>

		//SCK PB3
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80019fe:	2201      	movs	r2, #1
 8001a00:	2108      	movs	r1, #8
 8001a02:	480e      	ldr	r0, [pc, #56]	; (8001a3c <TM1723_Transmit+0x8c>)
 8001a04:	f001 fc2a 	bl	800325c <HAL_GPIO_WritePin>
		for(int i = 0 ; i < 500 ;i++);
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60fb      	str	r3, [r7, #12]
 8001a0c:	e002      	b.n	8001a14 <TM1723_Transmit+0x64>
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	3301      	adds	r3, #1
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001a1a:	dbf8      	blt.n	8001a0e <TM1723_Transmit+0x5e>
		i++;
 8001a1c:	7dfb      	ldrb	r3, [r7, #23]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	75fb      	strb	r3, [r7, #23]
	while(i<8)
 8001a22:	7dfb      	ldrb	r3, [r7, #23]
 8001a24:	2b07      	cmp	r3, #7
 8001a26:	d9cb      	bls.n	80019c0 <TM1723_Transmit+0x10>
	}
	// MOSI PB5
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001a28:	2200      	movs	r2, #0
 8001a2a:	2120      	movs	r1, #32
 8001a2c:	4803      	ldr	r0, [pc, #12]	; (8001a3c <TM1723_Transmit+0x8c>)
 8001a2e:	f001 fc15 	bl	800325c <HAL_GPIO_WritePin>
}
 8001a32:	bf00      	nop
 8001a34:	3718      	adds	r7, #24
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	48000400 	.word	0x48000400

08001a40 <TM1723_Receive>:

//	Receive one byte from LCD Display
static uint8_t TM1723_Receive(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
	uint8_t receive=0x00;
 8001a46:	2300      	movs	r3, #0
 8001a48:	73fb      	strb	r3, [r7, #15]
	uint8_t i=0;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	73bb      	strb	r3, [r7, #14]
	while(i<8)
 8001a4e:	e02f      	b.n	8001ab0 <TM1723_Receive+0x70>
	{
		//SCK PB3
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8001a50:	2200      	movs	r2, #0
 8001a52:	2108      	movs	r1, #8
 8001a54:	481a      	ldr	r0, [pc, #104]	; (8001ac0 <TM1723_Receive+0x80>)
 8001a56:	f001 fc01 	bl	800325c <HAL_GPIO_WritePin>
		for(int i = 0 ; i < 500 ;i++);
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60bb      	str	r3, [r7, #8]
 8001a5e:	e002      	b.n	8001a66 <TM1723_Receive+0x26>
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	3301      	adds	r3, #1
 8001a64:	60bb      	str	r3, [r7, #8]
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001a6c:	dbf8      	blt.n	8001a60 <TM1723_Receive+0x20>
		//SCK PB3
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8001a6e:	2201      	movs	r2, #1
 8001a70:	2108      	movs	r1, #8
 8001a72:	4813      	ldr	r0, [pc, #76]	; (8001ac0 <TM1723_Receive+0x80>)
 8001a74:	f001 fbf2 	bl	800325c <HAL_GPIO_WritePin>
		//MISO PB4
		receive |= (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4)<<i);
 8001a78:	2110      	movs	r1, #16
 8001a7a:	4811      	ldr	r0, [pc, #68]	; (8001ac0 <TM1723_Receive+0x80>)
 8001a7c:	f001 fbd6 	bl	800322c <HAL_GPIO_ReadPin>
 8001a80:	4603      	mov	r3, r0
 8001a82:	461a      	mov	r2, r3
 8001a84:	7bbb      	ldrb	r3, [r7, #14]
 8001a86:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8a:	b25a      	sxtb	r2, r3
 8001a8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	b25b      	sxtb	r3, r3
 8001a94:	73fb      	strb	r3, [r7, #15]
		for(int i = 0 ; i < 500 ;i++);
 8001a96:	2300      	movs	r3, #0
 8001a98:	607b      	str	r3, [r7, #4]
 8001a9a:	e002      	b.n	8001aa2 <TM1723_Receive+0x62>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	607b      	str	r3, [r7, #4]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001aa8:	dbf8      	blt.n	8001a9c <TM1723_Receive+0x5c>
		i++;
 8001aaa:	7bbb      	ldrb	r3, [r7, #14]
 8001aac:	3301      	adds	r3, #1
 8001aae:	73bb      	strb	r3, [r7, #14]
	while(i<8)
 8001ab0:	7bbb      	ldrb	r3, [r7, #14]
 8001ab2:	2b07      	cmp	r3, #7
 8001ab4:	d9cc      	bls.n	8001a50 <TM1723_Receive+0x10>
	}
	return(receive);
 8001ab6:	7bfb      	ldrb	r3, [r7, #15]

}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3710      	adds	r7, #16
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	48000400 	.word	0x48000400

08001ac4 <TM1723_Initialize>:

//	Initialize TM1723 Display
void TM1723_Initialize(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
	uint8_t i=0;
 8001aca:	2300      	movs	r3, #0
 8001acc:	71fb      	strb	r3, [r7, #7]

	//	turn off all backlight
	TM1723_StartComm();
 8001ace:	f7ff ff3d 	bl	800194c <TM1723_StartComm>
	TM1723_Transmit(0x41);	//	write to PWM command
 8001ad2:	2041      	movs	r0, #65	; 0x41
 8001ad4:	f7ff ff6c 	bl	80019b0 <TM1723_Transmit>
	TM1723_StopComm();
 8001ad8:	f7ff ff51 	bl	800197e <TM1723_StopComm>
	TM1723_StartComm();
 8001adc:	f7ff ff36 	bl	800194c <TM1723_StartComm>
	TM1723_Transmit(0xC0);	//	PWM0 address
 8001ae0:	20c0      	movs	r0, #192	; 0xc0
 8001ae2:	f7ff ff65 	bl	80019b0 <TM1723_Transmit>
	TM1723_Transmit(0x3F);	//	PWM0 data
 8001ae6:	203f      	movs	r0, #63	; 0x3f
 8001ae8:	f7ff ff62 	bl	80019b0 <TM1723_Transmit>
	TM1723_Transmit(0x3F);	//	PWM1 data
 8001aec:	203f      	movs	r0, #63	; 0x3f
 8001aee:	f7ff ff5f 	bl	80019b0 <TM1723_Transmit>
	TM1723_Transmit(0x3F);	//	PWM2 data
 8001af2:	203f      	movs	r0, #63	; 0x3f
 8001af4:	f7ff ff5c 	bl	80019b0 <TM1723_Transmit>
#ifdef LCD_BIGHTNESS
	TM1723_Transmit(LCD_BIGHTNESS);	//	PWM3 data
 8001af8:	2000      	movs	r0, #0
 8001afa:	f7ff ff59 	bl	80019b0 <TM1723_Transmit>
#else
	TM1723_Transmit(0x3F);	//	PWM3 data
#endif
	TM1723_StopComm();
 8001afe:	f7ff ff3e 	bl	800197e <TM1723_StopComm>

	//	clear the screen
	while(i<16)
 8001b02:	e006      	b.n	8001b12 <TM1723_Initialize+0x4e>
	{
		LCD_Ram[i].bytes=0;
 8001b04:	79fb      	ldrb	r3, [r7, #7]
 8001b06:	4a0e      	ldr	r2, [pc, #56]	; (8001b40 <TM1723_Initialize+0x7c>)
 8001b08:	2100      	movs	r1, #0
 8001b0a:	54d1      	strb	r1, [r2, r3]
		i++;
 8001b0c:	79fb      	ldrb	r3, [r7, #7]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	71fb      	strb	r3, [r7, #7]
	while(i<16)
 8001b12:	79fb      	ldrb	r3, [r7, #7]
 8001b14:	2b0f      	cmp	r3, #15
 8001b16:	d9f5      	bls.n	8001b04 <TM1723_Initialize+0x40>
	}
	TM1723_Update_Screen();
 8001b18:	f000 f82a 	bl	8001b70 <TM1723_Update_Screen>

	// setup display
	TM1723_StartComm();
 8001b1c:	f7ff ff16 	bl	800194c <TM1723_StartComm>
	TM1723_Transmit(0x13);	//	PWM3 active, SW0/1 active
 8001b20:	2013      	movs	r0, #19
 8001b22:	f7ff ff45 	bl	80019b0 <TM1723_Transmit>
	TM1723_StopComm();
 8001b26:	f7ff ff2a 	bl	800197e <TM1723_StopComm>
	TM1723_StartComm();
 8001b2a:	f7ff ff0f 	bl	800194c <TM1723_StartComm>
	TM1723_Transmit(0x97);	//	display on, 1/3bias, VLCD = 5.0V
 8001b2e:	2097      	movs	r0, #151	; 0x97
 8001b30:	f7ff ff3e 	bl	80019b0 <TM1723_Transmit>
	TM1723_StopComm();
 8001b34:	f7ff ff23 	bl	800197e <TM1723_StopComm>

}
 8001b38:	bf00      	nop
 8001b3a:	3708      	adds	r7, #8
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	20000178 	.word	0x20000178

08001b44 <TM1723_Read_Switches>:

//	Read Switch Status (SW1, SW2)
uint8_t TM1723_Read_Switches(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
	uint8_t x = 0x00;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	71fb      	strb	r3, [r7, #7]
    TM1723_StartComm();
 8001b4e:	f7ff fefd 	bl	800194c <TM1723_StartComm>
	TM1723_Transmit(0x43);
 8001b52:	2043      	movs	r0, #67	; 0x43
 8001b54:	f7ff ff2c 	bl	80019b0 <TM1723_Transmit>
	x = TM1723_Receive();
 8001b58:	f7ff ff72 	bl	8001a40 <TM1723_Receive>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	71fb      	strb	r3, [r7, #7]
	TM1723_StopComm();
 8001b60:	f7ff ff0d 	bl	800197e <TM1723_StopComm>
	return(x);
 8001b64:	79fb      	ldrb	r3, [r7, #7]
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
	...

08001b70 <TM1723_Update_Screen>:

//	Push Data from LCD Ram Copy to LCD Display
void TM1723_Update_Screen()
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
	uint8_t i=0;
 8001b76:	2300      	movs	r3, #0
 8001b78:	71fb      	strb	r3, [r7, #7]
	TM1723_StartComm();
 8001b7a:	f7ff fee7 	bl	800194c <TM1723_StartComm>
	TM1723_Transmit(0x40);	//	write Display command
 8001b7e:	2040      	movs	r0, #64	; 0x40
 8001b80:	f7ff ff16 	bl	80019b0 <TM1723_Transmit>
	TM1723_StopComm();
 8001b84:	f7ff fefb 	bl	800197e <TM1723_StopComm>
	TM1723_StartComm();
 8001b88:	f7ff fee0 	bl	800194c <TM1723_StartComm>
	TM1723_Transmit(0xC0);	//	0x00 address
 8001b8c:	20c0      	movs	r0, #192	; 0xc0
 8001b8e:	f7ff ff0f 	bl	80019b0 <TM1723_Transmit>
	while(i<16)
 8001b92:	e008      	b.n	8001ba6 <TM1723_Update_Screen+0x36>
	{
		TM1723_Transmit(LCD_Ram[i].bytes);	//	data
 8001b94:	79fb      	ldrb	r3, [r7, #7]
 8001b96:	4a08      	ldr	r2, [pc, #32]	; (8001bb8 <TM1723_Update_Screen+0x48>)
 8001b98:	5cd3      	ldrb	r3, [r2, r3]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff ff08 	bl	80019b0 <TM1723_Transmit>
		i++;
 8001ba0:	79fb      	ldrb	r3, [r7, #7]
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	71fb      	strb	r3, [r7, #7]
	while(i<16)
 8001ba6:	79fb      	ldrb	r3, [r7, #7]
 8001ba8:	2b0f      	cmp	r3, #15
 8001baa:	d9f3      	bls.n	8001b94 <TM1723_Update_Screen+0x24>
	}
	TM1723_StopComm();
 8001bac:	f7ff fee7 	bl	800197e <TM1723_StopComm>
}
 8001bb0:	bf00      	nop
 8001bb2:	3708      	adds	r7, #8
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	20000178 	.word	0x20000178

08001bbc <TM1723_Clear_Screen>:

//	Clear all segments on LCD Display
void TM1723_Clear_Screen(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
	uint8_t i=0;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	71fb      	strb	r3, [r7, #7]
	while(i<16)
 8001bc6:	e006      	b.n	8001bd6 <TM1723_Clear_Screen+0x1a>
	{
		LCD_Ram[i].bytes=0;
 8001bc8:	79fb      	ldrb	r3, [r7, #7]
 8001bca:	4a07      	ldr	r2, [pc, #28]	; (8001be8 <TM1723_Clear_Screen+0x2c>)
 8001bcc:	2100      	movs	r1, #0
 8001bce:	54d1      	strb	r1, [r2, r3]
		i++;
 8001bd0:	79fb      	ldrb	r3, [r7, #7]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	71fb      	strb	r3, [r7, #7]
	while(i<16)
 8001bd6:	79fb      	ldrb	r3, [r7, #7]
 8001bd8:	2b0f      	cmp	r3, #15
 8001bda:	d9f5      	bls.n	8001bc8 <TM1723_Clear_Screen+0xc>
	}
	TM1723_Update_Screen();
 8001bdc:	f7ff ffc8 	bl	8001b70 <TM1723_Update_Screen>
}
 8001be0:	bf00      	nop
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	20000178 	.word	0x20000178

08001bec <Write_7_Segment>:
	TM1723_StopComm();
}

//	Write a number on to 7 segment area(writes to Local Ram)
void Write_7_Segment(uint8_t digit, uint8_t pos)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	460a      	mov	r2, r1
 8001bf6:	71fb      	strb	r3, [r7, #7]
 8001bf8:	4613      	mov	r3, r2
 8001bfa:	71bb      	strb	r3, [r7, #6]
	pos++;
 8001bfc:	79bb      	ldrb	r3, [r7, #6]
 8001bfe:	3301      	adds	r3, #1
 8001c00:	71bb      	strb	r3, [r7, #6]
	LCD_Ram[pos].bytes &= 0b00010000;
 8001c02:	79bb      	ldrb	r3, [r7, #6]
 8001c04:	4a0c      	ldr	r2, [pc, #48]	; (8001c38 <Write_7_Segment+0x4c>)
 8001c06:	5cd2      	ldrb	r2, [r2, r3]
 8001c08:	79bb      	ldrb	r3, [r7, #6]
 8001c0a:	f002 0210 	and.w	r2, r2, #16
 8001c0e:	b2d1      	uxtb	r1, r2
 8001c10:	4a09      	ldr	r2, [pc, #36]	; (8001c38 <Write_7_Segment+0x4c>)
 8001c12:	54d1      	strb	r1, [r2, r3]
	LCD_Ram[pos].bytes |= LCD_7seg_font[digit];
 8001c14:	79bb      	ldrb	r3, [r7, #6]
 8001c16:	4a08      	ldr	r2, [pc, #32]	; (8001c38 <Write_7_Segment+0x4c>)
 8001c18:	5cd1      	ldrb	r1, [r2, r3]
 8001c1a:	79fb      	ldrb	r3, [r7, #7]
 8001c1c:	4a07      	ldr	r2, [pc, #28]	; (8001c3c <Write_7_Segment+0x50>)
 8001c1e:	5cd2      	ldrb	r2, [r2, r3]
 8001c20:	79bb      	ldrb	r3, [r7, #6]
 8001c22:	430a      	orrs	r2, r1
 8001c24:	b2d1      	uxtb	r1, r2
 8001c26:	4a04      	ldr	r2, [pc, #16]	; (8001c38 <Write_7_Segment+0x4c>)
 8001c28:	54d1      	strb	r1, [r2, r3]
}
 8001c2a:	bf00      	nop
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	20000178 	.word	0x20000178
 8001c3c:	08004250 	.word	0x08004250

08001c40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c46:	f000 fbe6 	bl	8002416 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c4a:	f000 f979 	bl	8001f40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c4e:	f000 fa95 	bl	800217c <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8001c52:	f000 f9c1 	bl	8001fd8 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */

  //	LCD Initializing
  //	Select battery model
  HAL_Delay(100);
 8001c56:	2064      	movs	r0, #100	; 0x64
 8001c58:	f000 fc4e 	bl	80024f8 <HAL_Delay>
  TM1723_Initialize();
 8001c5c:	f7ff ff32 	bl	8001ac4 <TM1723_Initialize>
  HAL_Delay(100);
 8001c60:	2064      	movs	r0, #100	; 0x64
 8001c62:	f000 fc49 	bl	80024f8 <HAL_Delay>
  TM1723_Clear_Screen();
 8001c66:	f7ff ffa9 	bl	8001bbc <TM1723_Clear_Screen>

  Write_7_Segment(5, 1);
 8001c6a:	2101      	movs	r1, #1
 8001c6c:	2005      	movs	r0, #5
 8001c6e:	f7ff ffbd 	bl	8001bec <Write_7_Segment>
  Write_7_Segment(17, 2);
 8001c72:	2102      	movs	r1, #2
 8001c74:	2011      	movs	r0, #17
 8001c76:	f7ff ffb9 	bl	8001bec <Write_7_Segment>
  Write_7_Segment(18, 3);
 8001c7a:	2103      	movs	r1, #3
 8001c7c:	2012      	movs	r0, #18
 8001c7e:	f7ff ffb5 	bl	8001bec <Write_7_Segment>
  Write_7_Segment(17, 4);
 8001c82:	2104      	movs	r1, #4
 8001c84:	2011      	movs	r0, #17
 8001c86:	f7ff ffb1 	bl	8001bec <Write_7_Segment>


  TM1723_Update_Screen();
 8001c8a:	f7ff ff71 	bl	8001b70 <TM1723_Update_Screen>
  HAL_Delay(2000);
 8001c8e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001c92:	f000 fc31 	bl	80024f8 <HAL_Delay>
  //HAL_FDCAN_Start(&DALY_hfdcan1);
  HAL_FDCAN_Start(&hfdcan1);
 8001c96:	48a5      	ldr	r0, [pc, #660]	; (8001f2c <main+0x2ec>)
 8001c98:	f000 fe8e 	bl	80029b8 <HAL_FDCAN_Start>
  TM1723_Clear_Screen();
 8001c9c:	f7ff ff8e 	bl	8001bbc <TM1723_Clear_Screen>

 uint8_t First_pos = CellCount/10;
 8001ca0:	4ba3      	ldr	r3, [pc, #652]	; (8001f30 <main+0x2f0>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	4aa3      	ldr	r2, [pc, #652]	; (8001f34 <main+0x2f4>)
 8001ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8001caa:	08db      	lsrs	r3, r3, #3
 8001cac:	71fb      	strb	r3, [r7, #7]
 uint8_t Second_pos = CellCount%10;
 8001cae:	4ba0      	ldr	r3, [pc, #640]	; (8001f30 <main+0x2f0>)
 8001cb0:	781a      	ldrb	r2, [r3, #0]
 8001cb2:	4ba0      	ldr	r3, [pc, #640]	; (8001f34 <main+0x2f4>)
 8001cb4:	fba3 1302 	umull	r1, r3, r3, r2
 8001cb8:	08d9      	lsrs	r1, r3, #3
 8001cba:	460b      	mov	r3, r1
 8001cbc:	009b      	lsls	r3, r3, #2
 8001cbe:	440b      	add	r3, r1
 8001cc0:	005b      	lsls	r3, r3, #1
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	71bb      	strb	r3, [r7, #6]
  Write_7_Segment(First_pos, 1);
 8001cc6:	79fb      	ldrb	r3, [r7, #7]
 8001cc8:	2101      	movs	r1, #1
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7ff ff8e 	bl	8001bec <Write_7_Segment>
  Write_7_Segment(Second_pos, 2);
 8001cd0:	79bb      	ldrb	r3, [r7, #6]
 8001cd2:	2102      	movs	r1, #2
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7ff ff89 	bl	8001bec <Write_7_Segment>
  Write_7_Segment(11, 4);
 8001cda:	2104      	movs	r1, #4
 8001cdc:	200b      	movs	r0, #11
 8001cde:	f7ff ff85 	bl	8001bec <Write_7_Segment>
  TM1723_Update_Screen();
 8001ce2:	f7ff ff45 	bl	8001b70 <TM1723_Update_Screen>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//Start the execution of protocol
if(FDCAN1->CCCR & FDCAN_CCCR_INIT_Msk) // Checking if the CCCR INIT flag is set (Bus off State)
 8001ce6:	4b94      	ldr	r3, [pc, #592]	; (8001f38 <main+0x2f8>)
 8001ce8:	699b      	ldr	r3, [r3, #24]
 8001cea:	f003 0301 	and.w	r3, r3, #1
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d005      	beq.n	8001cfe <main+0xbe>
      FDCAN1->CCCR &= ~FDCAN_CCCR_INIT;	// Resetting the flag so that bus off can be mitigated
 8001cf2:	4b91      	ldr	r3, [pc, #580]	; (8001f38 <main+0x2f8>)
 8001cf4:	699b      	ldr	r3, [r3, #24]
 8001cf6:	4a90      	ldr	r2, [pc, #576]	; (8001f38 <main+0x2f8>)
 8001cf8:	f023 0301 	bic.w	r3, r3, #1
 8001cfc:	6193      	str	r3, [r2, #24]

if(protocol_selection == 0)
 8001cfe:	4b8f      	ldr	r3, [pc, #572]	; (8001f3c <main+0x2fc>)
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d10c      	bne.n	8001d20 <main+0xe0>
	  {
		  Write_7_Segment(0, 4);
 8001d06:	2104      	movs	r1, #4
 8001d08:	2000      	movs	r0, #0
 8001d0a:	f7ff ff6f 	bl	8001bec <Write_7_Segment>
		  TM1723_Update_Screen();
 8001d0e:	f7ff ff2f 	bl	8001b70 <TM1723_Update_Screen>
		  JBD_BMS_Communication(&hfdcan1, CellCount);
 8001d12:	4b87      	ldr	r3, [pc, #540]	; (8001f30 <main+0x2f0>)
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	4619      	mov	r1, r3
 8001d18:	4884      	ldr	r0, [pc, #528]	; (8001f2c <main+0x2ec>)
 8001d1a:	f7fe fdc1 	bl	80008a0 <JBD_BMS_Communication>
 8001d1e:	e042      	b.n	8001da6 <main+0x166>
	  }
else if(protocol_selection == 1)
 8001d20:	4b86      	ldr	r3, [pc, #536]	; (8001f3c <main+0x2fc>)
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d10c      	bne.n	8001d42 <main+0x102>
	  {
		  Write_7_Segment(1, 4);
 8001d28:	2104      	movs	r1, #4
 8001d2a:	2001      	movs	r0, #1
 8001d2c:	f7ff ff5e 	bl	8001bec <Write_7_Segment>
		  TM1723_Update_Screen();
 8001d30:	f7ff ff1e 	bl	8001b70 <TM1723_Update_Screen>
		  DALY_BMS_Communication(&hfdcan1, CellCount);
 8001d34:	4b7e      	ldr	r3, [pc, #504]	; (8001f30 <main+0x2f0>)
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	4619      	mov	r1, r3
 8001d3a:	487c      	ldr	r0, [pc, #496]	; (8001f2c <main+0x2ec>)
 8001d3c:	f7ff f800 	bl	8000d40 <DALY_BMS_Communication>
 8001d40:	e031      	b.n	8001da6 <main+0x166>
	  }
else if(protocol_selection == 2)
 8001d42:	4b7e      	ldr	r3, [pc, #504]	; (8001f3c <main+0x2fc>)
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d10c      	bne.n	8001d64 <main+0x124>
	  {
		  Write_7_Segment(2, 4);
 8001d4a:	2104      	movs	r1, #4
 8001d4c:	2002      	movs	r0, #2
 8001d4e:	f7ff ff4d 	bl	8001bec <Write_7_Segment>
		  TM1723_Update_Screen();
 8001d52:	f7ff ff0d 	bl	8001b70 <TM1723_Update_Screen>
		  STH_BMS_Communication(&hfdcan1, CellCount);
 8001d56:	4b76      	ldr	r3, [pc, #472]	; (8001f30 <main+0x2f0>)
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	4873      	ldr	r0, [pc, #460]	; (8001f2c <main+0x2ec>)
 8001d5e:	f7ff fc3b 	bl	80015d8 <STH_BMS_Communication>
 8001d62:	e020      	b.n	8001da6 <main+0x166>
	  }
else if(protocol_selection == 3)
 8001d64:	4b75      	ldr	r3, [pc, #468]	; (8001f3c <main+0x2fc>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	2b03      	cmp	r3, #3
 8001d6a:	d10c      	bne.n	8001d86 <main+0x146>
	  {
		  Write_7_Segment(3, 4);
 8001d6c:	2104      	movs	r1, #4
 8001d6e:	2003      	movs	r0, #3
 8001d70:	f7ff ff3c 	bl	8001bec <Write_7_Segment>
		  TM1723_Update_Screen();
 8001d74:	f7ff fefc 	bl	8001b70 <TM1723_Update_Screen>
		  DALY_BMS_Communication(&hfdcan1, CellCount);
 8001d78:	4b6d      	ldr	r3, [pc, #436]	; (8001f30 <main+0x2f0>)
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	486b      	ldr	r0, [pc, #428]	; (8001f2c <main+0x2ec>)
 8001d80:	f7fe ffde 	bl	8000d40 <DALY_BMS_Communication>
 8001d84:	e00f      	b.n	8001da6 <main+0x166>
	  }
else if(protocol_selection == 4)
 8001d86:	4b6d      	ldr	r3, [pc, #436]	; (8001f3c <main+0x2fc>)
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	2b04      	cmp	r3, #4
 8001d8c:	d10b      	bne.n	8001da6 <main+0x166>
	  {
		  Write_7_Segment(4, 4);
 8001d8e:	2104      	movs	r1, #4
 8001d90:	2004      	movs	r0, #4
 8001d92:	f7ff ff2b 	bl	8001bec <Write_7_Segment>
		  TM1723_Update_Screen();
 8001d96:	f7ff feeb 	bl	8001b70 <TM1723_Update_Screen>
		  JLN_BMS_Communication(&hfdcan1, CellCount);
 8001d9a:	4b65      	ldr	r3, [pc, #404]	; (8001f30 <main+0x2f0>)
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4862      	ldr	r0, [pc, #392]	; (8001f2c <main+0x2ec>)
 8001da2:	f7ff fad7 	bl	8001354 <JLN_BMS_Communication>
	  }
//End the execution of protocol

//Start to update cell count and manage the cell count
 if(TM1723_Read_Switches() == 1)
 8001da6:	f7ff fecd 	bl	8001b44 <TM1723_Read_Switches>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d152      	bne.n	8001e56 <main+0x216>
  {
	  HAL_Delay(1);
 8001db0:	2001      	movs	r0, #1
 8001db2:	f000 fba1 	bl	80024f8 <HAL_Delay>
	  CellCount++;
 8001db6:	4b5e      	ldr	r3, [pc, #376]	; (8001f30 <main+0x2f0>)
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	3301      	adds	r3, #1
 8001dbc:	b2da      	uxtb	r2, r3
 8001dbe:	4b5c      	ldr	r3, [pc, #368]	; (8001f30 <main+0x2f0>)
 8001dc0:	701a      	strb	r2, [r3, #0]
	  if (CellCount<10)
 8001dc2:	4b5b      	ldr	r3, [pc, #364]	; (8001f30 <main+0x2f0>)
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	2b09      	cmp	r3, #9
 8001dc8:	d80b      	bhi.n	8001de2 <main+0x1a2>
	  {
		  Write_7_Segment(CellCount, 1);
 8001dca:	4b59      	ldr	r3, [pc, #356]	; (8001f30 <main+0x2f0>)
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	2101      	movs	r1, #1
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff ff0b 	bl	8001bec <Write_7_Segment>
		  Write_7_Segment(10, 2);
 8001dd6:	2102      	movs	r1, #2
 8001dd8:	200a      	movs	r0, #10
 8001dda:	f7ff ff07 	bl	8001bec <Write_7_Segment>
		  TM1723_Update_Screen();
 8001dde:	f7ff fec7 	bl	8001b70 <TM1723_Update_Screen>
	  }
	  if (CellCount>=10)
 8001de2:	4b53      	ldr	r3, [pc, #332]	; (8001f30 <main+0x2f0>)
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	2b09      	cmp	r3, #9
 8001de8:	d91e      	bls.n	8001e28 <main+0x1e8>
	  {
		  First_pos = CellCount/10;
 8001dea:	4b51      	ldr	r3, [pc, #324]	; (8001f30 <main+0x2f0>)
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	4a51      	ldr	r2, [pc, #324]	; (8001f34 <main+0x2f4>)
 8001df0:	fba2 2303 	umull	r2, r3, r2, r3
 8001df4:	08db      	lsrs	r3, r3, #3
 8001df6:	71fb      	strb	r3, [r7, #7]
		  Second_pos = CellCount%10;
 8001df8:	4b4d      	ldr	r3, [pc, #308]	; (8001f30 <main+0x2f0>)
 8001dfa:	781a      	ldrb	r2, [r3, #0]
 8001dfc:	4b4d      	ldr	r3, [pc, #308]	; (8001f34 <main+0x2f4>)
 8001dfe:	fba3 1302 	umull	r1, r3, r3, r2
 8001e02:	08d9      	lsrs	r1, r3, #3
 8001e04:	460b      	mov	r3, r1
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	440b      	add	r3, r1
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	71bb      	strb	r3, [r7, #6]
		  Write_7_Segment(First_pos, 1);
 8001e10:	79fb      	ldrb	r3, [r7, #7]
 8001e12:	2101      	movs	r1, #1
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7ff fee9 	bl	8001bec <Write_7_Segment>
		  Write_7_Segment(Second_pos, 2);
 8001e1a:	79bb      	ldrb	r3, [r7, #6]
 8001e1c:	2102      	movs	r1, #2
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7ff fee4 	bl	8001bec <Write_7_Segment>
		  TM1723_Update_Screen();
 8001e24:	f7ff fea4 	bl	8001b70 <TM1723_Update_Screen>
	  }
	  if(CellCount > 24)
 8001e28:	4b41      	ldr	r3, [pc, #260]	; (8001f30 <main+0x2f0>)
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	2b18      	cmp	r3, #24
 8001e2e:	d90c      	bls.n	8001e4a <main+0x20a>
	  {
		  CellCount=1;
 8001e30:	4b3f      	ldr	r3, [pc, #252]	; (8001f30 <main+0x2f0>)
 8001e32:	2201      	movs	r2, #1
 8001e34:	701a      	strb	r2, [r3, #0]
		  TM1723_Clear_Screen();
 8001e36:	f7ff fec1 	bl	8001bbc <TM1723_Clear_Screen>
		  Write_7_Segment(CellCount, 1);//working fine but 5 showing of the 25 number
 8001e3a:	4b3d      	ldr	r3, [pc, #244]	; (8001f30 <main+0x2f0>)
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	2101      	movs	r1, #1
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7ff fed3 	bl	8001bec <Write_7_Segment>
		  TM1723_Update_Screen();
 8001e46:	f7ff fe93 	bl	8001b70 <TM1723_Update_Screen>
	  }
	  while(TM1723_Read_Switches() == 1);
 8001e4a:	bf00      	nop
 8001e4c:	f7ff fe7a 	bl	8001b44 <TM1723_Read_Switches>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d0fa      	beq.n	8001e4c <main+0x20c>
  }
//End to update cell count

//Start to change protocol

  if(TM1723_Read_Switches() == 2)
 8001e56:	f7ff fe75 	bl	8001b44 <TM1723_Read_Switches>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b02      	cmp	r3, #2
 8001e5e:	f47f af42 	bne.w	8001ce6 <main+0xa6>
	{
	  protocol_selection++;
 8001e62:	4b36      	ldr	r3, [pc, #216]	; (8001f3c <main+0x2fc>)
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	3301      	adds	r3, #1
 8001e68:	b2da      	uxtb	r2, r3
 8001e6a:	4b34      	ldr	r3, [pc, #208]	; (8001f3c <main+0x2fc>)
 8001e6c:	701a      	strb	r2, [r3, #0]
	    if(protocol_selection>4)
 8001e6e:	4b33      	ldr	r3, [pc, #204]	; (8001f3c <main+0x2fc>)
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	2b04      	cmp	r3, #4
 8001e74:	d902      	bls.n	8001e7c <main+0x23c>
			  {
				  protocol_selection=0;
 8001e76:	4b31      	ldr	r3, [pc, #196]	; (8001f3c <main+0x2fc>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	701a      	strb	r2, [r3, #0]
			  }
	    HAL_Delay(2);
 8001e7c:	2002      	movs	r0, #2
 8001e7e:	f000 fb3b 	bl	80024f8 <HAL_Delay>
	    switch(protocol_selection)
 8001e82:	4b2e      	ldr	r3, [pc, #184]	; (8001f3c <main+0x2fc>)
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	2b04      	cmp	r3, #4
 8001e88:	d83c      	bhi.n	8001f04 <main+0x2c4>
 8001e8a:	a201      	add	r2, pc, #4	; (adr r2, 8001e90 <main+0x250>)
 8001e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e90:	08001ea5 	.word	0x08001ea5
 8001e94:	08001ebd 	.word	0x08001ebd
 8001e98:	08001ed5 	.word	0x08001ed5
 8001e9c:	08001eed 	.word	0x08001eed
 8001ea0:	08001eed 	.word	0x08001eed
			  {
			  case 0://for JBD
				  HAL_FDCAN_Stop(&hfdcan1);
 8001ea4:	4821      	ldr	r0, [pc, #132]	; (8001f2c <main+0x2ec>)
 8001ea6:	f000 fdaf 	bl	8002a08 <HAL_FDCAN_Stop>
				  //FDCAN_HandleTypeDef hfdcan1;
				  MX_FDCAN1_Init();
 8001eaa:	f000 f895 	bl	8001fd8 <MX_FDCAN1_Init>
				  HAL_FDCAN_Start(&hfdcan1);
 8001eae:	481f      	ldr	r0, [pc, #124]	; (8001f2c <main+0x2ec>)
 8001eb0:	f000 fd82 	bl	80029b8 <HAL_FDCAN_Start>
				  HAL_Delay(1);
 8001eb4:	2001      	movs	r0, #1
 8001eb6:	f000 fb1f 	bl	80024f8 <HAL_Delay>
				  break;
 8001eba:	e02f      	b.n	8001f1c <main+0x2dc>
			  case 1://for DALY
				  HAL_FDCAN_Stop(&hfdcan1);
 8001ebc:	481b      	ldr	r0, [pc, #108]	; (8001f2c <main+0x2ec>)
 8001ebe:	f000 fda3 	bl	8002a08 <HAL_FDCAN_Stop>
				 // FDCAN_HandleTypeDef DALY_hfdcan1;
				  DALY_MX_FDCAN1_Init();
 8001ec2:	f000 f8cf 	bl	8002064 <DALY_MX_FDCAN1_Init>
				  HAL_FDCAN_Start(&hfdcan1);
 8001ec6:	4819      	ldr	r0, [pc, #100]	; (8001f2c <main+0x2ec>)
 8001ec8:	f000 fd76 	bl	80029b8 <HAL_FDCAN_Start>
				  HAL_Delay(1);
 8001ecc:	2001      	movs	r0, #1
 8001ece:	f000 fb13 	bl	80024f8 <HAL_Delay>
				  break;
 8001ed2:	e023      	b.n	8001f1c <main+0x2dc>
			  case 2://for Ruchira New
				  HAL_FDCAN_Stop(&hfdcan1);
 8001ed4:	4815      	ldr	r0, [pc, #84]	; (8001f2c <main+0x2ec>)
 8001ed6:	f000 fd97 	bl	8002a08 <HAL_FDCAN_Stop>
				 // FDCAN_HandleTypeDef STH_hfdcan1;
				  STH_MX_FDCAN1_Init();
 8001eda:	f000 f909 	bl	80020f0 <STH_MX_FDCAN1_Init>
				  HAL_FDCAN_Start(&hfdcan1);
 8001ede:	4813      	ldr	r0, [pc, #76]	; (8001f2c <main+0x2ec>)
 8001ee0:	f000 fd6a 	bl	80029b8 <HAL_FDCAN_Start>
				  HAL_Delay(1);
 8001ee4:	2001      	movs	r0, #1
 8001ee6:	f000 fb07 	bl	80024f8 <HAL_Delay>
				  break;
 8001eea:	e017      	b.n	8001f1c <main+0x2dc>
			  case 3:
			  case 4: //for Inverted Daly
				  HAL_FDCAN_Stop(&hfdcan1);
 8001eec:	480f      	ldr	r0, [pc, #60]	; (8001f2c <main+0x2ec>)
 8001eee:	f000 fd8b 	bl	8002a08 <HAL_FDCAN_Stop>
				 // FDCAN_HandleTypeDef STH_hfdcan1;
				  MX_FDCAN1_Init();
 8001ef2:	f000 f871 	bl	8001fd8 <MX_FDCAN1_Init>
				  HAL_FDCAN_Start(&hfdcan1);
 8001ef6:	480d      	ldr	r0, [pc, #52]	; (8001f2c <main+0x2ec>)
 8001ef8:	f000 fd5e 	bl	80029b8 <HAL_FDCAN_Start>
				  HAL_Delay(1);
 8001efc:	2001      	movs	r0, #1
 8001efe:	f000 fafb 	bl	80024f8 <HAL_Delay>
				  break;
 8001f02:	e00b      	b.n	8001f1c <main+0x2dc>
//				  MX_FDCAN1_Init();
//				  HAL_FDCAN_Start(&hfdcan1);
//				  HAL_Delay(1);
//				  break;
			  default://By default it is a JBD
				  HAL_FDCAN_Stop(&hfdcan1);
 8001f04:	4809      	ldr	r0, [pc, #36]	; (8001f2c <main+0x2ec>)
 8001f06:	f000 fd7f 	bl	8002a08 <HAL_FDCAN_Stop>
				  //FDCAN_HandleTypeDef hfdcan1;
				  MX_FDCAN1_Init();
 8001f0a:	f000 f865 	bl	8001fd8 <MX_FDCAN1_Init>
				  HAL_FDCAN_Start(&hfdcan1);
 8001f0e:	4807      	ldr	r0, [pc, #28]	; (8001f2c <main+0x2ec>)
 8001f10:	f000 fd52 	bl	80029b8 <HAL_FDCAN_Start>
				  HAL_Delay(1);
 8001f14:	2001      	movs	r0, #1
 8001f16:	f000 faef 	bl	80024f8 <HAL_Delay>
				  break;
 8001f1a:	bf00      	nop
			  }
	  while(TM1723_Read_Switches() == 2);
 8001f1c:	bf00      	nop
 8001f1e:	f7ff fe11 	bl	8001b44 <TM1723_Read_Switches>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	d0fa      	beq.n	8001f1e <main+0x2de>
if(FDCAN1->CCCR & FDCAN_CCCR_INIT_Msk) // Checking if the CCCR INIT flag is set (Bus off State)
 8001f28:	e6dd      	b.n	8001ce6 <main+0xa6>
 8001f2a:	bf00      	nop
 8001f2c:	20000188 	.word	0x20000188
 8001f30:	20000000 	.word	0x20000000
 8001f34:	cccccccd 	.word	0xcccccccd
 8001f38:	40006400 	.word	0x40006400
 8001f3c:	200001ec 	.word	0x200001ec

08001f40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b094      	sub	sp, #80	; 0x50
 8001f44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f46:	f107 0318 	add.w	r3, r7, #24
 8001f4a:	2238      	movs	r2, #56	; 0x38
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f002 f96a 	bl	8004228 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f54:	1d3b      	adds	r3, r7, #4
 8001f56:	2200      	movs	r2, #0
 8001f58:	601a      	str	r2, [r3, #0]
 8001f5a:	605a      	str	r2, [r3, #4]
 8001f5c:	609a      	str	r2, [r3, #8]
 8001f5e:	60da      	str	r2, [r3, #12]
 8001f60:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001f62:	2000      	movs	r0, #0
 8001f64:	f001 f9ac 	bl	80032c0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f68:	2302      	movs	r3, #2
 8001f6a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f6c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f70:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f72:	2340      	movs	r3, #64	; 0x40
 8001f74:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f76:	2302      	movs	r3, #2
 8001f78:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f7a:	2302      	movs	r3, #2
 8001f7c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 20;
 8001f82:	2314      	movs	r3, #20
 8001f84:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f86:	2302      	movs	r3, #2
 8001f88:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001f8a:	2302      	movs	r3, #2
 8001f8c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001f8e:	2302      	movs	r3, #2
 8001f90:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f92:	f107 0318 	add.w	r3, r7, #24
 8001f96:	4618      	mov	r0, r3
 8001f98:	f001 fa36 	bl	8003408 <HAL_RCC_OscConfig>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001fa2:	f000 f94f 	bl	8002244 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fa6:	230f      	movs	r3, #15
 8001fa8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001faa:	2303      	movs	r3, #3
 8001fac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001fba:	1d3b      	adds	r3, r7, #4
 8001fbc:	2104      	movs	r1, #4
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f001 fd3a 	bl	8003a38 <HAL_RCC_ClockConfig>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d001      	beq.n	8001fce <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001fca:	f000 f93b 	bl	8002244 <Error_Handler>
  }
}
 8001fce:	bf00      	nop
 8001fd0:	3750      	adds	r7, #80	; 0x50
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
	...

08001fd8 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)//for JBD
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001fdc:	4b1f      	ldr	r3, [pc, #124]	; (800205c <MX_FDCAN1_Init+0x84>)
 8001fde:	4a20      	ldr	r2, [pc, #128]	; (8002060 <MX_FDCAN1_Init+0x88>)
 8001fe0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001fe2:	4b1e      	ldr	r3, [pc, #120]	; (800205c <MX_FDCAN1_Init+0x84>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001fe8:	4b1c      	ldr	r3, [pc, #112]	; (800205c <MX_FDCAN1_Init+0x84>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001fee:	4b1b      	ldr	r3, [pc, #108]	; (800205c <MX_FDCAN1_Init+0x84>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001ff4:	4b19      	ldr	r3, [pc, #100]	; (800205c <MX_FDCAN1_Init+0x84>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001ffa:	4b18      	ldr	r3, [pc, #96]	; (800205c <MX_FDCAN1_Init+0x84>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8002000:	4b16      	ldr	r3, [pc, #88]	; (800205c <MX_FDCAN1_Init+0x84>)
 8002002:	2200      	movs	r2, #0
 8002004:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 64;
 8002006:	4b15      	ldr	r3, [pc, #84]	; (800205c <MX_FDCAN1_Init+0x84>)
 8002008:	2240      	movs	r2, #64	; 0x40
 800200a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800200c:	4b13      	ldr	r3, [pc, #76]	; (800205c <MX_FDCAN1_Init+0x84>)
 800200e:	2201      	movs	r2, #1
 8002010:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8002012:	4b12      	ldr	r3, [pc, #72]	; (800205c <MX_FDCAN1_Init+0x84>)
 8002014:	2202      	movs	r2, #2
 8002016:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8002018:	4b10      	ldr	r3, [pc, #64]	; (800205c <MX_FDCAN1_Init+0x84>)
 800201a:	2202      	movs	r2, #2
 800201c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800201e:	4b0f      	ldr	r3, [pc, #60]	; (800205c <MX_FDCAN1_Init+0x84>)
 8002020:	2201      	movs	r2, #1
 8002022:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8002024:	4b0d      	ldr	r3, [pc, #52]	; (800205c <MX_FDCAN1_Init+0x84>)
 8002026:	2201      	movs	r2, #1
 8002028:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800202a:	4b0c      	ldr	r3, [pc, #48]	; (800205c <MX_FDCAN1_Init+0x84>)
 800202c:	2201      	movs	r2, #1
 800202e:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8002030:	4b0a      	ldr	r3, [pc, #40]	; (800205c <MX_FDCAN1_Init+0x84>)
 8002032:	2201      	movs	r2, #1
 8002034:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8002036:	4b09      	ldr	r3, [pc, #36]	; (800205c <MX_FDCAN1_Init+0x84>)
 8002038:	2200      	movs	r2, #0
 800203a:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 800203c:	4b07      	ldr	r3, [pc, #28]	; (800205c <MX_FDCAN1_Init+0x84>)
 800203e:	2200      	movs	r2, #0
 8002040:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002042:	4b06      	ldr	r3, [pc, #24]	; (800205c <MX_FDCAN1_Init+0x84>)
 8002044:	2200      	movs	r2, #0
 8002046:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8002048:	4804      	ldr	r0, [pc, #16]	; (800205c <MX_FDCAN1_Init+0x84>)
 800204a:	f000 fb5b 	bl	8002704 <HAL_FDCAN_Init>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8002054:	f000 f8f6 	bl	8002244 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8002058:	bf00      	nop
 800205a:	bd80      	pop	{r7, pc}
 800205c:	20000188 	.word	0x20000188
 8002060:	40006400 	.word	0x40006400

08002064 <DALY_MX_FDCAN1_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void DALY_MX_FDCAN1_Init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
	hfdcan1.Instance = FDCAN1;
 8002068:	4b1f      	ldr	r3, [pc, #124]	; (80020e8 <DALY_MX_FDCAN1_Init+0x84>)
 800206a:	4a20      	ldr	r2, [pc, #128]	; (80020ec <DALY_MX_FDCAN1_Init+0x88>)
 800206c:	601a      	str	r2, [r3, #0]
	hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800206e:	4b1e      	ldr	r3, [pc, #120]	; (80020e8 <DALY_MX_FDCAN1_Init+0x84>)
 8002070:	2200      	movs	r2, #0
 8002072:	605a      	str	r2, [r3, #4]
	hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002074:	4b1c      	ldr	r3, [pc, #112]	; (80020e8 <DALY_MX_FDCAN1_Init+0x84>)
 8002076:	2200      	movs	r2, #0
 8002078:	609a      	str	r2, [r3, #8]
	hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800207a:	4b1b      	ldr	r3, [pc, #108]	; (80020e8 <DALY_MX_FDCAN1_Init+0x84>)
 800207c:	2200      	movs	r2, #0
 800207e:	60da      	str	r2, [r3, #12]
	hfdcan1.Init.AutoRetransmission = DISABLE;
 8002080:	4b19      	ldr	r3, [pc, #100]	; (80020e8 <DALY_MX_FDCAN1_Init+0x84>)
 8002082:	2200      	movs	r2, #0
 8002084:	741a      	strb	r2, [r3, #16]
	hfdcan1.Init.TransmitPause = DISABLE;
 8002086:	4b18      	ldr	r3, [pc, #96]	; (80020e8 <DALY_MX_FDCAN1_Init+0x84>)
 8002088:	2200      	movs	r2, #0
 800208a:	745a      	strb	r2, [r3, #17]
	hfdcan1.Init.ProtocolException = DISABLE;
 800208c:	4b16      	ldr	r3, [pc, #88]	; (80020e8 <DALY_MX_FDCAN1_Init+0x84>)
 800208e:	2200      	movs	r2, #0
 8002090:	749a      	strb	r2, [r3, #18]
	hfdcan1.Init.NominalPrescaler = 64;
 8002092:	4b15      	ldr	r3, [pc, #84]	; (80020e8 <DALY_MX_FDCAN1_Init+0x84>)
 8002094:	2240      	movs	r2, #64	; 0x40
 8002096:	615a      	str	r2, [r3, #20]
	hfdcan1.Init.NominalSyncJumpWidth = 1;
 8002098:	4b13      	ldr	r3, [pc, #76]	; (80020e8 <DALY_MX_FDCAN1_Init+0x84>)
 800209a:	2201      	movs	r2, #1
 800209c:	619a      	str	r2, [r3, #24]
	hfdcan1.Init.NominalTimeSeg1 = 8;
 800209e:	4b12      	ldr	r3, [pc, #72]	; (80020e8 <DALY_MX_FDCAN1_Init+0x84>)
 80020a0:	2208      	movs	r2, #8
 80020a2:	61da      	str	r2, [r3, #28]
	hfdcan1.Init.NominalTimeSeg2 = 1;
 80020a4:	4b10      	ldr	r3, [pc, #64]	; (80020e8 <DALY_MX_FDCAN1_Init+0x84>)
 80020a6:	2201      	movs	r2, #1
 80020a8:	621a      	str	r2, [r3, #32]
	hfdcan1.Init.DataPrescaler = 1;
 80020aa:	4b0f      	ldr	r3, [pc, #60]	; (80020e8 <DALY_MX_FDCAN1_Init+0x84>)
 80020ac:	2201      	movs	r2, #1
 80020ae:	625a      	str	r2, [r3, #36]	; 0x24
	hfdcan1.Init.DataSyncJumpWidth = 1;
 80020b0:	4b0d      	ldr	r3, [pc, #52]	; (80020e8 <DALY_MX_FDCAN1_Init+0x84>)
 80020b2:	2201      	movs	r2, #1
 80020b4:	629a      	str	r2, [r3, #40]	; 0x28
	hfdcan1.Init.DataTimeSeg1 = 1;
 80020b6:	4b0c      	ldr	r3, [pc, #48]	; (80020e8 <DALY_MX_FDCAN1_Init+0x84>)
 80020b8:	2201      	movs	r2, #1
 80020ba:	62da      	str	r2, [r3, #44]	; 0x2c
	hfdcan1.Init.DataTimeSeg2 = 1;
 80020bc:	4b0a      	ldr	r3, [pc, #40]	; (80020e8 <DALY_MX_FDCAN1_Init+0x84>)
 80020be:	2201      	movs	r2, #1
 80020c0:	631a      	str	r2, [r3, #48]	; 0x30
	hfdcan1.Init.StdFiltersNbr = 0;
 80020c2:	4b09      	ldr	r3, [pc, #36]	; (80020e8 <DALY_MX_FDCAN1_Init+0x84>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	635a      	str	r2, [r3, #52]	; 0x34
	hfdcan1.Init.ExtFiltersNbr = 0;
 80020c8:	4b07      	ldr	r3, [pc, #28]	; (80020e8 <DALY_MX_FDCAN1_Init+0x84>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	639a      	str	r2, [r3, #56]	; 0x38
	hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80020ce:	4b06      	ldr	r3, [pc, #24]	; (80020e8 <DALY_MX_FDCAN1_Init+0x84>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80020d4:	4804      	ldr	r0, [pc, #16]	; (80020e8 <DALY_MX_FDCAN1_Init+0x84>)
 80020d6:	f000 fb15 	bl	8002704 <HAL_FDCAN_Init>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <DALY_MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80020e0:	f000 f8b0 	bl	8002244 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80020e4:	bf00      	nop
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	20000188 	.word	0x20000188
 80020ec:	40006400 	.word	0x40006400

080020f0 <STH_MX_FDCAN1_Init>:
  * @param None
  * @retval None
  */

static void STH_MX_FDCAN1_Init(void)//for JBD
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
	hfdcan1.Instance = FDCAN1;
 80020f4:	4b1f      	ldr	r3, [pc, #124]	; (8002174 <STH_MX_FDCAN1_Init+0x84>)
 80020f6:	4a20      	ldr	r2, [pc, #128]	; (8002178 <STH_MX_FDCAN1_Init+0x88>)
 80020f8:	601a      	str	r2, [r3, #0]
	hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80020fa:	4b1e      	ldr	r3, [pc, #120]	; (8002174 <STH_MX_FDCAN1_Init+0x84>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	605a      	str	r2, [r3, #4]
	hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002100:	4b1c      	ldr	r3, [pc, #112]	; (8002174 <STH_MX_FDCAN1_Init+0x84>)
 8002102:	2200      	movs	r2, #0
 8002104:	609a      	str	r2, [r3, #8]
	hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002106:	4b1b      	ldr	r3, [pc, #108]	; (8002174 <STH_MX_FDCAN1_Init+0x84>)
 8002108:	2200      	movs	r2, #0
 800210a:	60da      	str	r2, [r3, #12]
	hfdcan1.Init.AutoRetransmission = DISABLE;
 800210c:	4b19      	ldr	r3, [pc, #100]	; (8002174 <STH_MX_FDCAN1_Init+0x84>)
 800210e:	2200      	movs	r2, #0
 8002110:	741a      	strb	r2, [r3, #16]
	hfdcan1.Init.TransmitPause = DISABLE;
 8002112:	4b18      	ldr	r3, [pc, #96]	; (8002174 <STH_MX_FDCAN1_Init+0x84>)
 8002114:	2200      	movs	r2, #0
 8002116:	745a      	strb	r2, [r3, #17]
	hfdcan1.Init.ProtocolException = DISABLE;
 8002118:	4b16      	ldr	r3, [pc, #88]	; (8002174 <STH_MX_FDCAN1_Init+0x84>)
 800211a:	2200      	movs	r2, #0
 800211c:	749a      	strb	r2, [r3, #18]
	hfdcan1.Init.NominalPrescaler = 64;
 800211e:	4b15      	ldr	r3, [pc, #84]	; (8002174 <STH_MX_FDCAN1_Init+0x84>)
 8002120:	2240      	movs	r2, #64	; 0x40
 8002122:	615a      	str	r2, [r3, #20]
	hfdcan1.Init.NominalSyncJumpWidth = 1;
 8002124:	4b13      	ldr	r3, [pc, #76]	; (8002174 <STH_MX_FDCAN1_Init+0x84>)
 8002126:	2201      	movs	r2, #1
 8002128:	619a      	str	r2, [r3, #24]
	hfdcan1.Init.NominalTimeSeg1 = 2;
 800212a:	4b12      	ldr	r3, [pc, #72]	; (8002174 <STH_MX_FDCAN1_Init+0x84>)
 800212c:	2202      	movs	r2, #2
 800212e:	61da      	str	r2, [r3, #28]
	hfdcan1.Init.NominalTimeSeg2 = 2;
 8002130:	4b10      	ldr	r3, [pc, #64]	; (8002174 <STH_MX_FDCAN1_Init+0x84>)
 8002132:	2202      	movs	r2, #2
 8002134:	621a      	str	r2, [r3, #32]
	hfdcan1.Init.DataPrescaler = 1;
 8002136:	4b0f      	ldr	r3, [pc, #60]	; (8002174 <STH_MX_FDCAN1_Init+0x84>)
 8002138:	2201      	movs	r2, #1
 800213a:	625a      	str	r2, [r3, #36]	; 0x24
	hfdcan1.Init.DataSyncJumpWidth = 1;
 800213c:	4b0d      	ldr	r3, [pc, #52]	; (8002174 <STH_MX_FDCAN1_Init+0x84>)
 800213e:	2201      	movs	r2, #1
 8002140:	629a      	str	r2, [r3, #40]	; 0x28
	hfdcan1.Init.DataTimeSeg1 = 1;
 8002142:	4b0c      	ldr	r3, [pc, #48]	; (8002174 <STH_MX_FDCAN1_Init+0x84>)
 8002144:	2201      	movs	r2, #1
 8002146:	62da      	str	r2, [r3, #44]	; 0x2c
	hfdcan1.Init.DataTimeSeg2 = 1;
 8002148:	4b0a      	ldr	r3, [pc, #40]	; (8002174 <STH_MX_FDCAN1_Init+0x84>)
 800214a:	2201      	movs	r2, #1
 800214c:	631a      	str	r2, [r3, #48]	; 0x30
	hfdcan1.Init.StdFiltersNbr = 0;
 800214e:	4b09      	ldr	r3, [pc, #36]	; (8002174 <STH_MX_FDCAN1_Init+0x84>)
 8002150:	2200      	movs	r2, #0
 8002152:	635a      	str	r2, [r3, #52]	; 0x34
	hfdcan1.Init.ExtFiltersNbr = 0;
 8002154:	4b07      	ldr	r3, [pc, #28]	; (8002174 <STH_MX_FDCAN1_Init+0x84>)
 8002156:	2200      	movs	r2, #0
 8002158:	639a      	str	r2, [r3, #56]	; 0x38
	hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800215a:	4b06      	ldr	r3, [pc, #24]	; (8002174 <STH_MX_FDCAN1_Init+0x84>)
 800215c:	2200      	movs	r2, #0
 800215e:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8002160:	4804      	ldr	r0, [pc, #16]	; (8002174 <STH_MX_FDCAN1_Init+0x84>)
 8002162:	f000 facf 	bl	8002704 <HAL_FDCAN_Init>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <STH_MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 800216c:	f000 f86a 	bl	8002244 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8002170:	bf00      	nop
 8002172:	bd80      	pop	{r7, pc}
 8002174:	20000188 	.word	0x20000188
 8002178:	40006400 	.word	0x40006400

0800217c <MX_GPIO_Init>:
static void MX_GPIO_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b088      	sub	sp, #32
 8002180:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002182:	f107 030c 	add.w	r3, r7, #12
 8002186:	2200      	movs	r2, #0
 8002188:	601a      	str	r2, [r3, #0]
 800218a:	605a      	str	r2, [r3, #4]
 800218c:	609a      	str	r2, [r3, #8]
 800218e:	60da      	str	r2, [r3, #12]
 8002190:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002192:	4b2a      	ldr	r3, [pc, #168]	; (800223c <MX_GPIO_Init+0xc0>)
 8002194:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002196:	4a29      	ldr	r2, [pc, #164]	; (800223c <MX_GPIO_Init+0xc0>)
 8002198:	f043 0302 	orr.w	r3, r3, #2
 800219c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800219e:	4b27      	ldr	r3, [pc, #156]	; (800223c <MX_GPIO_Init+0xc0>)
 80021a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021a2:	f003 0302 	and.w	r3, r3, #2
 80021a6:	60bb      	str	r3, [r7, #8]
 80021a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021aa:	4b24      	ldr	r3, [pc, #144]	; (800223c <MX_GPIO_Init+0xc0>)
 80021ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ae:	4a23      	ldr	r2, [pc, #140]	; (800223c <MX_GPIO_Init+0xc0>)
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021b6:	4b21      	ldr	r3, [pc, #132]	; (800223c <MX_GPIO_Init+0xc0>)
 80021b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	607b      	str	r3, [r7, #4]
 80021c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|LCD_SCK_Pin|LCD_MOSI_Pin, GPIO_PIN_RESET);
 80021c2:	2200      	movs	r2, #0
 80021c4:	f242 0128 	movw	r1, #8232	; 0x2028
 80021c8:	481d      	ldr	r0, [pc, #116]	; (8002240 <MX_GPIO_Init+0xc4>)
 80021ca:	f001 f847 	bl	800325c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_NSS_GPIO_Port, LCD_NSS_Pin, GPIO_PIN_RESET);
 80021ce:	2200      	movs	r2, #0
 80021d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021d8:	f001 f840 	bl	800325c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin LCD_SCK_Pin LCD_MOSI_Pin */
  GPIO_InitStruct.Pin = LED_Pin|LCD_SCK_Pin|LCD_MOSI_Pin;
 80021dc:	f242 0328 	movw	r3, #8232	; 0x2028
 80021e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021e2:	2301      	movs	r3, #1
 80021e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e6:	2300      	movs	r3, #0
 80021e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ea:	2300      	movs	r3, #0
 80021ec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021ee:	f107 030c 	add.w	r3, r7, #12
 80021f2:	4619      	mov	r1, r3
 80021f4:	4812      	ldr	r0, [pc, #72]	; (8002240 <MX_GPIO_Init+0xc4>)
 80021f6:	f000 fe97 	bl	8002f28 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_NSS_Pin */
  GPIO_InitStruct.Pin = LCD_NSS_Pin;
 80021fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80021fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002200:	2301      	movs	r3, #1
 8002202:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002204:	2300      	movs	r3, #0
 8002206:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002208:	2300      	movs	r3, #0
 800220a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_NSS_GPIO_Port, &GPIO_InitStruct);
 800220c:	f107 030c 	add.w	r3, r7, #12
 8002210:	4619      	mov	r1, r3
 8002212:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002216:	f000 fe87 	bl	8002f28 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_MISO_Pin */
  GPIO_InitStruct.Pin = LCD_MISO_Pin;
 800221a:	2310      	movs	r3, #16
 800221c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800221e:	2300      	movs	r3, #0
 8002220:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002222:	2300      	movs	r3, #0
 8002224:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LCD_MISO_GPIO_Port, &GPIO_InitStruct);
 8002226:	f107 030c 	add.w	r3, r7, #12
 800222a:	4619      	mov	r1, r3
 800222c:	4804      	ldr	r0, [pc, #16]	; (8002240 <MX_GPIO_Init+0xc4>)
 800222e:	f000 fe7b 	bl	8002f28 <HAL_GPIO_Init>

}
 8002232:	bf00      	nop
 8002234:	3720      	adds	r7, #32
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	40021000 	.word	0x40021000
 8002240:	48000400 	.word	0x48000400

08002244 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002248:	b672      	cpsid	i
}
 800224a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800224c:	e7fe      	b.n	800224c <Error_Handler+0x8>
	...

08002250 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002256:	4b0f      	ldr	r3, [pc, #60]	; (8002294 <HAL_MspInit+0x44>)
 8002258:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800225a:	4a0e      	ldr	r2, [pc, #56]	; (8002294 <HAL_MspInit+0x44>)
 800225c:	f043 0301 	orr.w	r3, r3, #1
 8002260:	6613      	str	r3, [r2, #96]	; 0x60
 8002262:	4b0c      	ldr	r3, [pc, #48]	; (8002294 <HAL_MspInit+0x44>)
 8002264:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002266:	f003 0301 	and.w	r3, r3, #1
 800226a:	607b      	str	r3, [r7, #4]
 800226c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800226e:	4b09      	ldr	r3, [pc, #36]	; (8002294 <HAL_MspInit+0x44>)
 8002270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002272:	4a08      	ldr	r2, [pc, #32]	; (8002294 <HAL_MspInit+0x44>)
 8002274:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002278:	6593      	str	r3, [r2, #88]	; 0x58
 800227a:	4b06      	ldr	r3, [pc, #24]	; (8002294 <HAL_MspInit+0x44>)
 800227c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800227e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002282:	603b      	str	r3, [r7, #0]
 8002284:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002286:	bf00      	nop
 8002288:	370c      	adds	r7, #12
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	40021000 	.word	0x40021000

08002298 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b09a      	sub	sp, #104	; 0x68
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80022a4:	2200      	movs	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]
 80022a8:	605a      	str	r2, [r3, #4]
 80022aa:	609a      	str	r2, [r3, #8]
 80022ac:	60da      	str	r2, [r3, #12]
 80022ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022b0:	f107 0310 	add.w	r3, r7, #16
 80022b4:	2244      	movs	r2, #68	; 0x44
 80022b6:	2100      	movs	r1, #0
 80022b8:	4618      	mov	r0, r3
 80022ba:	f001 ffb5 	bl	8004228 <memset>
  if(hfdcan->Instance==FDCAN1)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a20      	ldr	r2, [pc, #128]	; (8002344 <HAL_FDCAN_MspInit+0xac>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d139      	bne.n	800233c <HAL_FDCAN_MspInit+0xa4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80022c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022cc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80022ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022d2:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022d4:	f107 0310 	add.w	r3, r7, #16
 80022d8:	4618      	mov	r0, r3
 80022da:	f001 fd91 	bl	8003e00 <HAL_RCCEx_PeriphCLKConfig>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d001      	beq.n	80022e8 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 80022e4:	f7ff ffae 	bl	8002244 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80022e8:	4b17      	ldr	r3, [pc, #92]	; (8002348 <HAL_FDCAN_MspInit+0xb0>)
 80022ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ec:	4a16      	ldr	r2, [pc, #88]	; (8002348 <HAL_FDCAN_MspInit+0xb0>)
 80022ee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80022f2:	6593      	str	r3, [r2, #88]	; 0x58
 80022f4:	4b14      	ldr	r3, [pc, #80]	; (8002348 <HAL_FDCAN_MspInit+0xb0>)
 80022f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022fc:	60fb      	str	r3, [r7, #12]
 80022fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002300:	4b11      	ldr	r3, [pc, #68]	; (8002348 <HAL_FDCAN_MspInit+0xb0>)
 8002302:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002304:	4a10      	ldr	r2, [pc, #64]	; (8002348 <HAL_FDCAN_MspInit+0xb0>)
 8002306:	f043 0301 	orr.w	r3, r3, #1
 800230a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800230c:	4b0e      	ldr	r3, [pc, #56]	; (8002348 <HAL_FDCAN_MspInit+0xb0>)
 800230e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002310:	f003 0301 	and.w	r3, r3, #1
 8002314:	60bb      	str	r3, [r7, #8]
 8002316:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002318:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800231c:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231e:	2302      	movs	r3, #2
 8002320:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002322:	2300      	movs	r3, #0
 8002324:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002326:	2300      	movs	r3, #0
 8002328:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800232a:	2309      	movs	r3, #9
 800232c:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800232e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002332:	4619      	mov	r1, r3
 8002334:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002338:	f000 fdf6 	bl	8002f28 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 800233c:	bf00      	nop
 800233e:	3768      	adds	r7, #104	; 0x68
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	40006400 	.word	0x40006400
 8002348:	40021000 	.word	0x40021000

0800234c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002350:	e7fe      	b.n	8002350 <NMI_Handler+0x4>

08002352 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002352:	b480      	push	{r7}
 8002354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002356:	e7fe      	b.n	8002356 <HardFault_Handler+0x4>

08002358 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800235c:	e7fe      	b.n	800235c <MemManage_Handler+0x4>

0800235e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800235e:	b480      	push	{r7}
 8002360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002362:	e7fe      	b.n	8002362 <BusFault_Handler+0x4>

08002364 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002368:	e7fe      	b.n	8002368 <UsageFault_Handler+0x4>

0800236a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800236a:	b480      	push	{r7}
 800236c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800236e:	bf00      	nop
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr

08002378 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800237c:	bf00      	nop
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr

08002386 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002386:	b480      	push	{r7}
 8002388:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800238a:	bf00      	nop
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002398:	f000 f890 	bl	80024bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800239c:	bf00      	nop
 800239e:	bd80      	pop	{r7, pc}

080023a0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80023a4:	4b06      	ldr	r3, [pc, #24]	; (80023c0 <SystemInit+0x20>)
 80023a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023aa:	4a05      	ldr	r2, [pc, #20]	; (80023c0 <SystemInit+0x20>)
 80023ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80023b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023b4:	bf00      	nop
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	e000ed00 	.word	0xe000ed00

080023c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80023c4:	480d      	ldr	r0, [pc, #52]	; (80023fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80023c6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023c8:	480d      	ldr	r0, [pc, #52]	; (8002400 <LoopForever+0x6>)
  ldr r1, =_edata
 80023ca:	490e      	ldr	r1, [pc, #56]	; (8002404 <LoopForever+0xa>)
  ldr r2, =_sidata
 80023cc:	4a0e      	ldr	r2, [pc, #56]	; (8002408 <LoopForever+0xe>)
  movs r3, #0
 80023ce:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80023d0:	e002      	b.n	80023d8 <LoopCopyDataInit>

080023d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023d6:	3304      	adds	r3, #4

080023d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023dc:	d3f9      	bcc.n	80023d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023de:	4a0b      	ldr	r2, [pc, #44]	; (800240c <LoopForever+0x12>)
  ldr r4, =_ebss
 80023e0:	4c0b      	ldr	r4, [pc, #44]	; (8002410 <LoopForever+0x16>)
  movs r3, #0
 80023e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023e4:	e001      	b.n	80023ea <LoopFillZerobss>

080023e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023e8:	3204      	adds	r2, #4

080023ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023ec:	d3fb      	bcc.n	80023e6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80023ee:	f7ff ffd7 	bl	80023a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023f2:	f001 fef5 	bl	80041e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80023f6:	f7ff fc23 	bl	8001c40 <main>

080023fa <LoopForever>:

LoopForever:
    b LoopForever
 80023fa:	e7fe      	b.n	80023fa <LoopForever>
  ldr   r0, =_estack
 80023fc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002400:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002404:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8002408:	0800428c 	.word	0x0800428c
  ldr r2, =_sbss
 800240c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8002410:	200001f4 	.word	0x200001f4

08002414 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002414:	e7fe      	b.n	8002414 <ADC1_2_IRQHandler>

08002416 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002416:	b580      	push	{r7, lr}
 8002418:	b082      	sub	sp, #8
 800241a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800241c:	2300      	movs	r3, #0
 800241e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002420:	2003      	movs	r0, #3
 8002422:	f000 f93d 	bl	80026a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002426:	200f      	movs	r0, #15
 8002428:	f000 f80e 	bl	8002448 <HAL_InitTick>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d002      	beq.n	8002438 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	71fb      	strb	r3, [r7, #7]
 8002436:	e001      	b.n	800243c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002438:	f7ff ff0a 	bl	8002250 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800243c:	79fb      	ldrb	r3, [r7, #7]

}
 800243e:	4618      	mov	r0, r3
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
	...

08002448 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002450:	2300      	movs	r3, #0
 8002452:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002454:	4b16      	ldr	r3, [pc, #88]	; (80024b0 <HAL_InitTick+0x68>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d022      	beq.n	80024a2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800245c:	4b15      	ldr	r3, [pc, #84]	; (80024b4 <HAL_InitTick+0x6c>)
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	4b13      	ldr	r3, [pc, #76]	; (80024b0 <HAL_InitTick+0x68>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002468:	fbb1 f3f3 	udiv	r3, r1, r3
 800246c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002470:	4618      	mov	r0, r3
 8002472:	f000 f93a 	bl	80026ea <HAL_SYSTICK_Config>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d10f      	bne.n	800249c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2b0f      	cmp	r3, #15
 8002480:	d809      	bhi.n	8002496 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002482:	2200      	movs	r2, #0
 8002484:	6879      	ldr	r1, [r7, #4]
 8002486:	f04f 30ff 	mov.w	r0, #4294967295
 800248a:	f000 f914 	bl	80026b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800248e:	4a0a      	ldr	r2, [pc, #40]	; (80024b8 <HAL_InitTick+0x70>)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6013      	str	r3, [r2, #0]
 8002494:	e007      	b.n	80024a6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	73fb      	strb	r3, [r7, #15]
 800249a:	e004      	b.n	80024a6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	73fb      	strb	r3, [r7, #15]
 80024a0:	e001      	b.n	80024a6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80024a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3710      	adds	r7, #16
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	2000000c 	.word	0x2000000c
 80024b4:	20000004 	.word	0x20000004
 80024b8:	20000008 	.word	0x20000008

080024bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024c0:	4b05      	ldr	r3, [pc, #20]	; (80024d8 <HAL_IncTick+0x1c>)
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	4b05      	ldr	r3, [pc, #20]	; (80024dc <HAL_IncTick+0x20>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4413      	add	r3, r2
 80024ca:	4a03      	ldr	r2, [pc, #12]	; (80024d8 <HAL_IncTick+0x1c>)
 80024cc:	6013      	str	r3, [r2, #0]
}
 80024ce:	bf00      	nop
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr
 80024d8:	200001f0 	.word	0x200001f0
 80024dc:	2000000c 	.word	0x2000000c

080024e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  return uwTick;
 80024e4:	4b03      	ldr	r3, [pc, #12]	; (80024f4 <HAL_GetTick+0x14>)
 80024e6:	681b      	ldr	r3, [r3, #0]
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	200001f0 	.word	0x200001f0

080024f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002500:	f7ff ffee 	bl	80024e0 <HAL_GetTick>
 8002504:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002510:	d004      	beq.n	800251c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002512:	4b09      	ldr	r3, [pc, #36]	; (8002538 <HAL_Delay+0x40>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	68fa      	ldr	r2, [r7, #12]
 8002518:	4413      	add	r3, r2
 800251a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800251c:	bf00      	nop
 800251e:	f7ff ffdf 	bl	80024e0 <HAL_GetTick>
 8002522:	4602      	mov	r2, r0
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	68fa      	ldr	r2, [r7, #12]
 800252a:	429a      	cmp	r2, r3
 800252c:	d8f7      	bhi.n	800251e <HAL_Delay+0x26>
  {
  }
}
 800252e:	bf00      	nop
 8002530:	bf00      	nop
 8002532:	3710      	adds	r7, #16
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	2000000c 	.word	0x2000000c

0800253c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800253c:	b480      	push	{r7}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f003 0307 	and.w	r3, r3, #7
 800254a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800254c:	4b0c      	ldr	r3, [pc, #48]	; (8002580 <__NVIC_SetPriorityGrouping+0x44>)
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002552:	68ba      	ldr	r2, [r7, #8]
 8002554:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002558:	4013      	ands	r3, r2
 800255a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002564:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002568:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800256c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800256e:	4a04      	ldr	r2, [pc, #16]	; (8002580 <__NVIC_SetPriorityGrouping+0x44>)
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	60d3      	str	r3, [r2, #12]
}
 8002574:	bf00      	nop
 8002576:	3714      	adds	r7, #20
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr
 8002580:	e000ed00 	.word	0xe000ed00

08002584 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002588:	4b04      	ldr	r3, [pc, #16]	; (800259c <__NVIC_GetPriorityGrouping+0x18>)
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	0a1b      	lsrs	r3, r3, #8
 800258e:	f003 0307 	and.w	r3, r3, #7
}
 8002592:	4618      	mov	r0, r3
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr
 800259c:	e000ed00 	.word	0xe000ed00

080025a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	4603      	mov	r3, r0
 80025a8:	6039      	str	r1, [r7, #0]
 80025aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	db0a      	blt.n	80025ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	b2da      	uxtb	r2, r3
 80025b8:	490c      	ldr	r1, [pc, #48]	; (80025ec <__NVIC_SetPriority+0x4c>)
 80025ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025be:	0112      	lsls	r2, r2, #4
 80025c0:	b2d2      	uxtb	r2, r2
 80025c2:	440b      	add	r3, r1
 80025c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025c8:	e00a      	b.n	80025e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	b2da      	uxtb	r2, r3
 80025ce:	4908      	ldr	r1, [pc, #32]	; (80025f0 <__NVIC_SetPriority+0x50>)
 80025d0:	79fb      	ldrb	r3, [r7, #7]
 80025d2:	f003 030f 	and.w	r3, r3, #15
 80025d6:	3b04      	subs	r3, #4
 80025d8:	0112      	lsls	r2, r2, #4
 80025da:	b2d2      	uxtb	r2, r2
 80025dc:	440b      	add	r3, r1
 80025de:	761a      	strb	r2, [r3, #24]
}
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	e000e100 	.word	0xe000e100
 80025f0:	e000ed00 	.word	0xe000ed00

080025f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b089      	sub	sp, #36	; 0x24
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f003 0307 	and.w	r3, r3, #7
 8002606:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002608:	69fb      	ldr	r3, [r7, #28]
 800260a:	f1c3 0307 	rsb	r3, r3, #7
 800260e:	2b04      	cmp	r3, #4
 8002610:	bf28      	it	cs
 8002612:	2304      	movcs	r3, #4
 8002614:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	3304      	adds	r3, #4
 800261a:	2b06      	cmp	r3, #6
 800261c:	d902      	bls.n	8002624 <NVIC_EncodePriority+0x30>
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	3b03      	subs	r3, #3
 8002622:	e000      	b.n	8002626 <NVIC_EncodePriority+0x32>
 8002624:	2300      	movs	r3, #0
 8002626:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002628:	f04f 32ff 	mov.w	r2, #4294967295
 800262c:	69bb      	ldr	r3, [r7, #24]
 800262e:	fa02 f303 	lsl.w	r3, r2, r3
 8002632:	43da      	mvns	r2, r3
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	401a      	ands	r2, r3
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800263c:	f04f 31ff 	mov.w	r1, #4294967295
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	fa01 f303 	lsl.w	r3, r1, r3
 8002646:	43d9      	mvns	r1, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800264c:	4313      	orrs	r3, r2
         );
}
 800264e:	4618      	mov	r0, r3
 8002650:	3724      	adds	r7, #36	; 0x24
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
	...

0800265c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	3b01      	subs	r3, #1
 8002668:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800266c:	d301      	bcc.n	8002672 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800266e:	2301      	movs	r3, #1
 8002670:	e00f      	b.n	8002692 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002672:	4a0a      	ldr	r2, [pc, #40]	; (800269c <SysTick_Config+0x40>)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	3b01      	subs	r3, #1
 8002678:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800267a:	210f      	movs	r1, #15
 800267c:	f04f 30ff 	mov.w	r0, #4294967295
 8002680:	f7ff ff8e 	bl	80025a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002684:	4b05      	ldr	r3, [pc, #20]	; (800269c <SysTick_Config+0x40>)
 8002686:	2200      	movs	r2, #0
 8002688:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800268a:	4b04      	ldr	r3, [pc, #16]	; (800269c <SysTick_Config+0x40>)
 800268c:	2207      	movs	r2, #7
 800268e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002690:	2300      	movs	r3, #0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	e000e010 	.word	0xe000e010

080026a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	f7ff ff47 	bl	800253c <__NVIC_SetPriorityGrouping>
}
 80026ae:	bf00      	nop
 80026b0:	3708      	adds	r7, #8
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}

080026b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b086      	sub	sp, #24
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	4603      	mov	r3, r0
 80026be:	60b9      	str	r1, [r7, #8]
 80026c0:	607a      	str	r2, [r7, #4]
 80026c2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026c4:	f7ff ff5e 	bl	8002584 <__NVIC_GetPriorityGrouping>
 80026c8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	68b9      	ldr	r1, [r7, #8]
 80026ce:	6978      	ldr	r0, [r7, #20]
 80026d0:	f7ff ff90 	bl	80025f4 <NVIC_EncodePriority>
 80026d4:	4602      	mov	r2, r0
 80026d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026da:	4611      	mov	r1, r2
 80026dc:	4618      	mov	r0, r3
 80026de:	f7ff ff5f 	bl	80025a0 <__NVIC_SetPriority>
}
 80026e2:	bf00      	nop
 80026e4:	3718      	adds	r7, #24
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}

080026ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b082      	sub	sp, #8
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f7ff ffb2 	bl	800265c <SysTick_Config>
 80026f8:	4603      	mov	r3, r0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
	...

08002704 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d101      	bne.n	8002716 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e147      	b.n	80029a6 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800271c:	b2db      	uxtb	r3, r3
 800271e:	2b00      	cmp	r3, #0
 8002720:	d106      	bne.n	8002730 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2200      	movs	r2, #0
 8002726:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	f7ff fdb4 	bl	8002298 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	699a      	ldr	r2, [r3, #24]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f022 0210 	bic.w	r2, r2, #16
 800273e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002740:	f7ff fece 	bl	80024e0 <HAL_GetTick>
 8002744:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002746:	e012      	b.n	800276e <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002748:	f7ff feca 	bl	80024e0 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	2b0a      	cmp	r3, #10
 8002754:	d90b      	bls.n	800276e <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800275a:	f043 0201 	orr.w	r2, r3, #1
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2203      	movs	r2, #3
 8002766:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e11b      	b.n	80029a6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	699b      	ldr	r3, [r3, #24]
 8002774:	f003 0308 	and.w	r3, r3, #8
 8002778:	2b08      	cmp	r3, #8
 800277a:	d0e5      	beq.n	8002748 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	699a      	ldr	r2, [r3, #24]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f042 0201 	orr.w	r2, r2, #1
 800278a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800278c:	f7ff fea8 	bl	80024e0 <HAL_GetTick>
 8002790:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002792:	e012      	b.n	80027ba <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002794:	f7ff fea4 	bl	80024e0 <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	2b0a      	cmp	r3, #10
 80027a0:	d90b      	bls.n	80027ba <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027a6:	f043 0201 	orr.w	r2, r3, #1
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2203      	movs	r2, #3
 80027b2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e0f5      	b.n	80029a6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	699b      	ldr	r3, [r3, #24]
 80027c0:	f003 0301 	and.w	r3, r3, #1
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d0e5      	beq.n	8002794 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	699a      	ldr	r2, [r3, #24]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f042 0202 	orr.w	r2, r2, #2
 80027d6:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a74      	ldr	r2, [pc, #464]	; (80029b0 <HAL_FDCAN_Init+0x2ac>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d103      	bne.n	80027ea <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80027e2:	4a74      	ldr	r2, [pc, #464]	; (80029b4 <HAL_FDCAN_Init+0x2b0>)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	7c1b      	ldrb	r3, [r3, #16]
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d108      	bne.n	8002804 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	699a      	ldr	r2, [r3, #24]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002800:	619a      	str	r2, [r3, #24]
 8002802:	e007      	b.n	8002814 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	699a      	ldr	r2, [r3, #24]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002812:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	7c5b      	ldrb	r3, [r3, #17]
 8002818:	2b01      	cmp	r3, #1
 800281a:	d108      	bne.n	800282e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	699a      	ldr	r2, [r3, #24]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800282a:	619a      	str	r2, [r3, #24]
 800282c:	e007      	b.n	800283e <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	699a      	ldr	r2, [r3, #24]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800283c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	7c9b      	ldrb	r3, [r3, #18]
 8002842:	2b01      	cmp	r3, #1
 8002844:	d108      	bne.n	8002858 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	699a      	ldr	r2, [r3, #24]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002854:	619a      	str	r2, [r3, #24]
 8002856:	e007      	b.n	8002868 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	699a      	ldr	r2, [r3, #24]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002866:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	699b      	ldr	r3, [r3, #24]
 800286e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	689a      	ldr	r2, [r3, #8]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	430a      	orrs	r2, r1
 800287c:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	699a      	ldr	r2, [r3, #24]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 800288c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	691a      	ldr	r2, [r3, #16]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f022 0210 	bic.w	r2, r2, #16
 800289c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	68db      	ldr	r3, [r3, #12]
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d108      	bne.n	80028b8 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	699a      	ldr	r2, [r3, #24]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f042 0204 	orr.w	r2, r2, #4
 80028b4:	619a      	str	r2, [r3, #24]
 80028b6:	e02c      	b.n	8002912 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d028      	beq.n	8002912 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d01c      	beq.n	8002902 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	699a      	ldr	r2, [r3, #24]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80028d6:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	691a      	ldr	r2, [r3, #16]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f042 0210 	orr.w	r2, r2, #16
 80028e6:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	2b03      	cmp	r3, #3
 80028ee:	d110      	bne.n	8002912 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	699a      	ldr	r2, [r3, #24]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f042 0220 	orr.w	r2, r2, #32
 80028fe:	619a      	str	r2, [r3, #24]
 8002900:	e007      	b.n	8002912 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	699a      	ldr	r2, [r3, #24]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f042 0220 	orr.w	r2, r2, #32
 8002910:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	699b      	ldr	r3, [r3, #24]
 8002916:	3b01      	subs	r3, #1
 8002918:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	69db      	ldr	r3, [r3, #28]
 800291e:	3b01      	subs	r3, #1
 8002920:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002922:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6a1b      	ldr	r3, [r3, #32]
 8002928:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800292a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	695b      	ldr	r3, [r3, #20]
 8002932:	3b01      	subs	r3, #1
 8002934:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800293a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800293c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002946:	d115      	bne.n	8002974 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800294c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002952:	3b01      	subs	r3, #1
 8002954:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002956:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295c:	3b01      	subs	r3, #1
 800295e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002960:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002968:	3b01      	subs	r3, #1
 800296a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002970:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002972:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	430a      	orrs	r2, r1
 8002986:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f000 f9fa 	bl	8002d84 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2200      	movs	r2, #0
 8002994:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2201      	movs	r2, #1
 80029a0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 80029a4:	2300      	movs	r3, #0
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3710      	adds	r7, #16
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	40006400 	.word	0x40006400
 80029b4:	40006500 	.word	0x40006500

080029b8 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d110      	bne.n	80029ee <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2202      	movs	r2, #2
 80029d0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	699a      	ldr	r2, [r3, #24]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f022 0201 	bic.w	r2, r2, #1
 80029e2:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 80029ea:	2300      	movs	r3, #0
 80029ec:	e006      	b.n	80029fc <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029f2:	f043 0204 	orr.w	r2, r3, #4
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
  }
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	370c      	adds	r7, #12
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr

08002a08 <HAL_FDCAN_Stop>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Stop(FDCAN_HandleTypeDef *hfdcan)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  uint32_t Counter = 0U;
 8002a10:	2300      	movs	r3, #0
 8002a12:	60fb      	str	r3, [r7, #12]

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d156      	bne.n	8002ace <HAL_FDCAN_Stop+0xc6>
  {
    /* Request initialisation */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	699a      	ldr	r2, [r3, #24]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f042 0201 	orr.w	r2, r2, #1
 8002a2e:	619a      	str	r2, [r3, #24]

    /* Wait until the INIT bit into CCCR register is set */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002a30:	e011      	b.n	8002a56 <HAL_FDCAN_Stop+0x4e>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2b0a      	cmp	r3, #10
 8002a36:	d90b      	bls.n	8002a50 <HAL_FDCAN_Stop+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a3c:	f043 0201 	orr.w	r2, r3, #1
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	661a      	str	r2, [r3, #96]	; 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2203      	movs	r2, #3
 8002a48:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e045      	b.n	8002adc <HAL_FDCAN_Stop+0xd4>
      }

      /* Increment counter */
      Counter++;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	3301      	adds	r3, #1
 8002a54:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	699b      	ldr	r3, [r3, #24]
 8002a5c:	f003 0301 	and.w	r3, r3, #1
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d0e6      	beq.n	8002a32 <HAL_FDCAN_Stop+0x2a>
    }

    /* Reset counter */
    Counter = 0U;
 8002a64:	2300      	movs	r3, #0
 8002a66:	60fb      	str	r3, [r7, #12]

    /* Exit from Sleep mode */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	699a      	ldr	r2, [r3, #24]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f022 0210 	bic.w	r2, r2, #16
 8002a76:	619a      	str	r2, [r3, #24]

    /* Wait until FDCAN exits sleep mode */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002a78:	e011      	b.n	8002a9e <HAL_FDCAN_Stop+0x96>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2b0a      	cmp	r3, #10
 8002a7e:	d90b      	bls.n	8002a98 <HAL_FDCAN_Stop+0x90>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a84:	f043 0201 	orr.w	r2, r3, #1
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2203      	movs	r2, #3
 8002a90:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	e021      	b.n	8002adc <HAL_FDCAN_Stop+0xd4>
      }

      /* Increment counter */
      Counter++;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	699b      	ldr	r3, [r3, #24]
 8002aa4:	f003 0308 	and.w	r3, r3, #8
 8002aa8:	2b08      	cmp	r3, #8
 8002aaa:	d0e6      	beq.n	8002a7a <HAL_FDCAN_Stop+0x72>
    }

    /* Enable configuration change */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	699a      	ldr	r2, [r3, #24]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f042 0202 	orr.w	r2, r2, #2
 8002aba:	619a      	str	r2, [r3, #24]

    /* Reset Latest Tx FIFO/Queue Request Buffer Index */
    hfdcan->LatestTxFifoQRequest = 0U;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	659a      	str	r2, [r3, #88]	; 0x58

    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_READY;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Return function status */
    return HAL_OK;
 8002aca:	2300      	movs	r3, #0
 8002acc:	e006      	b.n	8002adc <HAL_FDCAN_Stop+0xd4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ad2:	f043 0208 	orr.w	r2, r3, #8
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
  }
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3714      	adds	r7, #20
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr

08002ae8 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b086      	sub	sp, #24
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d12c      	bne.n	8002b5a <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002b08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d007      	beq.n	8002b20 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b14:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e023      	b.n	8002b68 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002b28:	0c1b      	lsrs	r3, r3, #16
 8002b2a:	f003 0303 	and.w	r3, r3, #3
 8002b2e:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	68b9      	ldr	r1, [r7, #8]
 8002b36:	68f8      	ldr	r0, [r7, #12]
 8002b38:	f000 f97a 	bl	8002e30 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	2101      	movs	r1, #1
 8002b42:	697a      	ldr	r2, [r7, #20]
 8002b44:	fa01 f202 	lsl.w	r2, r1, r2
 8002b48:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	409a      	lsls	r2, r3
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 8002b56:	2300      	movs	r3, #0
 8002b58:	e006      	b.n	8002b68 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b5e:	f043 0208 	orr.w	r2, r3, #8
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
  }
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3718      	adds	r7, #24
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}

08002b70 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b08b      	sub	sp, #44	; 0x2c
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	60b9      	str	r1, [r7, #8]
 8002b7a:	607a      	str	r2, [r7, #4]
 8002b7c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002b84:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8002b86:	7efb      	ldrb	r3, [r7, #27]
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	f040 80bc 	bne.w	8002d06 <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	2b40      	cmp	r3, #64	; 0x40
 8002b92:	d121      	bne.n	8002bd8 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b9c:	f003 030f 	and.w	r3, r3, #15
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d107      	bne.n	8002bb4 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ba8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e0af      	b.n	8002d14 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bbc:	0a1b      	lsrs	r3, r3, #8
 8002bbe:	f003 0303 	and.w	r3, r3, #3
 8002bc2:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8002bc8:	69fa      	ldr	r2, [r7, #28]
 8002bca:	4613      	mov	r3, r2
 8002bcc:	00db      	lsls	r3, r3, #3
 8002bce:	4413      	add	r3, r2
 8002bd0:	00db      	lsls	r3, r3, #3
 8002bd2:	440b      	add	r3, r1
 8002bd4:	627b      	str	r3, [r7, #36]	; 0x24
 8002bd6:	e020      	b.n	8002c1a <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002be0:	f003 030f 	and.w	r3, r3, #15
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d107      	bne.n	8002bf8 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e08d      	b.n	8002d14 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c00:	0a1b      	lsrs	r3, r3, #8
 8002c02:	f003 0303 	and.w	r3, r3, #3
 8002c06:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002c0c:	69fa      	ldr	r2, [r7, #28]
 8002c0e:	4613      	mov	r3, r2
 8002c10:	00db      	lsls	r3, r3, #3
 8002c12:	4413      	add	r3, r2
 8002c14:	00db      	lsls	r3, r3, #3
 8002c16:	440b      	add	r3, r1
 8002c18:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8002c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d107      	bne.n	8002c3e <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	0c9b      	lsrs	r3, r3, #18
 8002c34:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	601a      	str	r2, [r3, #0]
 8002c3c:	e005      	b.n	8002c4a <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8002c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8002c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8002c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8002c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c64:	3304      	adds	r3, #4
 8002c66:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8002c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	b29a      	uxth	r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8002c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8002c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8002c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8002c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	0e1b      	lsrs	r3, r3, #24
 8002c9c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8002ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	0fda      	lsrs	r2, r3, #31
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8002cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb0:	3304      	adds	r3, #4
 8002cb2:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8002cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb6:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8002cb8:	2300      	movs	r3, #0
 8002cba:	623b      	str	r3, [r7, #32]
 8002cbc:	e00a      	b.n	8002cd4 <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8002cbe:	697a      	ldr	r2, [r7, #20]
 8002cc0:	6a3b      	ldr	r3, [r7, #32]
 8002cc2:	441a      	add	r2, r3
 8002cc4:	6839      	ldr	r1, [r7, #0]
 8002cc6:	6a3b      	ldr	r3, [r7, #32]
 8002cc8:	440b      	add	r3, r1
 8002cca:	7812      	ldrb	r2, [r2, #0]
 8002ccc:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8002cce:	6a3b      	ldr	r3, [r7, #32]
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	623b      	str	r3, [r7, #32]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	0c1b      	lsrs	r3, r3, #16
 8002cda:	4a11      	ldr	r2, [pc, #68]	; (8002d20 <HAL_FDCAN_GetRxMessage+0x1b0>)
 8002cdc:	5cd3      	ldrb	r3, [r2, r3]
 8002cde:	461a      	mov	r2, r3
 8002ce0:	6a3b      	ldr	r3, [r7, #32]
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d3eb      	bcc.n	8002cbe <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	2b40      	cmp	r3, #64	; 0x40
 8002cea:	d105      	bne.n	8002cf8 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	69fa      	ldr	r2, [r7, #28]
 8002cf2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8002cf6:	e004      	b.n	8002d02 <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	69fa      	ldr	r2, [r7, #28]
 8002cfe:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8002d02:	2300      	movs	r3, #0
 8002d04:	e006      	b.n	8002d14 <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d0a:	f043 0208 	orr.w	r2, r3, #8
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
  }
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	372c      	adds	r7, #44	; 0x2c
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr
 8002d20:	08004274 	.word	0x08004274

08002d24 <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b085      	sub	sp, #20
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	2b40      	cmp	r3, #64	; 0x40
 8002d32:	d107      	bne.n	8002d44 <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d3c:	f003 030f 	and.w	r3, r3, #15
 8002d40:	60fb      	str	r3, [r7, #12]
 8002d42:	e006      	b.n	8002d52 <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d4c:	f003 030f 	and.w	r3, r3, #15
 8002d50:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 8002d52:	68fb      	ldr	r3, [r7, #12]
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3714      	adds	r7, #20
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <HAL_FDCAN_GetTxFifoFreeLevel>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval Tx FIFO free level.
  */
uint32_t HAL_FDCAN_GetTxFifoFreeLevel(FDCAN_HandleTypeDef *hfdcan)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b085      	sub	sp, #20
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  uint32_t FreeLevel;

  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002d70:	f003 0307 	and.w	r3, r3, #7
 8002d74:	60fb      	str	r3, [r7, #12]

  /* Return Tx FIFO free level */
  return FreeLevel;
 8002d76:	68fb      	ldr	r3, [r7, #12]
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3714      	adds	r7, #20
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b085      	sub	sp, #20
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8002d8c:	4b27      	ldr	r3, [pc, #156]	; (8002e2c <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8002d8e:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	68ba      	ldr	r2, [r7, #8]
 8002d94:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d9e:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002da6:	041a      	lsls	r2, r3, #16
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	430a      	orrs	r2, r1
 8002dae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002dc4:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dcc:	061a      	lsls	r2, r3, #24
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	430a      	orrs	r2, r1
 8002dd4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	60fb      	str	r3, [r7, #12]
 8002e04:	e005      	b.n	8002e12 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	3304      	adds	r3, #4
 8002e10:	60fb      	str	r3, [r7, #12]
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8002e18:	68fa      	ldr	r2, [r7, #12]
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d3f3      	bcc.n	8002e06 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8002e1e:	bf00      	nop
 8002e20:	bf00      	nop
 8002e22:	3714      	adds	r7, #20
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr
 8002e2c:	4000a400 	.word	0x4000a400

08002e30 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b089      	sub	sp, #36	; 0x24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	60b9      	str	r1, [r7, #8]
 8002e3a:	607a      	str	r2, [r7, #4]
 8002e3c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d10a      	bne.n	8002e5c <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8002e4e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002e56:	4313      	orrs	r3, r2
 8002e58:	61fb      	str	r3, [r7, #28]
 8002e5a:	e00a      	b.n	8002e72 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8002e64:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8002e6a:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8002e6c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002e70:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	6a1b      	ldr	r3, [r3, #32]
 8002e76:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002e7c:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8002e82:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8002e88:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002e96:	683a      	ldr	r2, [r7, #0]
 8002e98:	4613      	mov	r3, r2
 8002e9a:	00db      	lsls	r3, r3, #3
 8002e9c:	4413      	add	r3, r2
 8002e9e:	00db      	lsls	r3, r3, #3
 8002ea0:	440b      	add	r3, r1
 8002ea2:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8002ea4:	69bb      	ldr	r3, [r7, #24]
 8002ea6:	69fa      	ldr	r2, [r7, #28]
 8002ea8:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002eaa:	69bb      	ldr	r3, [r7, #24]
 8002eac:	3304      	adds	r3, #4
 8002eae:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	693a      	ldr	r2, [r7, #16]
 8002eb4:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	3304      	adds	r3, #4
 8002eba:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	617b      	str	r3, [r7, #20]
 8002ec0:	e020      	b.n	8002f04 <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	3303      	adds	r3, #3
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	4413      	add	r3, r2
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	3302      	adds	r3, #2
 8002ed2:	6879      	ldr	r1, [r7, #4]
 8002ed4:	440b      	add	r3, r1
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002eda:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	3301      	adds	r3, #1
 8002ee0:	6879      	ldr	r1, [r7, #4]
 8002ee2:	440b      	add	r3, r1
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002ee8:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8002eea:	6879      	ldr	r1, [r7, #4]
 8002eec:	697a      	ldr	r2, [r7, #20]
 8002eee:	440a      	add	r2, r1
 8002ef0:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8002ef2:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002ef4:	69bb      	ldr	r3, [r7, #24]
 8002ef6:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8002ef8:	69bb      	ldr	r3, [r7, #24]
 8002efa:	3304      	adds	r3, #4
 8002efc:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	3304      	adds	r3, #4
 8002f02:	617b      	str	r3, [r7, #20]
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	0c1b      	lsrs	r3, r3, #16
 8002f0a:	4a06      	ldr	r2, [pc, #24]	; (8002f24 <FDCAN_CopyMessageToRAM+0xf4>)
 8002f0c:	5cd3      	ldrb	r3, [r2, r3]
 8002f0e:	461a      	mov	r2, r3
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d3d5      	bcc.n	8002ec2 <FDCAN_CopyMessageToRAM+0x92>
  }
}
 8002f16:	bf00      	nop
 8002f18:	bf00      	nop
 8002f1a:	3724      	adds	r7, #36	; 0x24
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	08004274 	.word	0x08004274

08002f28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b087      	sub	sp, #28
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002f32:	2300      	movs	r3, #0
 8002f34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002f36:	e15a      	b.n	80031ee <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	2101      	movs	r1, #1
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	fa01 f303 	lsl.w	r3, r1, r3
 8002f44:	4013      	ands	r3, r2
 8002f46:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	f000 814c 	beq.w	80031e8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f003 0303 	and.w	r3, r3, #3
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d005      	beq.n	8002f68 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f64:	2b02      	cmp	r3, #2
 8002f66:	d130      	bne.n	8002fca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	005b      	lsls	r3, r3, #1
 8002f72:	2203      	movs	r2, #3
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	43db      	mvns	r3, r3
 8002f7a:	693a      	ldr	r2, [r7, #16]
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	68da      	ldr	r2, [r3, #12]
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8c:	693a      	ldr	r2, [r7, #16]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	693a      	ldr	r2, [r7, #16]
 8002f96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa6:	43db      	mvns	r3, r3
 8002fa8:	693a      	ldr	r2, [r7, #16]
 8002faa:	4013      	ands	r3, r2
 8002fac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	091b      	lsrs	r3, r3, #4
 8002fb4:	f003 0201 	and.w	r2, r3, #1
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	fa02 f303 	lsl.w	r3, r2, r3
 8002fbe:	693a      	ldr	r2, [r7, #16]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	693a      	ldr	r2, [r7, #16]
 8002fc8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f003 0303 	and.w	r3, r3, #3
 8002fd2:	2b03      	cmp	r3, #3
 8002fd4:	d017      	beq.n	8003006 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	005b      	lsls	r3, r3, #1
 8002fe0:	2203      	movs	r2, #3
 8002fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe6:	43db      	mvns	r3, r3
 8002fe8:	693a      	ldr	r2, [r7, #16]
 8002fea:	4013      	ands	r3, r2
 8002fec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	689a      	ldr	r2, [r3, #8]
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	005b      	lsls	r3, r3, #1
 8002ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffa:	693a      	ldr	r2, [r7, #16]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	693a      	ldr	r2, [r7, #16]
 8003004:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f003 0303 	and.w	r3, r3, #3
 800300e:	2b02      	cmp	r3, #2
 8003010:	d123      	bne.n	800305a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	08da      	lsrs	r2, r3, #3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	3208      	adds	r2, #8
 800301a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800301e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	f003 0307 	and.w	r3, r3, #7
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	220f      	movs	r2, #15
 800302a:	fa02 f303 	lsl.w	r3, r2, r3
 800302e:	43db      	mvns	r3, r3
 8003030:	693a      	ldr	r2, [r7, #16]
 8003032:	4013      	ands	r3, r2
 8003034:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	691a      	ldr	r2, [r3, #16]
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	f003 0307 	and.w	r3, r3, #7
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	fa02 f303 	lsl.w	r3, r2, r3
 8003046:	693a      	ldr	r2, [r7, #16]
 8003048:	4313      	orrs	r3, r2
 800304a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	08da      	lsrs	r2, r3, #3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	3208      	adds	r2, #8
 8003054:	6939      	ldr	r1, [r7, #16]
 8003056:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	005b      	lsls	r3, r3, #1
 8003064:	2203      	movs	r2, #3
 8003066:	fa02 f303 	lsl.w	r3, r2, r3
 800306a:	43db      	mvns	r3, r3
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	4013      	ands	r3, r2
 8003070:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f003 0203 	and.w	r2, r3, #3
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	005b      	lsls	r3, r3, #1
 800307e:	fa02 f303 	lsl.w	r3, r2, r3
 8003082:	693a      	ldr	r2, [r7, #16]
 8003084:	4313      	orrs	r3, r2
 8003086:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	693a      	ldr	r2, [r7, #16]
 800308c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003096:	2b00      	cmp	r3, #0
 8003098:	f000 80a6 	beq.w	80031e8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800309c:	4b5b      	ldr	r3, [pc, #364]	; (800320c <HAL_GPIO_Init+0x2e4>)
 800309e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030a0:	4a5a      	ldr	r2, [pc, #360]	; (800320c <HAL_GPIO_Init+0x2e4>)
 80030a2:	f043 0301 	orr.w	r3, r3, #1
 80030a6:	6613      	str	r3, [r2, #96]	; 0x60
 80030a8:	4b58      	ldr	r3, [pc, #352]	; (800320c <HAL_GPIO_Init+0x2e4>)
 80030aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030ac:	f003 0301 	and.w	r3, r3, #1
 80030b0:	60bb      	str	r3, [r7, #8]
 80030b2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030b4:	4a56      	ldr	r2, [pc, #344]	; (8003210 <HAL_GPIO_Init+0x2e8>)
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	089b      	lsrs	r3, r3, #2
 80030ba:	3302      	adds	r3, #2
 80030bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	f003 0303 	and.w	r3, r3, #3
 80030c8:	009b      	lsls	r3, r3, #2
 80030ca:	220f      	movs	r2, #15
 80030cc:	fa02 f303 	lsl.w	r3, r2, r3
 80030d0:	43db      	mvns	r3, r3
 80030d2:	693a      	ldr	r2, [r7, #16]
 80030d4:	4013      	ands	r3, r2
 80030d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80030de:	d01f      	beq.n	8003120 <HAL_GPIO_Init+0x1f8>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	4a4c      	ldr	r2, [pc, #304]	; (8003214 <HAL_GPIO_Init+0x2ec>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d019      	beq.n	800311c <HAL_GPIO_Init+0x1f4>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4a4b      	ldr	r2, [pc, #300]	; (8003218 <HAL_GPIO_Init+0x2f0>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d013      	beq.n	8003118 <HAL_GPIO_Init+0x1f0>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	4a4a      	ldr	r2, [pc, #296]	; (800321c <HAL_GPIO_Init+0x2f4>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d00d      	beq.n	8003114 <HAL_GPIO_Init+0x1ec>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	4a49      	ldr	r2, [pc, #292]	; (8003220 <HAL_GPIO_Init+0x2f8>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d007      	beq.n	8003110 <HAL_GPIO_Init+0x1e8>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	4a48      	ldr	r2, [pc, #288]	; (8003224 <HAL_GPIO_Init+0x2fc>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d101      	bne.n	800310c <HAL_GPIO_Init+0x1e4>
 8003108:	2305      	movs	r3, #5
 800310a:	e00a      	b.n	8003122 <HAL_GPIO_Init+0x1fa>
 800310c:	2306      	movs	r3, #6
 800310e:	e008      	b.n	8003122 <HAL_GPIO_Init+0x1fa>
 8003110:	2304      	movs	r3, #4
 8003112:	e006      	b.n	8003122 <HAL_GPIO_Init+0x1fa>
 8003114:	2303      	movs	r3, #3
 8003116:	e004      	b.n	8003122 <HAL_GPIO_Init+0x1fa>
 8003118:	2302      	movs	r3, #2
 800311a:	e002      	b.n	8003122 <HAL_GPIO_Init+0x1fa>
 800311c:	2301      	movs	r3, #1
 800311e:	e000      	b.n	8003122 <HAL_GPIO_Init+0x1fa>
 8003120:	2300      	movs	r3, #0
 8003122:	697a      	ldr	r2, [r7, #20]
 8003124:	f002 0203 	and.w	r2, r2, #3
 8003128:	0092      	lsls	r2, r2, #2
 800312a:	4093      	lsls	r3, r2
 800312c:	693a      	ldr	r2, [r7, #16]
 800312e:	4313      	orrs	r3, r2
 8003130:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003132:	4937      	ldr	r1, [pc, #220]	; (8003210 <HAL_GPIO_Init+0x2e8>)
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	089b      	lsrs	r3, r3, #2
 8003138:	3302      	adds	r3, #2
 800313a:	693a      	ldr	r2, [r7, #16]
 800313c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003140:	4b39      	ldr	r3, [pc, #228]	; (8003228 <HAL_GPIO_Init+0x300>)
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	43db      	mvns	r3, r3
 800314a:	693a      	ldr	r2, [r7, #16]
 800314c:	4013      	ands	r3, r2
 800314e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d003      	beq.n	8003164 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800315c:	693a      	ldr	r2, [r7, #16]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	4313      	orrs	r3, r2
 8003162:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003164:	4a30      	ldr	r2, [pc, #192]	; (8003228 <HAL_GPIO_Init+0x300>)
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800316a:	4b2f      	ldr	r3, [pc, #188]	; (8003228 <HAL_GPIO_Init+0x300>)
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	43db      	mvns	r3, r3
 8003174:	693a      	ldr	r2, [r7, #16]
 8003176:	4013      	ands	r3, r2
 8003178:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d003      	beq.n	800318e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003186:	693a      	ldr	r2, [r7, #16]
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	4313      	orrs	r3, r2
 800318c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800318e:	4a26      	ldr	r2, [pc, #152]	; (8003228 <HAL_GPIO_Init+0x300>)
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003194:	4b24      	ldr	r3, [pc, #144]	; (8003228 <HAL_GPIO_Init+0x300>)
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	43db      	mvns	r3, r3
 800319e:	693a      	ldr	r2, [r7, #16]
 80031a0:	4013      	ands	r3, r2
 80031a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d003      	beq.n	80031b8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80031b0:	693a      	ldr	r2, [r7, #16]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80031b8:	4a1b      	ldr	r2, [pc, #108]	; (8003228 <HAL_GPIO_Init+0x300>)
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80031be:	4b1a      	ldr	r3, [pc, #104]	; (8003228 <HAL_GPIO_Init+0x300>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	43db      	mvns	r3, r3
 80031c8:	693a      	ldr	r2, [r7, #16]
 80031ca:	4013      	ands	r3, r2
 80031cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d003      	beq.n	80031e2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80031da:	693a      	ldr	r2, [r7, #16]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	4313      	orrs	r3, r2
 80031e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80031e2:	4a11      	ldr	r2, [pc, #68]	; (8003228 <HAL_GPIO_Init+0x300>)
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	3301      	adds	r3, #1
 80031ec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	fa22 f303 	lsr.w	r3, r2, r3
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	f47f ae9d 	bne.w	8002f38 <HAL_GPIO_Init+0x10>
  }
}
 80031fe:	bf00      	nop
 8003200:	bf00      	nop
 8003202:	371c      	adds	r7, #28
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr
 800320c:	40021000 	.word	0x40021000
 8003210:	40010000 	.word	0x40010000
 8003214:	48000400 	.word	0x48000400
 8003218:	48000800 	.word	0x48000800
 800321c:	48000c00 	.word	0x48000c00
 8003220:	48001000 	.word	0x48001000
 8003224:	48001400 	.word	0x48001400
 8003228:	40010400 	.word	0x40010400

0800322c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800322c:	b480      	push	{r7}
 800322e:	b085      	sub	sp, #20
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	460b      	mov	r3, r1
 8003236:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	691a      	ldr	r2, [r3, #16]
 800323c:	887b      	ldrh	r3, [r7, #2]
 800323e:	4013      	ands	r3, r2
 8003240:	2b00      	cmp	r3, #0
 8003242:	d002      	beq.n	800324a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003244:	2301      	movs	r3, #1
 8003246:	73fb      	strb	r3, [r7, #15]
 8003248:	e001      	b.n	800324e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800324a:	2300      	movs	r3, #0
 800324c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800324e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003250:	4618      	mov	r0, r3
 8003252:	3714      	adds	r7, #20
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	460b      	mov	r3, r1
 8003266:	807b      	strh	r3, [r7, #2]
 8003268:	4613      	mov	r3, r2
 800326a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800326c:	787b      	ldrb	r3, [r7, #1]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d003      	beq.n	800327a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003272:	887a      	ldrh	r2, [r7, #2]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003278:	e002      	b.n	8003280 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800327a:	887a      	ldrh	r2, [r7, #2]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003280:	bf00      	nop
 8003282:	370c      	adds	r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	460b      	mov	r3, r1
 8003296:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	695b      	ldr	r3, [r3, #20]
 800329c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800329e:	887a      	ldrh	r2, [r7, #2]
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	4013      	ands	r3, r2
 80032a4:	041a      	lsls	r2, r3, #16
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	43d9      	mvns	r1, r3
 80032aa:	887b      	ldrh	r3, [r7, #2]
 80032ac:	400b      	ands	r3, r1
 80032ae:	431a      	orrs	r2, r3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	619a      	str	r2, [r3, #24]
}
 80032b4:	bf00      	nop
 80032b6:	3714      	adds	r7, #20
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr

080032c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b085      	sub	sp, #20
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d141      	bne.n	8003352 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80032ce:	4b4b      	ldr	r3, [pc, #300]	; (80033fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80032d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032da:	d131      	bne.n	8003340 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80032dc:	4b47      	ldr	r3, [pc, #284]	; (80033fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032e2:	4a46      	ldr	r2, [pc, #280]	; (80033fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032e8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80032ec:	4b43      	ldr	r3, [pc, #268]	; (80033fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80032f4:	4a41      	ldr	r2, [pc, #260]	; (80033fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032fa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80032fc:	4b40      	ldr	r3, [pc, #256]	; (8003400 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	2232      	movs	r2, #50	; 0x32
 8003302:	fb02 f303 	mul.w	r3, r2, r3
 8003306:	4a3f      	ldr	r2, [pc, #252]	; (8003404 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003308:	fba2 2303 	umull	r2, r3, r2, r3
 800330c:	0c9b      	lsrs	r3, r3, #18
 800330e:	3301      	adds	r3, #1
 8003310:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003312:	e002      	b.n	800331a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	3b01      	subs	r3, #1
 8003318:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800331a:	4b38      	ldr	r3, [pc, #224]	; (80033fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800331c:	695b      	ldr	r3, [r3, #20]
 800331e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003322:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003326:	d102      	bne.n	800332e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d1f2      	bne.n	8003314 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800332e:	4b33      	ldr	r3, [pc, #204]	; (80033fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003330:	695b      	ldr	r3, [r3, #20]
 8003332:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003336:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800333a:	d158      	bne.n	80033ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800333c:	2303      	movs	r3, #3
 800333e:	e057      	b.n	80033f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003340:	4b2e      	ldr	r3, [pc, #184]	; (80033fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003342:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003346:	4a2d      	ldr	r2, [pc, #180]	; (80033fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003348:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800334c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003350:	e04d      	b.n	80033ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003358:	d141      	bne.n	80033de <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800335a:	4b28      	ldr	r3, [pc, #160]	; (80033fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003362:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003366:	d131      	bne.n	80033cc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003368:	4b24      	ldr	r3, [pc, #144]	; (80033fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800336a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800336e:	4a23      	ldr	r2, [pc, #140]	; (80033fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003370:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003374:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003378:	4b20      	ldr	r3, [pc, #128]	; (80033fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003380:	4a1e      	ldr	r2, [pc, #120]	; (80033fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003382:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003386:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003388:	4b1d      	ldr	r3, [pc, #116]	; (8003400 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	2232      	movs	r2, #50	; 0x32
 800338e:	fb02 f303 	mul.w	r3, r2, r3
 8003392:	4a1c      	ldr	r2, [pc, #112]	; (8003404 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003394:	fba2 2303 	umull	r2, r3, r2, r3
 8003398:	0c9b      	lsrs	r3, r3, #18
 800339a:	3301      	adds	r3, #1
 800339c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800339e:	e002      	b.n	80033a6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	3b01      	subs	r3, #1
 80033a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033a6:	4b15      	ldr	r3, [pc, #84]	; (80033fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033a8:	695b      	ldr	r3, [r3, #20]
 80033aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033b2:	d102      	bne.n	80033ba <HAL_PWREx_ControlVoltageScaling+0xfa>
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1f2      	bne.n	80033a0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80033ba:	4b10      	ldr	r3, [pc, #64]	; (80033fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033bc:	695b      	ldr	r3, [r3, #20]
 80033be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033c6:	d112      	bne.n	80033ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	e011      	b.n	80033f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80033cc:	4b0b      	ldr	r3, [pc, #44]	; (80033fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80033d2:	4a0a      	ldr	r2, [pc, #40]	; (80033fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033d8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80033dc:	e007      	b.n	80033ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80033de:	4b07      	ldr	r3, [pc, #28]	; (80033fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80033e6:	4a05      	ldr	r2, [pc, #20]	; (80033fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033e8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80033ec:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3714      	adds	r7, #20
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr
 80033fc:	40007000 	.word	0x40007000
 8003400:	20000004 	.word	0x20000004
 8003404:	431bde83 	.word	0x431bde83

08003408 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b088      	sub	sp, #32
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d101      	bne.n	800341a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e306      	b.n	8003a28 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0301 	and.w	r3, r3, #1
 8003422:	2b00      	cmp	r3, #0
 8003424:	d075      	beq.n	8003512 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003426:	4b97      	ldr	r3, [pc, #604]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f003 030c 	and.w	r3, r3, #12
 800342e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003430:	4b94      	ldr	r3, [pc, #592]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	f003 0303 	and.w	r3, r3, #3
 8003438:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	2b0c      	cmp	r3, #12
 800343e:	d102      	bne.n	8003446 <HAL_RCC_OscConfig+0x3e>
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	2b03      	cmp	r3, #3
 8003444:	d002      	beq.n	800344c <HAL_RCC_OscConfig+0x44>
 8003446:	69bb      	ldr	r3, [r7, #24]
 8003448:	2b08      	cmp	r3, #8
 800344a:	d10b      	bne.n	8003464 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800344c:	4b8d      	ldr	r3, [pc, #564]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003454:	2b00      	cmp	r3, #0
 8003456:	d05b      	beq.n	8003510 <HAL_RCC_OscConfig+0x108>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d157      	bne.n	8003510 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	e2e1      	b.n	8003a28 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800346c:	d106      	bne.n	800347c <HAL_RCC_OscConfig+0x74>
 800346e:	4b85      	ldr	r3, [pc, #532]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a84      	ldr	r2, [pc, #528]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 8003474:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003478:	6013      	str	r3, [r2, #0]
 800347a:	e01d      	b.n	80034b8 <HAL_RCC_OscConfig+0xb0>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003484:	d10c      	bne.n	80034a0 <HAL_RCC_OscConfig+0x98>
 8003486:	4b7f      	ldr	r3, [pc, #508]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a7e      	ldr	r2, [pc, #504]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 800348c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003490:	6013      	str	r3, [r2, #0]
 8003492:	4b7c      	ldr	r3, [pc, #496]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a7b      	ldr	r2, [pc, #492]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 8003498:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800349c:	6013      	str	r3, [r2, #0]
 800349e:	e00b      	b.n	80034b8 <HAL_RCC_OscConfig+0xb0>
 80034a0:	4b78      	ldr	r3, [pc, #480]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a77      	ldr	r2, [pc, #476]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 80034a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034aa:	6013      	str	r3, [r2, #0]
 80034ac:	4b75      	ldr	r3, [pc, #468]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a74      	ldr	r2, [pc, #464]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 80034b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d013      	beq.n	80034e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034c0:	f7ff f80e 	bl	80024e0 <HAL_GetTick>
 80034c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034c6:	e008      	b.n	80034da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034c8:	f7ff f80a 	bl	80024e0 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	2b64      	cmp	r3, #100	; 0x64
 80034d4:	d901      	bls.n	80034da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	e2a6      	b.n	8003a28 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034da:	4b6a      	ldr	r3, [pc, #424]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d0f0      	beq.n	80034c8 <HAL_RCC_OscConfig+0xc0>
 80034e6:	e014      	b.n	8003512 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034e8:	f7fe fffa 	bl	80024e0 <HAL_GetTick>
 80034ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80034ee:	e008      	b.n	8003502 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034f0:	f7fe fff6 	bl	80024e0 <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	2b64      	cmp	r3, #100	; 0x64
 80034fc:	d901      	bls.n	8003502 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e292      	b.n	8003a28 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003502:	4b60      	ldr	r3, [pc, #384]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d1f0      	bne.n	80034f0 <HAL_RCC_OscConfig+0xe8>
 800350e:	e000      	b.n	8003512 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003510:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 0302 	and.w	r3, r3, #2
 800351a:	2b00      	cmp	r3, #0
 800351c:	d075      	beq.n	800360a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800351e:	4b59      	ldr	r3, [pc, #356]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	f003 030c 	and.w	r3, r3, #12
 8003526:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003528:	4b56      	ldr	r3, [pc, #344]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	f003 0303 	and.w	r3, r3, #3
 8003530:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	2b0c      	cmp	r3, #12
 8003536:	d102      	bne.n	800353e <HAL_RCC_OscConfig+0x136>
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	2b02      	cmp	r3, #2
 800353c:	d002      	beq.n	8003544 <HAL_RCC_OscConfig+0x13c>
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	2b04      	cmp	r3, #4
 8003542:	d11f      	bne.n	8003584 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003544:	4b4f      	ldr	r3, [pc, #316]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800354c:	2b00      	cmp	r3, #0
 800354e:	d005      	beq.n	800355c <HAL_RCC_OscConfig+0x154>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d101      	bne.n	800355c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	e265      	b.n	8003a28 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800355c:	4b49      	ldr	r3, [pc, #292]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	691b      	ldr	r3, [r3, #16]
 8003568:	061b      	lsls	r3, r3, #24
 800356a:	4946      	ldr	r1, [pc, #280]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 800356c:	4313      	orrs	r3, r2
 800356e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003570:	4b45      	ldr	r3, [pc, #276]	; (8003688 <HAL_RCC_OscConfig+0x280>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4618      	mov	r0, r3
 8003576:	f7fe ff67 	bl	8002448 <HAL_InitTick>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d043      	beq.n	8003608 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e251      	b.n	8003a28 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d023      	beq.n	80035d4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800358c:	4b3d      	ldr	r3, [pc, #244]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a3c      	ldr	r2, [pc, #240]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 8003592:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003596:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003598:	f7fe ffa2 	bl	80024e0 <HAL_GetTick>
 800359c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800359e:	e008      	b.n	80035b2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035a0:	f7fe ff9e 	bl	80024e0 <HAL_GetTick>
 80035a4:	4602      	mov	r2, r0
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d901      	bls.n	80035b2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e23a      	b.n	8003a28 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035b2:	4b34      	ldr	r3, [pc, #208]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d0f0      	beq.n	80035a0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035be:	4b31      	ldr	r3, [pc, #196]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	691b      	ldr	r3, [r3, #16]
 80035ca:	061b      	lsls	r3, r3, #24
 80035cc:	492d      	ldr	r1, [pc, #180]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 80035ce:	4313      	orrs	r3, r2
 80035d0:	604b      	str	r3, [r1, #4]
 80035d2:	e01a      	b.n	800360a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035d4:	4b2b      	ldr	r3, [pc, #172]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a2a      	ldr	r2, [pc, #168]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 80035da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80035de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035e0:	f7fe ff7e 	bl	80024e0 <HAL_GetTick>
 80035e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80035e6:	e008      	b.n	80035fa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035e8:	f7fe ff7a 	bl	80024e0 <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e216      	b.n	8003a28 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80035fa:	4b22      	ldr	r3, [pc, #136]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003602:	2b00      	cmp	r3, #0
 8003604:	d1f0      	bne.n	80035e8 <HAL_RCC_OscConfig+0x1e0>
 8003606:	e000      	b.n	800360a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003608:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0308 	and.w	r3, r3, #8
 8003612:	2b00      	cmp	r3, #0
 8003614:	d041      	beq.n	800369a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	695b      	ldr	r3, [r3, #20]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d01c      	beq.n	8003658 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800361e:	4b19      	ldr	r3, [pc, #100]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 8003620:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003624:	4a17      	ldr	r2, [pc, #92]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 8003626:	f043 0301 	orr.w	r3, r3, #1
 800362a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800362e:	f7fe ff57 	bl	80024e0 <HAL_GetTick>
 8003632:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003634:	e008      	b.n	8003648 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003636:	f7fe ff53 	bl	80024e0 <HAL_GetTick>
 800363a:	4602      	mov	r2, r0
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	1ad3      	subs	r3, r2, r3
 8003640:	2b02      	cmp	r3, #2
 8003642:	d901      	bls.n	8003648 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003644:	2303      	movs	r3, #3
 8003646:	e1ef      	b.n	8003a28 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003648:	4b0e      	ldr	r3, [pc, #56]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 800364a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	2b00      	cmp	r3, #0
 8003654:	d0ef      	beq.n	8003636 <HAL_RCC_OscConfig+0x22e>
 8003656:	e020      	b.n	800369a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003658:	4b0a      	ldr	r3, [pc, #40]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 800365a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800365e:	4a09      	ldr	r2, [pc, #36]	; (8003684 <HAL_RCC_OscConfig+0x27c>)
 8003660:	f023 0301 	bic.w	r3, r3, #1
 8003664:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003668:	f7fe ff3a 	bl	80024e0 <HAL_GetTick>
 800366c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800366e:	e00d      	b.n	800368c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003670:	f7fe ff36 	bl	80024e0 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	2b02      	cmp	r3, #2
 800367c:	d906      	bls.n	800368c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e1d2      	b.n	8003a28 <HAL_RCC_OscConfig+0x620>
 8003682:	bf00      	nop
 8003684:	40021000 	.word	0x40021000
 8003688:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800368c:	4b8c      	ldr	r3, [pc, #560]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 800368e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d1ea      	bne.n	8003670 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 0304 	and.w	r3, r3, #4
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	f000 80a6 	beq.w	80037f4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036a8:	2300      	movs	r3, #0
 80036aa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80036ac:	4b84      	ldr	r3, [pc, #528]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 80036ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d101      	bne.n	80036bc <HAL_RCC_OscConfig+0x2b4>
 80036b8:	2301      	movs	r3, #1
 80036ba:	e000      	b.n	80036be <HAL_RCC_OscConfig+0x2b6>
 80036bc:	2300      	movs	r3, #0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d00d      	beq.n	80036de <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036c2:	4b7f      	ldr	r3, [pc, #508]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 80036c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036c6:	4a7e      	ldr	r2, [pc, #504]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 80036c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036cc:	6593      	str	r3, [r2, #88]	; 0x58
 80036ce:	4b7c      	ldr	r3, [pc, #496]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 80036d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036d6:	60fb      	str	r3, [r7, #12]
 80036d8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80036da:	2301      	movs	r3, #1
 80036dc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036de:	4b79      	ldr	r3, [pc, #484]	; (80038c4 <HAL_RCC_OscConfig+0x4bc>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d118      	bne.n	800371c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036ea:	4b76      	ldr	r3, [pc, #472]	; (80038c4 <HAL_RCC_OscConfig+0x4bc>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a75      	ldr	r2, [pc, #468]	; (80038c4 <HAL_RCC_OscConfig+0x4bc>)
 80036f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036f6:	f7fe fef3 	bl	80024e0 <HAL_GetTick>
 80036fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036fc:	e008      	b.n	8003710 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036fe:	f7fe feef 	bl	80024e0 <HAL_GetTick>
 8003702:	4602      	mov	r2, r0
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	2b02      	cmp	r3, #2
 800370a:	d901      	bls.n	8003710 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800370c:	2303      	movs	r3, #3
 800370e:	e18b      	b.n	8003a28 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003710:	4b6c      	ldr	r3, [pc, #432]	; (80038c4 <HAL_RCC_OscConfig+0x4bc>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003718:	2b00      	cmp	r3, #0
 800371a:	d0f0      	beq.n	80036fe <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	2b01      	cmp	r3, #1
 8003722:	d108      	bne.n	8003736 <HAL_RCC_OscConfig+0x32e>
 8003724:	4b66      	ldr	r3, [pc, #408]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 8003726:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800372a:	4a65      	ldr	r2, [pc, #404]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 800372c:	f043 0301 	orr.w	r3, r3, #1
 8003730:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003734:	e024      	b.n	8003780 <HAL_RCC_OscConfig+0x378>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	2b05      	cmp	r3, #5
 800373c:	d110      	bne.n	8003760 <HAL_RCC_OscConfig+0x358>
 800373e:	4b60      	ldr	r3, [pc, #384]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 8003740:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003744:	4a5e      	ldr	r2, [pc, #376]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 8003746:	f043 0304 	orr.w	r3, r3, #4
 800374a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800374e:	4b5c      	ldr	r3, [pc, #368]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 8003750:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003754:	4a5a      	ldr	r2, [pc, #360]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 8003756:	f043 0301 	orr.w	r3, r3, #1
 800375a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800375e:	e00f      	b.n	8003780 <HAL_RCC_OscConfig+0x378>
 8003760:	4b57      	ldr	r3, [pc, #348]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 8003762:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003766:	4a56      	ldr	r2, [pc, #344]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 8003768:	f023 0301 	bic.w	r3, r3, #1
 800376c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003770:	4b53      	ldr	r3, [pc, #332]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 8003772:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003776:	4a52      	ldr	r2, [pc, #328]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 8003778:	f023 0304 	bic.w	r3, r3, #4
 800377c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d016      	beq.n	80037b6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003788:	f7fe feaa 	bl	80024e0 <HAL_GetTick>
 800378c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800378e:	e00a      	b.n	80037a6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003790:	f7fe fea6 	bl	80024e0 <HAL_GetTick>
 8003794:	4602      	mov	r2, r0
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	1ad3      	subs	r3, r2, r3
 800379a:	f241 3288 	movw	r2, #5000	; 0x1388
 800379e:	4293      	cmp	r3, r2
 80037a0:	d901      	bls.n	80037a6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e140      	b.n	8003a28 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037a6:	4b46      	ldr	r3, [pc, #280]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 80037a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037ac:	f003 0302 	and.w	r3, r3, #2
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d0ed      	beq.n	8003790 <HAL_RCC_OscConfig+0x388>
 80037b4:	e015      	b.n	80037e2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037b6:	f7fe fe93 	bl	80024e0 <HAL_GetTick>
 80037ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037bc:	e00a      	b.n	80037d4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037be:	f7fe fe8f 	bl	80024e0 <HAL_GetTick>
 80037c2:	4602      	mov	r2, r0
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	1ad3      	subs	r3, r2, r3
 80037c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d901      	bls.n	80037d4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80037d0:	2303      	movs	r3, #3
 80037d2:	e129      	b.n	8003a28 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037d4:	4b3a      	ldr	r3, [pc, #232]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 80037d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037da:	f003 0302 	and.w	r3, r3, #2
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d1ed      	bne.n	80037be <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80037e2:	7ffb      	ldrb	r3, [r7, #31]
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d105      	bne.n	80037f4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037e8:	4b35      	ldr	r3, [pc, #212]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 80037ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037ec:	4a34      	ldr	r2, [pc, #208]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 80037ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037f2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0320 	and.w	r3, r3, #32
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d03c      	beq.n	800387a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	699b      	ldr	r3, [r3, #24]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d01c      	beq.n	8003842 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003808:	4b2d      	ldr	r3, [pc, #180]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 800380a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800380e:	4a2c      	ldr	r2, [pc, #176]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 8003810:	f043 0301 	orr.w	r3, r3, #1
 8003814:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003818:	f7fe fe62 	bl	80024e0 <HAL_GetTick>
 800381c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800381e:	e008      	b.n	8003832 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003820:	f7fe fe5e 	bl	80024e0 <HAL_GetTick>
 8003824:	4602      	mov	r2, r0
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	1ad3      	subs	r3, r2, r3
 800382a:	2b02      	cmp	r3, #2
 800382c:	d901      	bls.n	8003832 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e0fa      	b.n	8003a28 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003832:	4b23      	ldr	r3, [pc, #140]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 8003834:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003838:	f003 0302 	and.w	r3, r3, #2
 800383c:	2b00      	cmp	r3, #0
 800383e:	d0ef      	beq.n	8003820 <HAL_RCC_OscConfig+0x418>
 8003840:	e01b      	b.n	800387a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003842:	4b1f      	ldr	r3, [pc, #124]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 8003844:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003848:	4a1d      	ldr	r2, [pc, #116]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 800384a:	f023 0301 	bic.w	r3, r3, #1
 800384e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003852:	f7fe fe45 	bl	80024e0 <HAL_GetTick>
 8003856:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003858:	e008      	b.n	800386c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800385a:	f7fe fe41 	bl	80024e0 <HAL_GetTick>
 800385e:	4602      	mov	r2, r0
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	1ad3      	subs	r3, r2, r3
 8003864:	2b02      	cmp	r3, #2
 8003866:	d901      	bls.n	800386c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003868:	2303      	movs	r3, #3
 800386a:	e0dd      	b.n	8003a28 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800386c:	4b14      	ldr	r3, [pc, #80]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 800386e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003872:	f003 0302 	and.w	r3, r3, #2
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1ef      	bne.n	800385a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	69db      	ldr	r3, [r3, #28]
 800387e:	2b00      	cmp	r3, #0
 8003880:	f000 80d1 	beq.w	8003a26 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003884:	4b0e      	ldr	r3, [pc, #56]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	f003 030c 	and.w	r3, r3, #12
 800388c:	2b0c      	cmp	r3, #12
 800388e:	f000 808b 	beq.w	80039a8 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	69db      	ldr	r3, [r3, #28]
 8003896:	2b02      	cmp	r3, #2
 8003898:	d15e      	bne.n	8003958 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800389a:	4b09      	ldr	r3, [pc, #36]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a08      	ldr	r2, [pc, #32]	; (80038c0 <HAL_RCC_OscConfig+0x4b8>)
 80038a0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80038a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038a6:	f7fe fe1b 	bl	80024e0 <HAL_GetTick>
 80038aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038ac:	e00c      	b.n	80038c8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038ae:	f7fe fe17 	bl	80024e0 <HAL_GetTick>
 80038b2:	4602      	mov	r2, r0
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d905      	bls.n	80038c8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80038bc:	2303      	movs	r3, #3
 80038be:	e0b3      	b.n	8003a28 <HAL_RCC_OscConfig+0x620>
 80038c0:	40021000 	.word	0x40021000
 80038c4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038c8:	4b59      	ldr	r3, [pc, #356]	; (8003a30 <HAL_RCC_OscConfig+0x628>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d1ec      	bne.n	80038ae <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038d4:	4b56      	ldr	r3, [pc, #344]	; (8003a30 <HAL_RCC_OscConfig+0x628>)
 80038d6:	68da      	ldr	r2, [r3, #12]
 80038d8:	4b56      	ldr	r3, [pc, #344]	; (8003a34 <HAL_RCC_OscConfig+0x62c>)
 80038da:	4013      	ands	r3, r2
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	6a11      	ldr	r1, [r2, #32]
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80038e4:	3a01      	subs	r2, #1
 80038e6:	0112      	lsls	r2, r2, #4
 80038e8:	4311      	orrs	r1, r2
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80038ee:	0212      	lsls	r2, r2, #8
 80038f0:	4311      	orrs	r1, r2
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80038f6:	0852      	lsrs	r2, r2, #1
 80038f8:	3a01      	subs	r2, #1
 80038fa:	0552      	lsls	r2, r2, #21
 80038fc:	4311      	orrs	r1, r2
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003902:	0852      	lsrs	r2, r2, #1
 8003904:	3a01      	subs	r2, #1
 8003906:	0652      	lsls	r2, r2, #25
 8003908:	4311      	orrs	r1, r2
 800390a:	687a      	ldr	r2, [r7, #4]
 800390c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800390e:	06d2      	lsls	r2, r2, #27
 8003910:	430a      	orrs	r2, r1
 8003912:	4947      	ldr	r1, [pc, #284]	; (8003a30 <HAL_RCC_OscConfig+0x628>)
 8003914:	4313      	orrs	r3, r2
 8003916:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003918:	4b45      	ldr	r3, [pc, #276]	; (8003a30 <HAL_RCC_OscConfig+0x628>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a44      	ldr	r2, [pc, #272]	; (8003a30 <HAL_RCC_OscConfig+0x628>)
 800391e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003922:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003924:	4b42      	ldr	r3, [pc, #264]	; (8003a30 <HAL_RCC_OscConfig+0x628>)
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	4a41      	ldr	r2, [pc, #260]	; (8003a30 <HAL_RCC_OscConfig+0x628>)
 800392a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800392e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003930:	f7fe fdd6 	bl	80024e0 <HAL_GetTick>
 8003934:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003936:	e008      	b.n	800394a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003938:	f7fe fdd2 	bl	80024e0 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	2b02      	cmp	r3, #2
 8003944:	d901      	bls.n	800394a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e06e      	b.n	8003a28 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800394a:	4b39      	ldr	r3, [pc, #228]	; (8003a30 <HAL_RCC_OscConfig+0x628>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d0f0      	beq.n	8003938 <HAL_RCC_OscConfig+0x530>
 8003956:	e066      	b.n	8003a26 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003958:	4b35      	ldr	r3, [pc, #212]	; (8003a30 <HAL_RCC_OscConfig+0x628>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a34      	ldr	r2, [pc, #208]	; (8003a30 <HAL_RCC_OscConfig+0x628>)
 800395e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003962:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003964:	4b32      	ldr	r3, [pc, #200]	; (8003a30 <HAL_RCC_OscConfig+0x628>)
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	4a31      	ldr	r2, [pc, #196]	; (8003a30 <HAL_RCC_OscConfig+0x628>)
 800396a:	f023 0303 	bic.w	r3, r3, #3
 800396e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003970:	4b2f      	ldr	r3, [pc, #188]	; (8003a30 <HAL_RCC_OscConfig+0x628>)
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	4a2e      	ldr	r2, [pc, #184]	; (8003a30 <HAL_RCC_OscConfig+0x628>)
 8003976:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800397a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800397e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003980:	f7fe fdae 	bl	80024e0 <HAL_GetTick>
 8003984:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003986:	e008      	b.n	800399a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003988:	f7fe fdaa 	bl	80024e0 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b02      	cmp	r3, #2
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e046      	b.n	8003a28 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800399a:	4b25      	ldr	r3, [pc, #148]	; (8003a30 <HAL_RCC_OscConfig+0x628>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d1f0      	bne.n	8003988 <HAL_RCC_OscConfig+0x580>
 80039a6:	e03e      	b.n	8003a26 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	69db      	ldr	r3, [r3, #28]
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d101      	bne.n	80039b4 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e039      	b.n	8003a28 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80039b4:	4b1e      	ldr	r3, [pc, #120]	; (8003a30 <HAL_RCC_OscConfig+0x628>)
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	f003 0203 	and.w	r2, r3, #3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6a1b      	ldr	r3, [r3, #32]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d12c      	bne.n	8003a22 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d2:	3b01      	subs	r3, #1
 80039d4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d123      	bne.n	8003a22 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d11b      	bne.n	8003a22 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039f4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d113      	bne.n	8003a22 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a04:	085b      	lsrs	r3, r3, #1
 8003a06:	3b01      	subs	r3, #1
 8003a08:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003a0a:	429a      	cmp	r2, r3
 8003a0c:	d109      	bne.n	8003a22 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a18:	085b      	lsrs	r3, r3, #1
 8003a1a:	3b01      	subs	r3, #1
 8003a1c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d001      	beq.n	8003a26 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e000      	b.n	8003a28 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8003a26:	2300      	movs	r3, #0
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3720      	adds	r7, #32
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	40021000 	.word	0x40021000
 8003a34:	019f800c 	.word	0x019f800c

08003a38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003a42:	2300      	movs	r3, #0
 8003a44:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d101      	bne.n	8003a50 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e11e      	b.n	8003c8e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a50:	4b91      	ldr	r3, [pc, #580]	; (8003c98 <HAL_RCC_ClockConfig+0x260>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 030f 	and.w	r3, r3, #15
 8003a58:	683a      	ldr	r2, [r7, #0]
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d910      	bls.n	8003a80 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a5e:	4b8e      	ldr	r3, [pc, #568]	; (8003c98 <HAL_RCC_ClockConfig+0x260>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f023 020f 	bic.w	r2, r3, #15
 8003a66:	498c      	ldr	r1, [pc, #560]	; (8003c98 <HAL_RCC_ClockConfig+0x260>)
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a6e:	4b8a      	ldr	r3, [pc, #552]	; (8003c98 <HAL_RCC_ClockConfig+0x260>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 030f 	and.w	r3, r3, #15
 8003a76:	683a      	ldr	r2, [r7, #0]
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d001      	beq.n	8003a80 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	e106      	b.n	8003c8e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0301 	and.w	r3, r3, #1
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d073      	beq.n	8003b74 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	2b03      	cmp	r3, #3
 8003a92:	d129      	bne.n	8003ae8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a94:	4b81      	ldr	r3, [pc, #516]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d101      	bne.n	8003aa4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e0f4      	b.n	8003c8e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003aa4:	f000 f966 	bl	8003d74 <RCC_GetSysClockFreqFromPLLSource>
 8003aa8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	4a7c      	ldr	r2, [pc, #496]	; (8003ca0 <HAL_RCC_ClockConfig+0x268>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d93f      	bls.n	8003b32 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003ab2:	4b7a      	ldr	r3, [pc, #488]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d009      	beq.n	8003ad2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d033      	beq.n	8003b32 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d12f      	bne.n	8003b32 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003ad2:	4b72      	ldr	r3, [pc, #456]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ada:	4a70      	ldr	r2, [pc, #448]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003adc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ae0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003ae2:	2380      	movs	r3, #128	; 0x80
 8003ae4:	617b      	str	r3, [r7, #20]
 8003ae6:	e024      	b.n	8003b32 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	d107      	bne.n	8003b00 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003af0:	4b6a      	ldr	r3, [pc, #424]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d109      	bne.n	8003b10 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e0c6      	b.n	8003c8e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b00:	4b66      	ldr	r3, [pc, #408]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d101      	bne.n	8003b10 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e0be      	b.n	8003c8e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003b10:	f000 f8ce 	bl	8003cb0 <HAL_RCC_GetSysClockFreq>
 8003b14:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	4a61      	ldr	r2, [pc, #388]	; (8003ca0 <HAL_RCC_ClockConfig+0x268>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d909      	bls.n	8003b32 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003b1e:	4b5f      	ldr	r3, [pc, #380]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b26:	4a5d      	ldr	r2, [pc, #372]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003b28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b2c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003b2e:	2380      	movs	r3, #128	; 0x80
 8003b30:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b32:	4b5a      	ldr	r3, [pc, #360]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f023 0203 	bic.w	r2, r3, #3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	4957      	ldr	r1, [pc, #348]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003b40:	4313      	orrs	r3, r2
 8003b42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b44:	f7fe fccc 	bl	80024e0 <HAL_GetTick>
 8003b48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b4a:	e00a      	b.n	8003b62 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b4c:	f7fe fcc8 	bl	80024e0 <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d901      	bls.n	8003b62 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e095      	b.n	8003c8e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b62:	4b4e      	ldr	r3, [pc, #312]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	f003 020c 	and.w	r2, r3, #12
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d1eb      	bne.n	8003b4c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 0302 	and.w	r3, r3, #2
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d023      	beq.n	8003bc8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 0304 	and.w	r3, r3, #4
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d005      	beq.n	8003b98 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b8c:	4b43      	ldr	r3, [pc, #268]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	4a42      	ldr	r2, [pc, #264]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003b92:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003b96:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0308 	and.w	r3, r3, #8
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d007      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003ba4:	4b3d      	ldr	r3, [pc, #244]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003bac:	4a3b      	ldr	r2, [pc, #236]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003bae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003bb2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bb4:	4b39      	ldr	r3, [pc, #228]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	4936      	ldr	r1, [pc, #216]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	608b      	str	r3, [r1, #8]
 8003bc6:	e008      	b.n	8003bda <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	2b80      	cmp	r3, #128	; 0x80
 8003bcc:	d105      	bne.n	8003bda <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003bce:	4b33      	ldr	r3, [pc, #204]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	4a32      	ldr	r2, [pc, #200]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003bd4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003bd8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003bda:	4b2f      	ldr	r3, [pc, #188]	; (8003c98 <HAL_RCC_ClockConfig+0x260>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 030f 	and.w	r3, r3, #15
 8003be2:	683a      	ldr	r2, [r7, #0]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d21d      	bcs.n	8003c24 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003be8:	4b2b      	ldr	r3, [pc, #172]	; (8003c98 <HAL_RCC_ClockConfig+0x260>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f023 020f 	bic.w	r2, r3, #15
 8003bf0:	4929      	ldr	r1, [pc, #164]	; (8003c98 <HAL_RCC_ClockConfig+0x260>)
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003bf8:	f7fe fc72 	bl	80024e0 <HAL_GetTick>
 8003bfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bfe:	e00a      	b.n	8003c16 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c00:	f7fe fc6e 	bl	80024e0 <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d901      	bls.n	8003c16 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e03b      	b.n	8003c8e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c16:	4b20      	ldr	r3, [pc, #128]	; (8003c98 <HAL_RCC_ClockConfig+0x260>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 030f 	and.w	r3, r3, #15
 8003c1e:	683a      	ldr	r2, [r7, #0]
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d1ed      	bne.n	8003c00 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 0304 	and.w	r3, r3, #4
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d008      	beq.n	8003c42 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c30:	4b1a      	ldr	r3, [pc, #104]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	4917      	ldr	r1, [pc, #92]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0308 	and.w	r3, r3, #8
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d009      	beq.n	8003c62 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c4e:	4b13      	ldr	r3, [pc, #76]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	691b      	ldr	r3, [r3, #16]
 8003c5a:	00db      	lsls	r3, r3, #3
 8003c5c:	490f      	ldr	r1, [pc, #60]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c62:	f000 f825 	bl	8003cb0 <HAL_RCC_GetSysClockFreq>
 8003c66:	4602      	mov	r2, r0
 8003c68:	4b0c      	ldr	r3, [pc, #48]	; (8003c9c <HAL_RCC_ClockConfig+0x264>)
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	091b      	lsrs	r3, r3, #4
 8003c6e:	f003 030f 	and.w	r3, r3, #15
 8003c72:	490c      	ldr	r1, [pc, #48]	; (8003ca4 <HAL_RCC_ClockConfig+0x26c>)
 8003c74:	5ccb      	ldrb	r3, [r1, r3]
 8003c76:	f003 031f 	and.w	r3, r3, #31
 8003c7a:	fa22 f303 	lsr.w	r3, r2, r3
 8003c7e:	4a0a      	ldr	r2, [pc, #40]	; (8003ca8 <HAL_RCC_ClockConfig+0x270>)
 8003c80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003c82:	4b0a      	ldr	r3, [pc, #40]	; (8003cac <HAL_RCC_ClockConfig+0x274>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4618      	mov	r0, r3
 8003c88:	f7fe fbde 	bl	8002448 <HAL_InitTick>
 8003c8c:	4603      	mov	r3, r0
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3718      	adds	r7, #24
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	bf00      	nop
 8003c98:	40022000 	.word	0x40022000
 8003c9c:	40021000 	.word	0x40021000
 8003ca0:	04c4b400 	.word	0x04c4b400
 8003ca4:	08004264 	.word	0x08004264
 8003ca8:	20000004 	.word	0x20000004
 8003cac:	20000008 	.word	0x20000008

08003cb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b087      	sub	sp, #28
 8003cb4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003cb6:	4b2c      	ldr	r3, [pc, #176]	; (8003d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	f003 030c 	and.w	r3, r3, #12
 8003cbe:	2b04      	cmp	r3, #4
 8003cc0:	d102      	bne.n	8003cc8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003cc2:	4b2a      	ldr	r3, [pc, #168]	; (8003d6c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003cc4:	613b      	str	r3, [r7, #16]
 8003cc6:	e047      	b.n	8003d58 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003cc8:	4b27      	ldr	r3, [pc, #156]	; (8003d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f003 030c 	and.w	r3, r3, #12
 8003cd0:	2b08      	cmp	r3, #8
 8003cd2:	d102      	bne.n	8003cda <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003cd4:	4b26      	ldr	r3, [pc, #152]	; (8003d70 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003cd6:	613b      	str	r3, [r7, #16]
 8003cd8:	e03e      	b.n	8003d58 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003cda:	4b23      	ldr	r3, [pc, #140]	; (8003d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	f003 030c 	and.w	r3, r3, #12
 8003ce2:	2b0c      	cmp	r3, #12
 8003ce4:	d136      	bne.n	8003d54 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003ce6:	4b20      	ldr	r3, [pc, #128]	; (8003d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ce8:	68db      	ldr	r3, [r3, #12]
 8003cea:	f003 0303 	and.w	r3, r3, #3
 8003cee:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003cf0:	4b1d      	ldr	r3, [pc, #116]	; (8003d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	091b      	lsrs	r3, r3, #4
 8003cf6:	f003 030f 	and.w	r3, r3, #15
 8003cfa:	3301      	adds	r3, #1
 8003cfc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2b03      	cmp	r3, #3
 8003d02:	d10c      	bne.n	8003d1e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d04:	4a1a      	ldr	r2, [pc, #104]	; (8003d70 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d0c:	4a16      	ldr	r2, [pc, #88]	; (8003d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d0e:	68d2      	ldr	r2, [r2, #12]
 8003d10:	0a12      	lsrs	r2, r2, #8
 8003d12:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003d16:	fb02 f303 	mul.w	r3, r2, r3
 8003d1a:	617b      	str	r3, [r7, #20]
      break;
 8003d1c:	e00c      	b.n	8003d38 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d1e:	4a13      	ldr	r2, [pc, #76]	; (8003d6c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d26:	4a10      	ldr	r2, [pc, #64]	; (8003d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d28:	68d2      	ldr	r2, [r2, #12]
 8003d2a:	0a12      	lsrs	r2, r2, #8
 8003d2c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003d30:	fb02 f303 	mul.w	r3, r2, r3
 8003d34:	617b      	str	r3, [r7, #20]
      break;
 8003d36:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d38:	4b0b      	ldr	r3, [pc, #44]	; (8003d68 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	0e5b      	lsrs	r3, r3, #25
 8003d3e:	f003 0303 	and.w	r3, r3, #3
 8003d42:	3301      	adds	r3, #1
 8003d44:	005b      	lsls	r3, r3, #1
 8003d46:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003d48:	697a      	ldr	r2, [r7, #20]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d50:	613b      	str	r3, [r7, #16]
 8003d52:	e001      	b.n	8003d58 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003d54:	2300      	movs	r3, #0
 8003d56:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003d58:	693b      	ldr	r3, [r7, #16]
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	371c      	adds	r7, #28
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr
 8003d66:	bf00      	nop
 8003d68:	40021000 	.word	0x40021000
 8003d6c:	00f42400 	.word	0x00f42400
 8003d70:	007a1200 	.word	0x007a1200

08003d74 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b087      	sub	sp, #28
 8003d78:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d7a:	4b1e      	ldr	r3, [pc, #120]	; (8003df4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d7c:	68db      	ldr	r3, [r3, #12]
 8003d7e:	f003 0303 	and.w	r3, r3, #3
 8003d82:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d84:	4b1b      	ldr	r3, [pc, #108]	; (8003df4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	091b      	lsrs	r3, r3, #4
 8003d8a:	f003 030f 	and.w	r3, r3, #15
 8003d8e:	3301      	adds	r3, #1
 8003d90:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	2b03      	cmp	r3, #3
 8003d96:	d10c      	bne.n	8003db2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d98:	4a17      	ldr	r2, [pc, #92]	; (8003df8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003da0:	4a14      	ldr	r2, [pc, #80]	; (8003df4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003da2:	68d2      	ldr	r2, [r2, #12]
 8003da4:	0a12      	lsrs	r2, r2, #8
 8003da6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003daa:	fb02 f303 	mul.w	r3, r2, r3
 8003dae:	617b      	str	r3, [r7, #20]
    break;
 8003db0:	e00c      	b.n	8003dcc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003db2:	4a12      	ldr	r2, [pc, #72]	; (8003dfc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dba:	4a0e      	ldr	r2, [pc, #56]	; (8003df4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003dbc:	68d2      	ldr	r2, [r2, #12]
 8003dbe:	0a12      	lsrs	r2, r2, #8
 8003dc0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003dc4:	fb02 f303 	mul.w	r3, r2, r3
 8003dc8:	617b      	str	r3, [r7, #20]
    break;
 8003dca:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003dcc:	4b09      	ldr	r3, [pc, #36]	; (8003df4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	0e5b      	lsrs	r3, r3, #25
 8003dd2:	f003 0303 	and.w	r3, r3, #3
 8003dd6:	3301      	adds	r3, #1
 8003dd8:	005b      	lsls	r3, r3, #1
 8003dda:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003ddc:	697a      	ldr	r2, [r7, #20]
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003de4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003de6:	687b      	ldr	r3, [r7, #4]
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	371c      	adds	r7, #28
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr
 8003df4:	40021000 	.word	0x40021000
 8003df8:	007a1200 	.word	0x007a1200
 8003dfc:	00f42400 	.word	0x00f42400

08003e00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b086      	sub	sp, #24
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e08:	2300      	movs	r3, #0
 8003e0a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f000 8098 	beq.w	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e22:	4b43      	ldr	r3, [pc, #268]	; (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d10d      	bne.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e2e:	4b40      	ldr	r3, [pc, #256]	; (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e32:	4a3f      	ldr	r2, [pc, #252]	; (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e38:	6593      	str	r3, [r2, #88]	; 0x58
 8003e3a:	4b3d      	ldr	r3, [pc, #244]	; (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e42:	60bb      	str	r3, [r7, #8]
 8003e44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e46:	2301      	movs	r3, #1
 8003e48:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e4a:	4b3a      	ldr	r3, [pc, #232]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a39      	ldr	r2, [pc, #228]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003e50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e54:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e56:	f7fe fb43 	bl	80024e0 <HAL_GetTick>
 8003e5a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e5c:	e009      	b.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e5e:	f7fe fb3f 	bl	80024e0 <HAL_GetTick>
 8003e62:	4602      	mov	r2, r0
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d902      	bls.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	74fb      	strb	r3, [r7, #19]
        break;
 8003e70:	e005      	b.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e72:	4b30      	ldr	r3, [pc, #192]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d0ef      	beq.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003e7e:	7cfb      	ldrb	r3, [r7, #19]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d159      	bne.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e84:	4b2a      	ldr	r3, [pc, #168]	; (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e8e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d01e      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9a:	697a      	ldr	r2, [r7, #20]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d019      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ea0:	4b23      	ldr	r3, [pc, #140]	; (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ea6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eaa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003eac:	4b20      	ldr	r3, [pc, #128]	; (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eb2:	4a1f      	ldr	r2, [pc, #124]	; (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003eb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003eb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ebc:	4b1c      	ldr	r3, [pc, #112]	; (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ec2:	4a1b      	ldr	r2, [pc, #108]	; (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ec4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ec8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ecc:	4a18      	ldr	r2, [pc, #96]	; (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	f003 0301 	and.w	r3, r3, #1
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d016      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ede:	f7fe faff 	bl	80024e0 <HAL_GetTick>
 8003ee2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ee4:	e00b      	b.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ee6:	f7fe fafb 	bl	80024e0 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d902      	bls.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	74fb      	strb	r3, [r7, #19]
            break;
 8003efc:	e006      	b.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003efe:	4b0c      	ldr	r3, [pc, #48]	; (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f04:	f003 0302 	and.w	r3, r3, #2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d0ec      	beq.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003f0c:	7cfb      	ldrb	r3, [r7, #19]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d10b      	bne.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f12:	4b07      	ldr	r3, [pc, #28]	; (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f18:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f20:	4903      	ldr	r1, [pc, #12]	; (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f22:	4313      	orrs	r3, r2
 8003f24:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003f28:	e008      	b.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f2a:	7cfb      	ldrb	r3, [r7, #19]
 8003f2c:	74bb      	strb	r3, [r7, #18]
 8003f2e:	e005      	b.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003f30:	40021000 	.word	0x40021000
 8003f34:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f38:	7cfb      	ldrb	r3, [r7, #19]
 8003f3a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f3c:	7c7b      	ldrb	r3, [r7, #17]
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d105      	bne.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f42:	4ba6      	ldr	r3, [pc, #664]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f46:	4aa5      	ldr	r2, [pc, #660]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f4c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0301 	and.w	r3, r3, #1
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d00a      	beq.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f5a:	4ba0      	ldr	r3, [pc, #640]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f60:	f023 0203 	bic.w	r2, r3, #3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	499c      	ldr	r1, [pc, #624]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0302 	and.w	r3, r3, #2
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d00a      	beq.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f7c:	4b97      	ldr	r3, [pc, #604]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f82:	f023 020c 	bic.w	r2, r3, #12
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	4994      	ldr	r1, [pc, #592]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0304 	and.w	r3, r3, #4
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d00a      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003f9e:	4b8f      	ldr	r3, [pc, #572]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fa4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	68db      	ldr	r3, [r3, #12]
 8003fac:	498b      	ldr	r1, [pc, #556]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0308 	and.w	r3, r3, #8
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d00a      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003fc0:	4b86      	ldr	r3, [pc, #536]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fc6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	4983      	ldr	r1, [pc, #524]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0320 	and.w	r3, r3, #32
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d00a      	beq.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003fe2:	4b7e      	ldr	r3, [pc, #504]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fe8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	695b      	ldr	r3, [r3, #20]
 8003ff0:	497a      	ldr	r1, [pc, #488]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004000:	2b00      	cmp	r3, #0
 8004002:	d00a      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004004:	4b75      	ldr	r3, [pc, #468]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004006:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800400a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	699b      	ldr	r3, [r3, #24]
 8004012:	4972      	ldr	r1, [pc, #456]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004014:	4313      	orrs	r3, r2
 8004016:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00a      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004026:	4b6d      	ldr	r3, [pc, #436]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004028:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800402c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	69db      	ldr	r3, [r3, #28]
 8004034:	4969      	ldr	r1, [pc, #420]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004036:	4313      	orrs	r3, r2
 8004038:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004044:	2b00      	cmp	r3, #0
 8004046:	d00a      	beq.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004048:	4b64      	ldr	r3, [pc, #400]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800404a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800404e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6a1b      	ldr	r3, [r3, #32]
 8004056:	4961      	ldr	r1, [pc, #388]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004058:	4313      	orrs	r3, r2
 800405a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004066:	2b00      	cmp	r3, #0
 8004068:	d00a      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800406a:	4b5c      	ldr	r3, [pc, #368]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800406c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004070:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004078:	4958      	ldr	r1, [pc, #352]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800407a:	4313      	orrs	r3, r2
 800407c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004088:	2b00      	cmp	r3, #0
 800408a:	d015      	beq.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800408c:	4b53      	ldr	r3, [pc, #332]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800408e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004092:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800409a:	4950      	ldr	r1, [pc, #320]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800409c:	4313      	orrs	r3, r2
 800409e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80040aa:	d105      	bne.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040ac:	4b4b      	ldr	r3, [pc, #300]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	4a4a      	ldr	r2, [pc, #296]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040b6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d015      	beq.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80040c4:	4b45      	ldr	r3, [pc, #276]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040ca:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d2:	4942      	ldr	r1, [pc, #264]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040d4:	4313      	orrs	r3, r2
 80040d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040e2:	d105      	bne.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040e4:	4b3d      	ldr	r3, [pc, #244]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	4a3c      	ldr	r2, [pc, #240]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040ee:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d015      	beq.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80040fc:	4b37      	ldr	r3, [pc, #220]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004102:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800410a:	4934      	ldr	r1, [pc, #208]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800410c:	4313      	orrs	r3, r2
 800410e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004116:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800411a:	d105      	bne.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800411c:	4b2f      	ldr	r3, [pc, #188]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	4a2e      	ldr	r2, [pc, #184]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004122:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004126:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004130:	2b00      	cmp	r3, #0
 8004132:	d015      	beq.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004134:	4b29      	ldr	r3, [pc, #164]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004136:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800413a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004142:	4926      	ldr	r1, [pc, #152]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004144:	4313      	orrs	r3, r2
 8004146:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800414e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004152:	d105      	bne.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004154:	4b21      	ldr	r3, [pc, #132]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	4a20      	ldr	r2, [pc, #128]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800415a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800415e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004168:	2b00      	cmp	r3, #0
 800416a:	d015      	beq.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800416c:	4b1b      	ldr	r3, [pc, #108]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800416e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004172:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800417a:	4918      	ldr	r1, [pc, #96]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800417c:	4313      	orrs	r3, r2
 800417e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004186:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800418a:	d105      	bne.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800418c:	4b13      	ldr	r3, [pc, #76]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	4a12      	ldr	r2, [pc, #72]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004192:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004196:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d015      	beq.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80041a4:	4b0d      	ldr	r3, [pc, #52]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041aa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041b2:	490a      	ldr	r1, [pc, #40]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041b4:	4313      	orrs	r3, r2
 80041b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80041c2:	d105      	bne.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80041c4:	4b05      	ldr	r3, [pc, #20]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	4a04      	ldr	r2, [pc, #16]	; (80041dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041ce:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80041d0:	7cbb      	ldrb	r3, [r7, #18]
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3718      	adds	r7, #24
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}
 80041da:	bf00      	nop
 80041dc:	40021000 	.word	0x40021000

080041e0 <__libc_init_array>:
 80041e0:	b570      	push	{r4, r5, r6, lr}
 80041e2:	4d0d      	ldr	r5, [pc, #52]	; (8004218 <__libc_init_array+0x38>)
 80041e4:	4c0d      	ldr	r4, [pc, #52]	; (800421c <__libc_init_array+0x3c>)
 80041e6:	1b64      	subs	r4, r4, r5
 80041e8:	10a4      	asrs	r4, r4, #2
 80041ea:	2600      	movs	r6, #0
 80041ec:	42a6      	cmp	r6, r4
 80041ee:	d109      	bne.n	8004204 <__libc_init_array+0x24>
 80041f0:	4d0b      	ldr	r5, [pc, #44]	; (8004220 <__libc_init_array+0x40>)
 80041f2:	4c0c      	ldr	r4, [pc, #48]	; (8004224 <__libc_init_array+0x44>)
 80041f4:	f000 f820 	bl	8004238 <_init>
 80041f8:	1b64      	subs	r4, r4, r5
 80041fa:	10a4      	asrs	r4, r4, #2
 80041fc:	2600      	movs	r6, #0
 80041fe:	42a6      	cmp	r6, r4
 8004200:	d105      	bne.n	800420e <__libc_init_array+0x2e>
 8004202:	bd70      	pop	{r4, r5, r6, pc}
 8004204:	f855 3b04 	ldr.w	r3, [r5], #4
 8004208:	4798      	blx	r3
 800420a:	3601      	adds	r6, #1
 800420c:	e7ee      	b.n	80041ec <__libc_init_array+0xc>
 800420e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004212:	4798      	blx	r3
 8004214:	3601      	adds	r6, #1
 8004216:	e7f2      	b.n	80041fe <__libc_init_array+0x1e>
 8004218:	08004284 	.word	0x08004284
 800421c:	08004284 	.word	0x08004284
 8004220:	08004284 	.word	0x08004284
 8004224:	08004288 	.word	0x08004288

08004228 <memset>:
 8004228:	4402      	add	r2, r0
 800422a:	4603      	mov	r3, r0
 800422c:	4293      	cmp	r3, r2
 800422e:	d100      	bne.n	8004232 <memset+0xa>
 8004230:	4770      	bx	lr
 8004232:	f803 1b01 	strb.w	r1, [r3], #1
 8004236:	e7f9      	b.n	800422c <memset+0x4>

08004238 <_init>:
 8004238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800423a:	bf00      	nop
 800423c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800423e:	bc08      	pop	{r3}
 8004240:	469e      	mov	lr, r3
 8004242:	4770      	bx	lr

08004244 <_fini>:
 8004244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004246:	bf00      	nop
 8004248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800424a:	bc08      	pop	{r3}
 800424c:	469e      	mov	lr, r3
 800424e:	4770      	bx	lr
