

================================================================
== Vitis HLS Report for 'compute_greedy_potential_score'
================================================================
* Date:           Sun Feb 22 21:56:54 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.117 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                                     |                                                          |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                               Instance                              |                          Module                          |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_compute_pp_nn_fu_399                                             |compute_pp_nn                                             |        ?|        ?|          ?|          ?|    ?|    ?|                                              no|
        |grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417  |compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1  |        ?|        ?|          ?|          ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435  |compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1  |        ?|        ?|          ?|          ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451  |compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2  |        3|        3|  30.000 ns|  30.000 ns|    1|    1|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469  |compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3  |        ?|        ?|          ?|          ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_180_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_181_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|    1453|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    3|    1293|    2515|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       0|     767|    -|
|Register         |        -|    -|    1191|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    3|    2484|    4735|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|       3|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+
    |                               Instance                              |                          Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417  |compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1  |        0|   0|  343|  619|    0|
    |grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435  |compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1  |        0|   0|  129|  242|    0|
    |grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451  |compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2  |        0|   0|  168|  294|    0|
    |grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469  |compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3  |        0|   0|  346|  484|    0|
    |grp_compute_pp_nn_fu_399                                             |compute_pp_nn                                             |        0|   0|  307|  855|    0|
    |mul_32s_32s_32_1_1_U88                                               |mul_32s_32s_32_1_1                                        |        0|   3|    0|   21|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                |                                                          |        0|   3| 1293| 2515|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |R_fu_723_p2                       |         +|   0|  0|  39|          32|          32|
    |add_ln121_2_fu_604_p2             |         +|   0|  0|  38|          31|          31|
    |add_ln121_fu_614_p2               |         +|   0|  0|  22|          15|          15|
    |add_ln122_2_fu_653_p2             |         +|   0|  0|  22|          15|          15|
    |add_ln122_fu_659_p2               |         +|   0|  0|  22|          15|          15|
    |add_ln124_fu_706_p2               |         +|   0|  0|  22|          15|          15|
    |add_ln136_fu_713_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln144_fu_881_p2               |         +|   0|  0|  10|           2|           2|
    |add_ln161_1_fu_1036_p2            |         +|   0|  0|  22|          15|          15|
    |add_ln161_fu_1042_p2              |         +|   0|  0|  22|          15|          15|
    |add_ln162_1_fu_1079_p2            |         +|   0|  0|  22|          15|          15|
    |add_ln162_fu_1085_p2              |         +|   0|  0|  22|          15|          15|
    |add_ln165_fu_927_p2               |         +|   0|  0|  22|          15|          15|
    |add_ln185_fu_815_p2               |         +|   0|  0|  32|          32|           2|
    |add_ln186_fu_851_p2               |         +|   0|  0|  32|          32|           2|
    |colt_fu_887_p2                    |         +|   0|  0|  39|          32|          32|
    |j_5_fu_781_p2                     |         +|   0|  0|  39|          32|           1|
    |j_6_fu_750_p2                     |         +|   0|  0|  38|          31|           1|
    |new_col_fu_568_p2                 |         +|   0|  0|  39|          32|          32|
    |new_row_fu_588_p2                 |         +|   0|  0|  16|           9|           9|
    |r_fu_949_p2                       |         +|   0|  0|  39|          32|           2|
    |rowt_fu_872_p2                    |         +|   0|  0|  39|          32|          32|
    |s_2_fu_821_p2                     |         +|   0|  0|  32|          32|          32|
    |s_4_fu_856_p2                     |         +|   0|  0|  32|          32|          32|
    |score_1_fu_1107_p2                |         +|   0|  0|  39|          32|          32|
    |t_old_fu_766_p2                   |         +|   0|  0|  39|          32|           2|
    |and_ln160_fu_990_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state22_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_on_subcall_done   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op221_call_state22   |       and|   0|  0|   2|           1|           1|
    |cmp34_i_fu_683_p2                 |      icmp|   0|  0|  10|           2|           2|
    |empty_30_fu_1002_p2               |      icmp|   0|  0|  39|          32|           1|
    |empty_fu_996_p2                   |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln118_fu_554_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln141_fu_760_p2              |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln146_fu_933_p2              |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln152_fu_954_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln160_fu_985_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln181_1_fu_772_p2            |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln181_fu_745_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln185_fu_809_p2              |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln186_fu_845_p2              |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln196_fu_507_p2              |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln197_fu_531_p2              |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln199_fu_537_p2              |      icmp|   0|  0|  39|          32|           1|
    |M_e_0_we0                         |        or|   0|  0|   2|           1|           1|
    |M_e_1_we0                         |        or|   0|  0|   2|           1|           1|
    |M_e_2_we0                         |        or|   0|  0|   2|           1|           1|
    |M_e_3_we0                         |        or|   0|  0|   2|           1|           1|
    |empty_31_fu_1008_p2               |        or|   0|  0|   2|           1|           1|
    |overlap_fu_513_p3                 |    select|   0|  0|  32|           1|          32|
    |s_3_fu_827_p3                     |    select|   0|  0|  32|           1|          32|
    |s_5_fu_861_p3                     |    select|   0|  0|  32|           1|          32|
    |select_ln122_fu_628_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln145_fu_941_p3            |    select|   0|  0|  32|           1|          32|
    |xor_ln160_fu_979_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1453|        1056|         724|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |M_e_0_address0                         |   25|          6|   15|         90|
    |M_e_0_address0_local                   |   21|          5|   15|         75|
    |M_e_0_ce0                              |   25|          6|    1|          6|
    |M_e_0_d0                               |   13|          3|   32|         96|
    |M_e_0_d0_local                         |   17|          4|   32|        128|
    |M_e_0_we0                              |   13|          3|    1|          3|
    |M_e_1_address0                         |   25|          6|   15|         90|
    |M_e_1_address0_local                   |   21|          5|   15|         75|
    |M_e_1_ce0                              |   25|          6|    1|          6|
    |M_e_1_d0                               |   13|          3|   32|         96|
    |M_e_1_d0_local                         |   17|          4|   32|        128|
    |M_e_1_we0                              |   13|          3|    1|          3|
    |M_e_2_address0                         |   25|          6|   15|         90|
    |M_e_2_address0_local                   |   21|          5|   15|         75|
    |M_e_2_ce0                              |   25|          6|    1|          6|
    |M_e_2_d0                               |   13|          3|   32|         96|
    |M_e_2_d0_local                         |   17|          4|   32|        128|
    |M_e_2_we0                              |   13|          3|    1|          3|
    |M_e_3_address0                         |   25|          6|   15|         90|
    |M_e_3_address0_local                   |   21|          5|   15|         75|
    |M_e_3_ce0                              |   25|          6|    1|          6|
    |M_e_3_d0                               |   13|          3|   32|         96|
    |M_e_3_d0_local                         |   17|          4|   32|        128|
    |M_e_3_we0                              |   13|          3|    1|          3|
    |M_t_flag_2_reg_371                     |    9|          2|    1|          2|
    |M_t_loc_0_reg_304                      |    9|          2|   32|         64|
    |M_t_new_2_reg_358                      |    9|          2|   32|         64|
    |M_t_o                                  |    9|          2|   32|         64|
    |agg_result_0_reg_386                   |   13|          3|   32|         96|
    |ap_NS_fsm                              |  120|         24|    1|         24|
    |ap_phi_mux_M_t_loc_0_phi_fu_307_p4     |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_0_phi_fu_390_p6  |    9|          2|   32|         64|
    |ap_phi_mux_move_type_2_phi_fu_340_p4   |    9|          2|   32|         64|
    |ap_phi_mux_row2_2_phi_fu_351_p4        |    9|          2|   32|         64|
    |ap_return                              |    9|          2|   32|         64|
    |grp_compute_pp_nn_fu_399_r1            |   13|          3|   31|         93|
    |grp_compute_pp_nn_fu_399_r2            |   13|          3|    9|         27|
    |grp_fu_486_p0                          |   13|          3|   32|         96|
    |grp_fu_486_p1                          |   13|          3|   32|         96|
    |i_fu_122                               |    9|          2|   31|         62|
    |j_reg_327                              |    9|          2|   32|         64|
    |move_type_2_reg_336                    |    9|          2|   32|         64|
    |row2_2_reg_347                         |    9|          2|   32|         64|
    |s_fu_126                               |    9|          2|   32|         64|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  767|        175|  937|       2856|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                       | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |M_e_0_addr_7_reg_1249                                                             |  15|   0|   15|          0|
    |M_e_0_addr_9_reg_1435                                                             |  15|   0|   15|          0|
    |M_e_0_addr_reg_1216                                                               |  15|   0|   15|          0|
    |M_e_1_addr_7_reg_1254                                                             |  15|   0|   15|          0|
    |M_e_1_addr_9_reg_1440                                                             |  15|   0|   15|          0|
    |M_e_1_addr_reg_1221                                                               |  15|   0|   15|          0|
    |M_e_2_addr_7_reg_1259                                                             |  15|   0|   15|          0|
    |M_e_2_addr_9_reg_1445                                                             |  15|   0|   15|          0|
    |M_e_2_addr_reg_1226                                                               |  15|   0|   15|          0|
    |M_e_3_addr_7_reg_1264                                                             |  15|   0|   15|          0|
    |M_e_3_addr_9_reg_1450                                                             |  15|   0|   15|          0|
    |M_e_3_addr_reg_1231                                                               |  15|   0|   15|          0|
    |M_t_flag_0_reg_314                                                                |   1|   0|    1|          0|
    |M_t_flag_2_reg_371                                                                |   1|   0|    1|          0|
    |M_t_loc_0_reg_304                                                                 |  32|   0|   32|          0|
    |M_t_new_2_reg_358                                                                 |  32|   0|   32|          0|
    |R_reg_1298                                                                        |  32|   0|   32|          0|
    |add_ln122_2_reg_1244                                                              |  11|   0|   15|          4|
    |add_ln124_reg_1274                                                                |  11|   0|   15|          4|
    |add_ln144_reg_1369                                                                |   2|   0|    2|          0|
    |add_ln161_1_reg_1425                                                              |  11|   0|   15|          4|
    |add_ln162_1_reg_1430                                                              |  11|   0|   15|          4|
    |add_ln165_reg_1389                                                                |  11|   0|   15|          4|
    |agg_result_0_reg_386                                                              |  32|   0|   32|          0|
    |and_ln160_reg_1417                                                                |   1|   0|    1|          0|
    |ap_CS_fsm                                                                         |  23|   0|   23|          0|
    |ap_return_preg                                                                    |  32|   0|   32|          0|
    |cmp34_i_reg_1269                                                                  |   1|   0|    1|          0|
    |colt_reg_1376                                                                     |  32|   0|   32|          0|
    |empty_31_reg_1421                                                                 |   1|   0|    1|          0|
    |grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_pp_nn_fu_399_ap_start_reg                                             |   1|   0|    1|          0|
    |i_3_reg_1304                                                                      |  31|   0|   31|          0|
    |i_fu_122                                                                          |  31|   0|   31|          0|
    |icmp_ln118_reg_1189                                                               |   1|   0|    1|          0|
    |icmp_ln141_reg_1322                                                               |   1|   0|    1|          0|
    |icmp_ln152_reg_1408                                                               |   1|   0|    1|          0|
    |icmp_ln186_reg_1357                                                               |   1|   0|    1|          0|
    |icmp_ln196_reg_1155                                                               |   1|   0|    1|          0|
    |icmp_ln197_reg_1166                                                               |   1|   0|    1|          0|
    |icmp_ln199_reg_1182                                                               |   1|   0|    1|          0|
    |j_5_reg_1341                                                                      |  32|   0|   32|          0|
    |j_6_reg_1312                                                                      |  31|   0|   31|          0|
    |j_reg_327                                                                         |  32|   0|   32|          0|
    |lshr_ln4_reg_1381                                                                 |  15|   0|   15|          0|
    |move_type_1_loc_fu_114                                                            |  32|   0|   32|          0|
    |move_type_2_reg_336                                                               |  32|   0|   32|          0|
    |mul_ln203_reg_1455                                                                |  32|   0|   32|          0|
    |n_1_reg_1346                                                                      |  32|   0|   32|          0|
    |new_col_reg_1196                                                                  |  32|   0|   32|          0|
    |new_row_reg_1205                                                                  |   9|   0|    9|          0|
    |overlap_reg_1161                                                                  |  32|   0|   32|          0|
    |r_reg_1403                                                                        |  32|   0|   32|          0|
    |row2_1_loc_fu_110                                                                 |  32|   0|   32|          0|
    |row2_2_reg_347                                                                    |  32|   0|   32|          0|
    |rowt_reg_1362                                                                     |  32|   0|   32|          0|
    |s_3_reg_1351                                                                      |  32|   0|   32|          0|
    |s_fu_126                                                                          |  32|   0|   32|          0|
    |score_reg_1176                                                                    |  32|   0|   32|          0|
    |select_ln122_reg_1236                                                             |  31|   0|   32|          1|
    |select_ln145_reg_1394                                                             |  32|   0|   32|          0|
    |t_old_reg_1326                                                                    |  32|   0|   32|          0|
    |trunc_ln119_reg_1201                                                              |   2|   0|    2|          0|
    |trunc_ln121_reg_1211                                                              |  15|   0|   15|          0|
    |trunc_ln145_reg_1412                                                              |   2|   0|    2|          0|
    |trunc_ln178_reg_1293                                                              |   2|   0|    2|          0|
    |trunc_ln181_reg_1336                                                              |   9|   0|    9|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                             |1191|   0| 1212|         21|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  compute_greedy_potential_score|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  compute_greedy_potential_score|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  compute_greedy_potential_score|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  compute_greedy_potential_score|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  compute_greedy_potential_score|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  compute_greedy_potential_score|  return value|
|ap_return       |  out|   32|  ap_ctrl_hs|  compute_greedy_potential_score|  return value|
|r1              |   in|   31|     ap_none|                              r1|        scalar|
|r2              |   in|    9|     ap_none|                              r2|        scalar|
|sign            |   in|    2|     ap_none|                            sign|        scalar|
|k1              |   in|   32|     ap_none|                              k1|        scalar|
|k2              |   in|   32|     ap_none|                              k2|        scalar|
|M_cols          |   in|   32|     ap_none|                          M_cols|       pointer|
|M_e_0_address0  |  out|   15|   ap_memory|                           M_e_0|         array|
|M_e_0_ce0       |  out|    1|   ap_memory|                           M_e_0|         array|
|M_e_0_we0       |  out|    1|   ap_memory|                           M_e_0|         array|
|M_e_0_d0        |  out|   32|   ap_memory|                           M_e_0|         array|
|M_e_0_q0        |   in|   32|   ap_memory|                           M_e_0|         array|
|M_e_1_address0  |  out|   15|   ap_memory|                           M_e_1|         array|
|M_e_1_ce0       |  out|    1|   ap_memory|                           M_e_1|         array|
|M_e_1_we0       |  out|    1|   ap_memory|                           M_e_1|         array|
|M_e_1_d0        |  out|   32|   ap_memory|                           M_e_1|         array|
|M_e_1_q0        |   in|   32|   ap_memory|                           M_e_1|         array|
|M_e_2_address0  |  out|   15|   ap_memory|                           M_e_2|         array|
|M_e_2_ce0       |  out|    1|   ap_memory|                           M_e_2|         array|
|M_e_2_we0       |  out|    1|   ap_memory|                           M_e_2|         array|
|M_e_2_d0        |  out|   32|   ap_memory|                           M_e_2|         array|
|M_e_2_q0        |   in|   32|   ap_memory|                           M_e_2|         array|
|M_e_3_address0  |  out|   15|   ap_memory|                           M_e_3|         array|
|M_e_3_ce0       |  out|    1|   ap_memory|                           M_e_3|         array|
|M_e_3_we0       |  out|    1|   ap_memory|                           M_e_3|         array|
|M_e_3_d0        |  out|   32|   ap_memory|                           M_e_3|         array|
|M_e_3_q0        |   in|   32|   ap_memory|                           M_e_3|         array|
|M_t_i           |   in|   32|     ap_ovld|                             M_t|       pointer|
|M_t_o           |  out|   32|     ap_ovld|                             M_t|       pointer|
|M_t_o_ap_vld    |  out|    1|     ap_ovld|                             M_t|       pointer|
|M_t_capacity    |   in|   32|     ap_none|                    M_t_capacity|       pointer|
|M_rows          |   in|   32|     ap_none|                          M_rows|       pointer|
+----------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 23 
4 --> 23 8 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 14 22 
10 --> 11 9 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 15 
15 --> 16 
16 --> 17 19 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.96>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r2_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %r2"   --->   Operation 24 'read' 'r2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%r1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %r1"   --->   Operation 25 'read' 'r1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%row2_1_loc = alloca i64 1"   --->   Operation 26 'alloca' 'row2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%move_type_1_loc = alloca i64 1"   --->   Operation 27 'alloca' 'move_type_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%row1_ce_loc = alloca i64 1"   --->   Operation 28 'alloca' 'row1_ce_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (6.96ns)   --->   "%call_ret4 = call i64 @compute_pp_nn, i31 %r1_read, i9 %r2_read, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:195]   --->   Operation 29 'call' 'call_ret4' <Predicate = true> <Delay = 6.96> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 5.04>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sign_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sign"   --->   Operation 30 'read' 'sign_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%call_ret4 = call i64 @compute_pp_nn, i31 %r1_read, i9 %r2_read, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:195]   --->   Operation 31 'call' 'call_ret4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node overlap)   --->   "%p = extractvalue i64 %call_ret4" [gp.cpp:195]   --->   Operation 32 'extractvalue' 'p' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node overlap)   --->   "%n = extractvalue i64 %call_ret4" [gp.cpp:195]   --->   Operation 33 'extractvalue' 'n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%icmp_ln196 = icmp_eq  i2 %sign_read, i2 1" [gp.cpp:196]   --->   Operation 34 'icmp' 'icmp_ln196' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.79ns) (out node of the LUT)   --->   "%overlap = select i1 %icmp_ln196, i32 %p, i32 %n" [gp.cpp:196]   --->   Operation 35 'select' 'overlap' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %overlap, i32 1, i32 31" [gp.cpp:197]   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.66ns)   --->   "%icmp_ln197 = icmp_slt  i31 %tmp, i31 1" [gp.cpp:197]   --->   Operation 37 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.47>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%k2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k2"   --->   Operation 38 'read' 'k2_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%k1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k1"   --->   Operation 39 'read' 'k1_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.64ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %if.end, void %cleanup" [gp.cpp:197]   --->   Operation 44 'br' 'br_ln197' <Predicate = true> <Delay = 1.64>
ST_3 : Operation 45 [1/1] (8.47ns)   --->   "%score = mul i32 %overlap, i32 %k1_read" [gp.cpp:198]   --->   Operation 45 'mul' 'score' <Predicate = (!icmp_ln197)> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.84>
ST_4 : Operation 46 [1/1] (2.70ns)   --->   "%icmp_ln199 = icmp_eq  i32 %k2_read, i32 0" [gp.cpp:199]   --->   Operation 46 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.64ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %if.then3, void %cleanup" [gp.cpp:199]   --->   Operation 47 'br' 'br_ln199' <Predicate = true> <Delay = 1.64>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%M_t_load = load i32 %M_t" [gp.cpp:118->gp.cpp:200]   --->   Operation 48 'load' 'M_t_load' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i32 %M_t_load" [gp.cpp:118->gp.cpp:200]   --->   Operation 49 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%M_t_capacity_load = load i32 %M_t_capacity" [gp.cpp:118->gp.cpp:200]   --->   Operation 50 'load' 'M_t_capacity_load' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.70ns)   --->   "%icmp_ln118 = icmp_slt  i32 %M_t_load, i32 %M_t_capacity_load" [gp.cpp:118->gp.cpp:200]   --->   Operation 51 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln199)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%M_rows_load = load i32 %M_rows" [gp.cpp:178->gp.cpp:201]   --->   Operation 52 'load' 'M_rows_load' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = trunc i32 %M_rows_load" [gp.cpp:118->gp.cpp:200]   --->   Operation 53 'trunc' 'trunc_ln118_1' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.61ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %_ZL14reduction_moveR6Matrixiii.exit, void %if.end.i44" [gp.cpp:118->gp.cpp:200]   --->   Operation 54 'br' 'br_ln118' <Predicate = (!icmp_ln199)> <Delay = 1.61>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%M_cols_load = load i32 %M_cols" [gp.cpp:119->gp.cpp:200]   --->   Operation 55 'load' 'M_cols_load' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.70ns)   --->   "%new_col = add i32 %M_cols_load, i32 %M_t_load" [gp.cpp:119->gp.cpp:200]   --->   Operation 56 'add' 'new_col' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i32 %new_col" [gp.cpp:119->gp.cpp:200]   --->   Operation 57 'trunc' 'trunc_ln119' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %new_col, i32 2, i32 16" [gp.cpp:119->gp.cpp:200]   --->   Operation 58 'partselect' 'lshr_ln' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.11ns)   --->   "%new_row = add i9 %trunc_ln118_1, i9 %trunc_ln118" [gp.cpp:120->gp.cpp:200]   --->   Operation 59 'add' 'new_row' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln121_2)   --->   "%shl_ln121 = shl i31 %r1_read, i31 6" [gp.cpp:121->gp.cpp:200]   --->   Operation 60 'shl' 'shl_ln121' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln121_2)   --->   "%shl_ln121_1 = shl i31 %r1_read, i31 4" [gp.cpp:121->gp.cpp:200]   --->   Operation 61 'shl' 'shl_ln121_1' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.66ns) (out node of the LUT)   --->   "%add_ln121_2 = add i31 %shl_ln121, i31 %shl_ln121_1" [gp.cpp:121->gp.cpp:200]   --->   Operation 62 'add' 'add_ln121_2' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i31 %add_ln121_2" [gp.cpp:121->gp.cpp:200]   --->   Operation 63 'trunc' 'trunc_ln121' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.14ns)   --->   "%add_ln121 = add i15 %trunc_ln121, i15 %lshr_ln" [gp.cpp:121->gp.cpp:200]   --->   Operation 64 'add' 'add_ln121' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i15 %add_ln121" [gp.cpp:121->gp.cpp:200]   --->   Operation 65 'zext' 'zext_ln121' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln121" [gp.cpp:121->gp.cpp:200]   --->   Operation 66 'getelementptr' 'M_e_0_addr' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln121" [gp.cpp:121->gp.cpp:200]   --->   Operation 67 'getelementptr' 'M_e_1_addr' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln121" [gp.cpp:121->gp.cpp:200]   --->   Operation 68 'getelementptr' 'M_e_2_addr' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln121" [gp.cpp:121->gp.cpp:200]   --->   Operation 69 'getelementptr' 'M_e_3_addr' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.99ns)   --->   "%select_ln122 = select i1 %icmp_ln196, i32 1, i32 4294967295" [gp.cpp:122->gp.cpp:200]   --->   Operation 70 'select' 'select_ln122' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %r2_read, i6 0" [gp.cpp:122->gp.cpp:200]   --->   Operation 71 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %r2_read, i4 0" [gp.cpp:122->gp.cpp:200]   --->   Operation 72 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i13 %tmp_7" [gp.cpp:122->gp.cpp:200]   --->   Operation 73 'zext' 'zext_ln122' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (2.14ns)   --->   "%add_ln122_2 = add i15 %tmp_6, i15 %zext_ln122" [gp.cpp:122->gp.cpp:200]   --->   Operation 74 'add' 'add_ln122_2' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (2.14ns)   --->   "%add_ln122 = add i15 %add_ln122_2, i15 %lshr_ln" [gp.cpp:122->gp.cpp:200]   --->   Operation 75 'add' 'add_ln122' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i15 %add_ln122" [gp.cpp:122->gp.cpp:200]   --->   Operation 76 'zext' 'zext_ln122_1' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%M_e_0_addr_7 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln122_1" [gp.cpp:122->gp.cpp:200]   --->   Operation 77 'getelementptr' 'M_e_0_addr_7' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%M_e_1_addr_7 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln122_1" [gp.cpp:122->gp.cpp:200]   --->   Operation 78 'getelementptr' 'M_e_1_addr_7' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%M_e_2_addr_7 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln122_1" [gp.cpp:122->gp.cpp:200]   --->   Operation 79 'getelementptr' 'M_e_2_addr_7' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%M_e_3_addr_7 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln122_1" [gp.cpp:122->gp.cpp:200]   --->   Operation 80 'getelementptr' 'M_e_3_addr_7' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.58ns)   --->   "%switch_ln121 = switch i2 %trunc_ln119, void %arrayidx125.i.case.3, i2 0, void %arrayidx125.i.case.0, i2 1, void %arrayidx125.i.case.1, i2 2, void %arrayidx125.i.case.2" [gp.cpp:121->gp.cpp:200]   --->   Operation 81 'switch' 'switch_ln121' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 82 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln121 = store i32 1, i15 %M_e_2_addr" [gp.cpp:121->gp.cpp:200]   --->   Operation 82 'store' 'store_ln121' <Predicate = (trunc_ln119 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 83 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln121 = store i32 1, i15 %M_e_1_addr" [gp.cpp:121->gp.cpp:200]   --->   Operation 83 'store' 'store_ln121' <Predicate = (trunc_ln119 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 84 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln121 = store i32 1, i15 %M_e_0_addr" [gp.cpp:121->gp.cpp:200]   --->   Operation 84 'store' 'store_ln121' <Predicate = (trunc_ln119 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 85 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln121 = store i32 1, i15 %M_e_3_addr" [gp.cpp:121->gp.cpp:200]   --->   Operation 85 'store' 'store_ln121' <Predicate = (trunc_ln119 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 86 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln122 = store i32 %select_ln122, i15 %M_e_2_addr_7" [gp.cpp:122->gp.cpp:200]   --->   Operation 86 'store' 'store_ln122' <Predicate = (trunc_ln119 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx125.i.exit" [gp.cpp:122->gp.cpp:200]   --->   Operation 87 'br' 'br_ln122' <Predicate = (trunc_ln119 == 2)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln122 = store i32 %select_ln122, i15 %M_e_1_addr_7" [gp.cpp:122->gp.cpp:200]   --->   Operation 88 'store' 'store_ln122' <Predicate = (trunc_ln119 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx125.i.exit" [gp.cpp:122->gp.cpp:200]   --->   Operation 89 'br' 'br_ln122' <Predicate = (trunc_ln119 == 1)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln122 = store i32 %select_ln122, i15 %M_e_0_addr_7" [gp.cpp:122->gp.cpp:200]   --->   Operation 90 'store' 'store_ln122' <Predicate = (trunc_ln119 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx125.i.exit" [gp.cpp:122->gp.cpp:200]   --->   Operation 91 'br' 'br_ln122' <Predicate = (trunc_ln119 == 0)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln122 = store i32 %select_ln122, i15 %M_e_3_addr_7" [gp.cpp:122->gp.cpp:200]   --->   Operation 92 'store' 'store_ln122' <Predicate = (trunc_ln119 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx125.i.exit" [gp.cpp:122->gp.cpp:200]   --->   Operation 93 'br' 'br_ln122' <Predicate = (trunc_ln119 == 3)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.58ns)   --->   "%cmp34_i = icmp_ne  i2 %sign_read, i2 3"   --->   Operation 94 'icmp' 'cmp34_i' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %new_row, i6 0" [gp.cpp:133->gp.cpp:200]   --->   Operation 95 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %new_row, i4 0" [gp.cpp:133->gp.cpp:200]   --->   Operation 96 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i13 %tmp_9" [gp.cpp:124->gp.cpp:200]   --->   Operation 97 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (2.14ns)   --->   "%add_ln124 = add i15 %tmp_8, i15 %zext_ln124" [gp.cpp:124->gp.cpp:200]   --->   Operation 98 'add' 'add_ln124' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [2/2] (4.29ns)   --->   "%call_ln119 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1, i32 %new_col, i15 %trunc_ln121, i15 %add_ln122_2, i15 %add_ln124, i1 %icmp_ln196, i1 %cmp34_i, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:119->gp.cpp:200]   --->   Operation 99 'call' 'call_ln119' <Predicate = true> <Delay = 4.29> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln119 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1, i32 %new_col, i15 %trunc_ln121, i15 %add_ln122_2, i15 %add_ln124, i1 %icmp_ln196, i1 %cmp34_i, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:119->gp.cpp:200]   --->   Operation 100 'call' 'call_ln119' <Predicate = (icmp_ln118)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 101 [1/1] (2.70ns)   --->   "%add_ln136 = add i32 %M_t_load, i32 1" [gp.cpp:136->gp.cpp:200]   --->   Operation 101 'add' 'add_ln136' <Predicate = (icmp_ln118)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (1.61ns)   --->   "%br_ln137 = br void %_ZL14reduction_moveR6Matrixiii.exit" [gp.cpp:137->gp.cpp:200]   --->   Operation 102 'br' 'br_ln137' <Predicate = (icmp_ln118)> <Delay = 1.61>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%M_t_loc_0 = phi i32 %add_ln136, void %arrayidx125.i.exit, i32 %M_t_load, void %if.then3" [gp.cpp:136->gp.cpp:200]   --->   Operation 103 'phi' 'M_t_loc_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%M_t_flag_0 = phi i1 1, void %arrayidx125.i.exit, i1 0, void %if.then3"   --->   Operation 104 'phi' 'M_t_flag_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [gp.cpp:180->gp.cpp:201]   --->   Operation 105 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%s = alloca i32 1" [gp.cpp:179->gp.cpp:201]   --->   Operation 106 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln178 = trunc i32 %M_t_loc_0" [gp.cpp:178->gp.cpp:201]   --->   Operation 107 'trunc' 'trunc_ln178' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (2.70ns)   --->   "%R = add i32 %M_rows_load, i32 %M_t_loc_0" [gp.cpp:178->gp.cpp:201]   --->   Operation 108 'add' 'R' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.61ns)   --->   "%store_ln179 = store i32 0, i32 %s" [gp.cpp:179->gp.cpp:201]   --->   Operation 109 'store' 'store_ln179' <Predicate = true> <Delay = 1.61>
ST_8 : Operation 110 [1/1] (1.61ns)   --->   "%store_ln180 = store i31 0, i31 %i" [gp.cpp:180->gp.cpp:201]   --->   Operation 110 'store' 'store_ln180' <Predicate = true> <Delay = 1.61>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln180 = br void %for.body.i13" [gp.cpp:180->gp.cpp:201]   --->   Operation 111 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.31>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%i_3 = load i31 %i" [gp.cpp:181->gp.cpp:201]   --->   Operation 112 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i31 %i_3" [gp.cpp:181->gp.cpp:201]   --->   Operation 113 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (2.70ns)   --->   "%icmp_ln181 = icmp_slt  i32 %zext_ln181, i32 %R" [gp.cpp:181->gp.cpp:201]   --->   Operation 114 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (2.66ns)   --->   "%j_6 = add i31 %i_3, i31 1" [gp.cpp:181->gp.cpp:201]   --->   Operation 115 'add' 'j_6' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln181, void %_ZL15total_potentialRK6Matrix.exit, void %for.body.i13.split" [gp.cpp:180->gp.cpp:201]   --->   Operation 116 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [gp.cpp:180->gp.cpp:201]   --->   Operation 117 'specloopname' 'specloopname_ln180' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln181_1 = zext i31 %j_6" [gp.cpp:181->gp.cpp:201]   --->   Operation 118 'zext' 'zext_ln181_1' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (1.61ns)   --->   "%br_ln181 = br void %for.body5.i" [gp.cpp:181->gp.cpp:201]   --->   Operation 119 'br' 'br_ln181' <Predicate = (icmp_ln181)> <Delay = 1.61>
ST_9 : Operation 120 [1/1] (2.70ns)   --->   "%icmp_ln141 = icmp_slt  i32 %M_t_loc_0, i32 1" [gp.cpp:141->gp.cpp:202]   --->   Operation 120 'icmp' 'icmp_ln141' <Predicate = (!icmp_ln181)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (1.61ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %if.end.i, void %_ZL19reduction_move_undoR6Matrix.exit" [gp.cpp:141->gp.cpp:202]   --->   Operation 121 'br' 'br_ln141' <Predicate = (!icmp_ln181)> <Delay = 1.61>
ST_9 : Operation 122 [1/1] (2.70ns)   --->   "%t_old = add i32 %M_t_loc_0, i32 4294967295" [gp.cpp:142->gp.cpp:202]   --->   Operation 122 'add' 't_old' <Predicate = (!icmp_ln181 & !icmp_ln141)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.31>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%j = phi i32 %zext_ln181_1, void %for.body.i13.split, i32 %j_5, void %for.body5.i.split"   --->   Operation 123 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (2.70ns)   --->   "%icmp_ln181_1 = icmp_eq  i32 %j, i32 %R" [gp.cpp:181->gp.cpp:201]   --->   Operation 124 'icmp' 'icmp_ln181_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln181_1, void %for.body5.i.split, void %for.cond.cleanup4.i" [gp.cpp:181->gp.cpp:201]   --->   Operation 125 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln181 = trunc i32 %j" [gp.cpp:181->gp.cpp:201]   --->   Operation 126 'trunc' 'trunc_ln181' <Predicate = (!icmp_ln181_1)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (2.70ns)   --->   "%j_5 = add i32 %j, i32 1" [gp.cpp:181->gp.cpp:201]   --->   Operation 127 'add' 'j_5' <Predicate = (!icmp_ln181_1)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (1.61ns)   --->   "%store_ln180 = store i31 %j_6, i31 %i" [gp.cpp:180->gp.cpp:201]   --->   Operation 128 'store' 'store_ln180' <Predicate = (icmp_ln181_1)> <Delay = 1.61>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln180 = br void %for.body.i13" [gp.cpp:180->gp.cpp:201]   --->   Operation 129 'br' 'br_ln180' <Predicate = (icmp_ln181_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.96>
ST_11 : Operation 130 [2/2] (6.96ns)   --->   "%call_ret = call i64 @compute_pp_nn, i31 %i_3, i9 %trunc_ln181, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:184->gp.cpp:201]   --->   Operation 130 'call' 'call_ret' <Predicate = true> <Delay = 6.96> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 5.30>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%s_load_1 = load i32 %s" [gp.cpp:185->gp.cpp:201]   --->   Operation 131 'load' 's_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/2] (0.00ns)   --->   "%call_ret = call i64 @compute_pp_nn, i31 %i_3, i9 %trunc_ln181, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:184->gp.cpp:201]   --->   Operation 132 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%p_1 = extractvalue i64 %call_ret" [gp.cpp:184->gp.cpp:201]   --->   Operation 133 'extractvalue' 'p_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%n_1 = extractvalue i64 %call_ret" [gp.cpp:184->gp.cpp:201]   --->   Operation 134 'extractvalue' 'n_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_1, i32 1, i32 31" [gp.cpp:185->gp.cpp:201]   --->   Operation 135 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (2.66ns)   --->   "%icmp_ln185 = icmp_sgt  i31 %tmp_10, i31 0" [gp.cpp:185->gp.cpp:201]   --->   Operation 136 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185 = add i32 %p_1, i32 4294967295" [gp.cpp:185->gp.cpp:201]   --->   Operation 137 'add' 'add_ln185' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 138 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%s_2 = add i32 %add_ln185, i32 %s_load_1" [gp.cpp:185->gp.cpp:201]   --->   Operation 138 'add' 's_2' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 139 [1/1] (0.79ns)   --->   "%s_3 = select i1 %icmp_ln185, i32 %s_2, i32 %s_load_1" [gp.cpp:185->gp.cpp:201]   --->   Operation 139 'select' 's_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %n_1, i32 1, i32 31" [gp.cpp:186->gp.cpp:201]   --->   Operation 140 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (2.66ns)   --->   "%icmp_ln186 = icmp_sgt  i31 %tmp_11, i31 0" [gp.cpp:186->gp.cpp:201]   --->   Operation 141 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [gp.cpp:181->gp.cpp:201]   --->   Operation 142 'specloopname' 'specloopname_ln181' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186 = add i32 %s_3, i32 4294967295" [gp.cpp:186->gp.cpp:201]   --->   Operation 143 'add' 'add_ln186' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 144 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%s_4 = add i32 %add_ln186, i32 %n_1" [gp.cpp:186->gp.cpp:201]   --->   Operation 144 'add' 's_4' <Predicate = (icmp_ln186)> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 145 [1/1] (0.79ns)   --->   "%s_5 = select i1 %icmp_ln186, i32 %s_4, i32 %s_3" [gp.cpp:186->gp.cpp:201]   --->   Operation 145 'select' 's_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (1.61ns)   --->   "%store_ln179 = store i32 %s_5, i32 %s" [gp.cpp:179->gp.cpp:201]   --->   Operation 146 'store' 'store_ln179' <Predicate = true> <Delay = 1.61>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln181 = br void %for.body5.i" [gp.cpp:181->gp.cpp:201]   --->   Operation 147 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 7.01>
ST_14 : Operation 148 [1/1] (2.70ns)   --->   "%rowt = add i32 %M_rows_load, i32 %t_old" [gp.cpp:143->gp.cpp:202]   --->   Operation 148 'add' 'rowt' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%M_cols_load_1 = load i32 %M_cols" [gp.cpp:144->gp.cpp:202]   --->   Operation 149 'load' 'M_cols_load_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i32 %M_cols_load_1" [gp.cpp:144->gp.cpp:202]   --->   Operation 150 'trunc' 'trunc_ln144' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (1.58ns)   --->   "%add_ln144 = add i2 %trunc_ln144, i2 %trunc_ln178" [gp.cpp:144->gp.cpp:202]   --->   Operation 151 'add' 'add_ln144' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (2.70ns)   --->   "%colt = add i32 %M_cols_load_1, i32 %t_old" [gp.cpp:144->gp.cpp:202]   --->   Operation 152 'add' 'colt' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %colt, i32 2, i32 16" [gp.cpp:144->gp.cpp:202]   --->   Operation 153 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln165 = trunc i32 %rowt" [gp.cpp:165->gp.cpp:202]   --->   Operation 154 'trunc' 'trunc_ln165' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln165, i6 0" [gp.cpp:165->gp.cpp:202]   --->   Operation 155 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln165_1 = trunc i32 %rowt" [gp.cpp:165->gp.cpp:202]   --->   Operation 156 'trunc' 'trunc_ln165_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln165_1, i4 0" [gp.cpp:165->gp.cpp:202]   --->   Operation 157 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (2.14ns)   --->   "%add_ln165 = add i15 %p_shl5, i15 %p_shl6" [gp.cpp:165->gp.cpp:202]   --->   Operation 158 'add' 'add_ln165' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [2/2] (4.31ns)   --->   "%call_ln143 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1, i32 %rowt, i15 %lshr_ln4, i2 %add_ln144, i32 %row1_ce_loc, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:143->gp.cpp:202]   --->   Operation 159 'call' 'call_ln143' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 10> <Delay = 8.13>
ST_15 : Operation 160 [1/2] (8.13ns)   --->   "%call_ln143 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1, i32 %rowt, i15 %lshr_ln4, i2 %add_ln144, i32 %row1_ce_loc, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:143->gp.cpp:202]   --->   Operation 160 'call' 'call_ln143' <Predicate = true> <Delay = 8.13> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 11> <Delay = 7.81>
ST_16 : Operation 161 [1/1] (2.70ns)   --->   "%icmp_ln146 = icmp_sgt  i32 %rowt, i32 0" [gp.cpp:146->gp.cpp:202]   --->   Operation 161 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%row1 = load i32 %row1_ce_loc"   --->   Operation 162 'load' 'row1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.79ns)   --->   "%select_ln145 = select i1 %icmp_ln146, i32 %row1, i32 4294967295" [gp.cpp:145->gp.cpp:202]   --->   Operation 163 'select' 'select_ln145' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 164 [1/1] (2.70ns)   --->   "%r = add i32 %rowt, i32 4294967295" [gp.cpp:152->gp.cpp:202]   --->   Operation 164 'add' 'r' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (2.70ns)   --->   "%icmp_ln152 = icmp_sgt  i32 %r, i32 %select_ln145" [gp.cpp:152->gp.cpp:202]   --->   Operation 165 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [1/1] (1.61ns)   --->   "%br_ln152 = br i1 %icmp_ln152, void %cleanup36.i, void %for.body17.i.lr.ph" [gp.cpp:152->gp.cpp:202]   --->   Operation 166 'br' 'br_ln152' <Predicate = true> <Delay = 1.61>

State 17 <SV = 12> <Delay = 7.75>
ST_17 : Operation 167 [2/2] (7.75ns)   --->   "%call_ln152 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2, i32 %r, i15 %lshr_ln4, i2 %add_ln144, i32 %select_ln145, i32 %move_type_1_loc, i32 %row2_1_loc, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:152->gp.cpp:202]   --->   Operation 167 'call' 'call_ln152' <Predicate = true> <Delay = 7.75> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 13> <Delay = 9.11>
ST_18 : Operation 168 [1/2] (9.11ns)   --->   "%call_ln152 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2, i32 %r, i15 %lshr_ln4, i2 %add_ln144, i32 %select_ln145, i32 %move_type_1_loc, i32 %row2_1_loc, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:152->gp.cpp:202]   --->   Operation 168 'call' 'call_ln152' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 14> <Delay = 7.44>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%move_type_1_loc_load = load i32 %move_type_1_loc"   --->   Operation 169 'load' 'move_type_1_loc_load' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (0.00ns)   --->   "%row2_1_loc_load = load i32 %row2_1_loc"   --->   Operation 170 'load' 'row2_1_loc_load' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_19 : Operation 171 [1/1] (1.61ns)   --->   "%br_ln0 = br void %cleanup36.i"   --->   Operation 171 'br' 'br_ln0' <Predicate = (icmp_ln152)> <Delay = 1.61>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%move_type_2 = phi i32 0, void %if.end.i, i32 %move_type_1_loc_load, void %for.body17.i.lr.ph"   --->   Operation 172 'phi' 'move_type_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (0.00ns)   --->   "%row2_2 = phi i32 4294967295, void %if.end.i, i32 %row2_1_loc_load, void %for.body17.i.lr.ph"   --->   Operation 173 'phi' 'row2_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %move_type_2" [gp.cpp:145->gp.cpp:202]   --->   Operation 174 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln160)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln145, i32 31" [gp.cpp:160->gp.cpp:202]   --->   Operation 175 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node and_ln160)   --->   "%xor_ln160 = xor i1 %tmp_12, i1 1" [gp.cpp:160->gp.cpp:202]   --->   Operation 176 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 177 [1/1] (2.70ns)   --->   "%icmp_ln160 = icmp_sgt  i32 %row2_2, i32 %select_ln145" [gp.cpp:160->gp.cpp:202]   --->   Operation 177 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 178 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln160 = and i1 %icmp_ln160, i1 %xor_ln160" [gp.cpp:160->gp.cpp:202]   --->   Operation 178 'and' 'and_ln160' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %and_ln160, void %if.then43.i, void %land.lhs.true40.i" [gp.cpp:160->gp.cpp:202]   --->   Operation 179 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (2.70ns)   --->   "%empty = icmp_eq  i32 %move_type_2, i32 4294967295"   --->   Operation 180 'icmp' 'empty' <Predicate = (and_ln160)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 181 [1/1] (2.70ns)   --->   "%empty_30 = icmp_eq  i32 %move_type_2, i32 1"   --->   Operation 181 'icmp' 'empty_30' <Predicate = (and_ln160)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 182 [1/1] (0.97ns)   --->   "%empty_31 = or i1 %empty_30, i1 %empty"   --->   Operation 182 'or' 'empty_31' <Predicate = (and_ln160)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_31, void %if.then43.i, void %if.end44.i"   --->   Operation 183 'br' 'br_ln0' <Predicate = (and_ln160)> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (1.61ns)   --->   "%br_ln160 = br void %_ZL19reduction_move_undoR6Matrix.exit" [gp.cpp:160->gp.cpp:202]   --->   Operation 184 'br' 'br_ln160' <Predicate = (!empty_31) | (!and_ln160)> <Delay = 1.61>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln161 = trunc i32 %select_ln145" [gp.cpp:161->gp.cpp:202]   --->   Operation 185 'trunc' 'trunc_ln161' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln161, i6 0" [gp.cpp:161->gp.cpp:202]   --->   Operation 186 'bitconcatenate' 'p_shl7' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln161_1 = trunc i32 %select_ln145" [gp.cpp:161->gp.cpp:202]   --->   Operation 187 'trunc' 'trunc_ln161_1' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln161_1, i4 0" [gp.cpp:161->gp.cpp:202]   --->   Operation 188 'bitconcatenate' 'p_shl8' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (2.14ns)   --->   "%add_ln161_1 = add i15 %p_shl7, i15 %p_shl8" [gp.cpp:161->gp.cpp:202]   --->   Operation 189 'add' 'add_ln161_1' <Predicate = (and_ln160 & empty_31)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/1] (2.14ns)   --->   "%add_ln161 = add i15 %add_ln161_1, i15 %lshr_ln4" [gp.cpp:161->gp.cpp:202]   --->   Operation 190 'add' 'add_ln161' <Predicate = (and_ln160 & empty_31)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i15 %add_ln161" [gp.cpp:161->gp.cpp:202]   --->   Operation 191 'zext' 'zext_ln161' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "%M_e_0_addr_8 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln161" [gp.cpp:161->gp.cpp:202]   --->   Operation 192 'getelementptr' 'M_e_0_addr_8' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 193 [1/1] (0.00ns)   --->   "%M_e_1_addr_8 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln161" [gp.cpp:161->gp.cpp:202]   --->   Operation 193 'getelementptr' 'M_e_1_addr_8' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 194 [1/1] (0.00ns)   --->   "%M_e_2_addr_8 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln161" [gp.cpp:161->gp.cpp:202]   --->   Operation 194 'getelementptr' 'M_e_2_addr_8' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 195 [1/1] (0.00ns)   --->   "%M_e_3_addr_8 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln161" [gp.cpp:161->gp.cpp:202]   --->   Operation 195 'getelementptr' 'M_e_3_addr_8' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln162 = trunc i32 %row2_2" [gp.cpp:162->gp.cpp:202]   --->   Operation 196 'trunc' 'trunc_ln162' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln162, i6 0" [gp.cpp:162->gp.cpp:202]   --->   Operation 197 'bitconcatenate' 'p_shl' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln162_1 = trunc i32 %row2_2" [gp.cpp:162->gp.cpp:202]   --->   Operation 198 'trunc' 'trunc_ln162_1' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 199 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln162_1, i4 0" [gp.cpp:162->gp.cpp:202]   --->   Operation 199 'bitconcatenate' 'p_shl9' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 200 [1/1] (2.14ns)   --->   "%add_ln162_1 = add i15 %p_shl, i15 %p_shl9" [gp.cpp:162->gp.cpp:202]   --->   Operation 200 'add' 'add_ln162_1' <Predicate = (and_ln160 & empty_31)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 201 [1/1] (2.14ns)   --->   "%add_ln162 = add i15 %add_ln162_1, i15 %lshr_ln4" [gp.cpp:162->gp.cpp:202]   --->   Operation 201 'add' 'add_ln162' <Predicate = (and_ln160 & empty_31)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i15 %add_ln162" [gp.cpp:162->gp.cpp:202]   --->   Operation 202 'zext' 'zext_ln162' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "%M_e_0_addr_9 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln162" [gp.cpp:162->gp.cpp:202]   --->   Operation 203 'getelementptr' 'M_e_0_addr_9' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%M_e_1_addr_9 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln162" [gp.cpp:162->gp.cpp:202]   --->   Operation 204 'getelementptr' 'M_e_1_addr_9' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%M_e_2_addr_9 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln162" [gp.cpp:162->gp.cpp:202]   --->   Operation 205 'getelementptr' 'M_e_2_addr_9' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%M_e_3_addr_9 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln162" [gp.cpp:162->gp.cpp:202]   --->   Operation 206 'getelementptr' 'M_e_3_addr_9' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 207 [1/1] (1.58ns)   --->   "%switch_ln161 = switch i2 %add_ln144, void %arrayidx554.i.case.2, i2 1, void %arrayidx554.i.case.0, i2 2, void %arrayidx554.i.case.1, i2 0, void %arrayidx554.i.case.3" [gp.cpp:161->gp.cpp:202]   --->   Operation 207 'switch' 'switch_ln161' <Predicate = (and_ln160 & empty_31)> <Delay = 1.58>
ST_19 : Operation 208 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln161 = store i32 0, i15 %M_e_3_addr_8" [gp.cpp:161->gp.cpp:202]   --->   Operation 208 'store' 'store_ln161' <Predicate = (and_ln160 & empty_31 & add_ln144 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_19 : Operation 209 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln161 = store i32 0, i15 %M_e_1_addr_8" [gp.cpp:161->gp.cpp:202]   --->   Operation 209 'store' 'store_ln161' <Predicate = (and_ln160 & empty_31 & add_ln144 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_19 : Operation 210 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln161 = store i32 0, i15 %M_e_0_addr_8" [gp.cpp:161->gp.cpp:202]   --->   Operation 210 'store' 'store_ln161' <Predicate = (and_ln160 & empty_31 & add_ln144 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_19 : Operation 211 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln161 = store i32 0, i15 %M_e_2_addr_8" [gp.cpp:161->gp.cpp:202]   --->   Operation 211 'store' 'store_ln161' <Predicate = (and_ln160 & empty_31 & add_ln144 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>

State 20 <SV = 15> <Delay = 2.15>
ST_20 : Operation 212 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln162 = store i32 0, i15 %M_e_3_addr_9" [gp.cpp:162->gp.cpp:202]   --->   Operation 212 'store' 'store_ln162' <Predicate = (add_ln144 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_20 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln162 = br void %arrayidx554.i.exit" [gp.cpp:162->gp.cpp:202]   --->   Operation 213 'br' 'br_ln162' <Predicate = (add_ln144 == 0)> <Delay = 0.00>
ST_20 : Operation 214 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln162 = store i32 0, i15 %M_e_1_addr_9" [gp.cpp:162->gp.cpp:202]   --->   Operation 214 'store' 'store_ln162' <Predicate = (add_ln144 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln162 = br void %arrayidx554.i.exit" [gp.cpp:162->gp.cpp:202]   --->   Operation 215 'br' 'br_ln162' <Predicate = (add_ln144 == 2)> <Delay = 0.00>
ST_20 : Operation 216 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln162 = store i32 0, i15 %M_e_0_addr_9" [gp.cpp:162->gp.cpp:202]   --->   Operation 216 'store' 'store_ln162' <Predicate = (add_ln144 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln162 = br void %arrayidx554.i.exit" [gp.cpp:162->gp.cpp:202]   --->   Operation 217 'br' 'br_ln162' <Predicate = (add_ln144 == 1)> <Delay = 0.00>
ST_20 : Operation 218 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln162 = store i32 0, i15 %M_e_2_addr_9" [gp.cpp:162->gp.cpp:202]   --->   Operation 218 'store' 'store_ln162' <Predicate = (add_ln144 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_20 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln162 = br void %arrayidx554.i.exit" [gp.cpp:162->gp.cpp:202]   --->   Operation 219 'br' 'br_ln162' <Predicate = (add_ln144 == 3)> <Delay = 0.00>

State 21 <SV = 16> <Delay = 4.31>
ST_21 : Operation 220 [2/2] (4.31ns)   --->   "%call_ln145 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3, i2 %trunc_ln145, i32 %colt, i15 %add_ln165, i15 %add_ln161_1, i15 %add_ln162_1, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:145->gp.cpp:202]   --->   Operation 220 'call' 'call_ln145' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 17> <Delay = 8.47>
ST_22 : Operation 221 [1/2] (5.92ns)   --->   "%call_ln145 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3, i2 %trunc_ln145, i32 %colt, i15 %add_ln165, i15 %add_ln161_1, i15 %add_ln162_1, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:145->gp.cpp:202]   --->   Operation 221 'call' 'call_ln145' <Predicate = (!icmp_ln141 & and_ln160 & empty_31)> <Delay = 5.92> <CoreType = "Generic">   --->   Generic Core
ST_22 : Operation 222 [1/1] (1.61ns)   --->   "%br_ln0 = br void %_ZL19reduction_move_undoR6Matrix.exit"   --->   Operation 222 'br' 'br_ln0' <Predicate = (!icmp_ln141 & and_ln160 & empty_31)> <Delay = 1.61>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%s_load = load i32 %s" [gp.cpp:203]   --->   Operation 223 'load' 's_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 224 [1/1] (8.47ns)   --->   "%mul_ln203 = mul i32 %s_load, i32 %k2_read" [gp.cpp:203]   --->   Operation 224 'mul' 'mul_ln203' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 18> <Delay = 4.34>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%M_t_new_2 = phi i32 %M_t_loc_0, void %_ZL15total_potentialRK6Matrix.exit, i32 %M_t_loc_0, void %if.then43.i, i32 %t_old, void %arrayidx554.i.exit"   --->   Operation 225 'phi' 'M_t_new_2' <Predicate = (!icmp_ln197 & !icmp_ln199)> <Delay = 0.00>
ST_23 : Operation 226 [1/1] (0.00ns)   --->   "%M_t_flag_2 = phi i1 %M_t_flag_0, void %_ZL15total_potentialRK6Matrix.exit, i1 %M_t_flag_0, void %if.then43.i, i1 1, void %arrayidx554.i.exit"   --->   Operation 226 'phi' 'M_t_flag_2' <Predicate = (!icmp_ln197 & !icmp_ln199)> <Delay = 0.00>
ST_23 : Operation 227 [1/1] (2.70ns)   --->   "%score_1 = add i32 %mul_ln203, i32 %score" [gp.cpp:203]   --->   Operation 227 'add' 'score_1' <Predicate = (!icmp_ln197 & !icmp_ln199)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %M_t_flag_2, void %_ZL19reduction_move_undoR6Matrix.exit.new, void %mergeST"   --->   Operation 228 'br' 'br_ln0' <Predicate = (!icmp_ln197 & !icmp_ln199)> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln136 = store i32 %M_t_new_2, i32 %M_t" [gp.cpp:136->gp.cpp:200]   --->   Operation 229 'store' 'store_ln136' <Predicate = (!icmp_ln197 & !icmp_ln199 & M_t_flag_2)> <Delay = 0.00>
ST_23 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL19reduction_move_undoR6Matrix.exit.new"   --->   Operation 230 'br' 'br_ln0' <Predicate = (!icmp_ln197 & !icmp_ln199 & M_t_flag_2)> <Delay = 0.00>
ST_23 : Operation 231 [1/1] (1.64ns)   --->   "%br_ln204 = br void %cleanup" [gp.cpp:204]   --->   Operation 231 'br' 'br_ln204' <Predicate = (!icmp_ln197 & !icmp_ln199)> <Delay = 1.64>
ST_23 : Operation 232 [1/1] (0.00ns)   --->   "%agg_result_0 = phi i32 %score_1, void %_ZL19reduction_move_undoR6Matrix.exit.new, i32 0, void %entry, i32 %score, void %if.end"   --->   Operation 232 'phi' 'agg_result_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%ret_ln206 = ret i32 %agg_result_0" [gp.cpp:206]   --->   Operation 233 'ret' 'ret_ln206' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sign]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_cols]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ M_e_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ M_e_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ M_e_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ M_t]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ M_t_capacity]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_rows]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r2_read              (read          ) [ 001110000000000000000000]
r1_read              (read          ) [ 001110000000000000000000]
row2_1_loc           (alloca        ) [ 001111111111111111110000]
move_type_1_loc      (alloca        ) [ 001111111111111111110000]
row1_ce_loc          (alloca        ) [ 001111111111111110000000]
sign_read            (read          ) [ 000111100000000000000000]
call_ret4            (call          ) [ 000000000000000000000000]
p                    (extractvalue  ) [ 000000000000000000000000]
n                    (extractvalue  ) [ 000000000000000000000000]
icmp_ln196           (icmp          ) [ 000111111000000000000000]
overlap              (select        ) [ 000100000000000000000000]
tmp                  (partselect    ) [ 000000000000000000000000]
icmp_ln197           (icmp          ) [ 000111111111111111111111]
k2_read              (read          ) [ 000011111111111111111110]
k1_read              (read          ) [ 000000000000000000000000]
specmemcore_ln0      (specmemcore   ) [ 000000000000000000000000]
specmemcore_ln0      (specmemcore   ) [ 000000000000000000000000]
specmemcore_ln0      (specmemcore   ) [ 000000000000000000000000]
specmemcore_ln0      (specmemcore   ) [ 000000000000000000000000]
br_ln197             (br            ) [ 000111111111111111111111]
score                (mul           ) [ 000111111111111111111111]
icmp_ln199           (icmp          ) [ 000011111111111111111111]
br_ln199             (br            ) [ 000111111111111111111111]
M_t_load             (load          ) [ 000011111000000000000000]
trunc_ln118          (trunc         ) [ 000000000000000000000000]
M_t_capacity_load    (load          ) [ 000000000000000000000000]
icmp_ln118           (icmp          ) [ 000011111000000000000000]
M_rows_load          (load          ) [ 000001111111111000000000]
trunc_ln118_1        (trunc         ) [ 000000000000000000000000]
br_ln118             (br            ) [ 000011111000000000000000]
M_cols_load          (load          ) [ 000000000000000000000000]
new_col              (add           ) [ 000001111000000000000000]
trunc_ln119          (trunc         ) [ 000001100000000000000000]
lshr_ln              (partselect    ) [ 000000000000000000000000]
new_row              (add           ) [ 000001110000000000000000]
shl_ln121            (shl           ) [ 000000000000000000000000]
shl_ln121_1          (shl           ) [ 000000000000000000000000]
add_ln121_2          (add           ) [ 000000000000000000000000]
trunc_ln121          (trunc         ) [ 000001111000000000000000]
add_ln121            (add           ) [ 000000000000000000000000]
zext_ln121           (zext          ) [ 000000000000000000000000]
M_e_0_addr           (getelementptr ) [ 000001000000000000000000]
M_e_1_addr           (getelementptr ) [ 000001000000000000000000]
M_e_2_addr           (getelementptr ) [ 000001000000000000000000]
M_e_3_addr           (getelementptr ) [ 000001000000000000000000]
select_ln122         (select        ) [ 000001100000000000000000]
tmp_6                (bitconcatenate) [ 000000000000000000000000]
tmp_7                (bitconcatenate) [ 000000000000000000000000]
zext_ln122           (zext          ) [ 000000000000000000000000]
add_ln122_2          (add           ) [ 000001111000000000000000]
add_ln122            (add           ) [ 000000000000000000000000]
zext_ln122_1         (zext          ) [ 000000000000000000000000]
M_e_0_addr_7         (getelementptr ) [ 000001100000000000000000]
M_e_1_addr_7         (getelementptr ) [ 000001100000000000000000]
M_e_2_addr_7         (getelementptr ) [ 000001100000000000000000]
M_e_3_addr_7         (getelementptr ) [ 000001100000000000000000]
switch_ln121         (switch        ) [ 000000000000000000000000]
store_ln121          (store         ) [ 000000000000000000000000]
store_ln121          (store         ) [ 000000000000000000000000]
store_ln121          (store         ) [ 000000000000000000000000]
store_ln121          (store         ) [ 000000000000000000000000]
store_ln122          (store         ) [ 000000000000000000000000]
br_ln122             (br            ) [ 000000000000000000000000]
store_ln122          (store         ) [ 000000000000000000000000]
br_ln122             (br            ) [ 000000000000000000000000]
store_ln122          (store         ) [ 000000000000000000000000]
br_ln122             (br            ) [ 000000000000000000000000]
store_ln122          (store         ) [ 000000000000000000000000]
br_ln122             (br            ) [ 000000000000000000000000]
cmp34_i              (icmp          ) [ 000000011000000000000000]
tmp_8                (bitconcatenate) [ 000000000000000000000000]
tmp_9                (bitconcatenate) [ 000000000000000000000000]
zext_ln124           (zext          ) [ 000000000000000000000000]
add_ln124            (add           ) [ 000000001000000000000000]
call_ln119           (call          ) [ 000000000000000000000000]
add_ln136            (add           ) [ 000000000000000000000000]
br_ln137             (br            ) [ 000000000000000000000000]
M_t_loc_0            (phi           ) [ 000001111111111111111111]
M_t_flag_0           (phi           ) [ 000001111111111111111111]
i                    (alloca        ) [ 000000001111110000000000]
s                    (alloca        ) [ 000000001111111111111110]
trunc_ln178          (trunc         ) [ 000000000111111000000000]
R                    (add           ) [ 000000000111110000000000]
store_ln179          (store         ) [ 000000000000000000000000]
store_ln180          (store         ) [ 000000000000000000000000]
br_ln180             (br            ) [ 000000000000000000000000]
i_3                  (load          ) [ 000000000011110000000000]
zext_ln181           (zext          ) [ 000000000000000000000000]
icmp_ln181           (icmp          ) [ 000000000111110000000000]
j_6                  (add           ) [ 000000000011110000000000]
br_ln180             (br            ) [ 000000000000000000000000]
specloopname_ln180   (specloopname  ) [ 000000000000000000000000]
zext_ln181_1         (zext          ) [ 000000000111110000000000]
br_ln181             (br            ) [ 000000000111110000000000]
icmp_ln141           (icmp          ) [ 000000000111111111111110]
br_ln141             (br            ) [ 000000000111111111111111]
t_old                (add           ) [ 000000000111111111111111]
j                    (phi           ) [ 000000000010000000000000]
icmp_ln181_1         (icmp          ) [ 000000000111110000000000]
br_ln181             (br            ) [ 000000000000000000000000]
trunc_ln181          (trunc         ) [ 000000000001100000000000]
j_5                  (add           ) [ 000000000111110000000000]
store_ln180          (store         ) [ 000000000000000000000000]
br_ln180             (br            ) [ 000000000000000000000000]
s_load_1             (load          ) [ 000000000000000000000000]
call_ret             (call          ) [ 000000000000000000000000]
p_1                  (extractvalue  ) [ 000000000000000000000000]
n_1                  (extractvalue  ) [ 000000000000010000000000]
tmp_10               (partselect    ) [ 000000000000000000000000]
icmp_ln185           (icmp          ) [ 000000000000000000000000]
add_ln185            (add           ) [ 000000000000000000000000]
s_2                  (add           ) [ 000000000000000000000000]
s_3                  (select        ) [ 000000000000010000000000]
tmp_11               (partselect    ) [ 000000000000000000000000]
icmp_ln186           (icmp          ) [ 000000000000010000000000]
specloopname_ln181   (specloopname  ) [ 000000000000000000000000]
add_ln186            (add           ) [ 000000000000000000000000]
s_4                  (add           ) [ 000000000000000000000000]
s_5                  (select        ) [ 000000000000000000000000]
store_ln179          (store         ) [ 000000000000000000000000]
br_ln181             (br            ) [ 000000000111110000000000]
rowt                 (add           ) [ 000000000000000110000000]
M_cols_load_1        (load          ) [ 000000000000000000000000]
trunc_ln144          (trunc         ) [ 000000000000000000000000]
add_ln144            (add           ) [ 000000000000000111111000]
colt                 (add           ) [ 000000000000000111111110]
lshr_ln4             (partselect    ) [ 000000000000000111110000]
trunc_ln165          (trunc         ) [ 000000000000000000000000]
p_shl5               (bitconcatenate) [ 000000000000000000000000]
trunc_ln165_1        (trunc         ) [ 000000000000000000000000]
p_shl6               (bitconcatenate) [ 000000000000000000000000]
add_ln165            (add           ) [ 000000000000000111111110]
call_ln143           (call          ) [ 000000000000000000000000]
icmp_ln146           (icmp          ) [ 000000000000000000000000]
row1                 (load          ) [ 000000000000000000000000]
select_ln145         (select        ) [ 000000000000000001110000]
r                    (add           ) [ 000000000000000001100000]
icmp_ln152           (icmp          ) [ 000000000000000011110000]
br_ln152             (br            ) [ 000000000000000011110000]
call_ln152           (call          ) [ 000000000000000000000000]
move_type_1_loc_load (load          ) [ 000000000000000000000000]
row2_1_loc_load      (load          ) [ 000000000000000000000000]
br_ln0               (br            ) [ 000000000000000000000000]
move_type_2          (phi           ) [ 000000000000000000010000]
row2_2               (phi           ) [ 000000000000000000010000]
trunc_ln145          (trunc         ) [ 000000000000000000001110]
tmp_12               (bitselect     ) [ 000000000000000000000000]
xor_ln160            (xor           ) [ 000000000000000000000000]
icmp_ln160           (icmp          ) [ 000000000000000000000000]
and_ln160            (and           ) [ 000000000000000000011110]
br_ln160             (br            ) [ 000000000000000000000000]
empty                (icmp          ) [ 000000000000000000000000]
empty_30             (icmp          ) [ 000000000000000000000000]
empty_31             (or            ) [ 000000000000000000011110]
br_ln0               (br            ) [ 000000000000000000000000]
br_ln160             (br            ) [ 000000000100000000011111]
trunc_ln161          (trunc         ) [ 000000000000000000000000]
p_shl7               (bitconcatenate) [ 000000000000000000000000]
trunc_ln161_1        (trunc         ) [ 000000000000000000000000]
p_shl8               (bitconcatenate) [ 000000000000000000000000]
add_ln161_1          (add           ) [ 000000000000000000001110]
add_ln161            (add           ) [ 000000000000000000000000]
zext_ln161           (zext          ) [ 000000000000000000000000]
M_e_0_addr_8         (getelementptr ) [ 000000000000000000000000]
M_e_1_addr_8         (getelementptr ) [ 000000000000000000000000]
M_e_2_addr_8         (getelementptr ) [ 000000000000000000000000]
M_e_3_addr_8         (getelementptr ) [ 000000000000000000000000]
trunc_ln162          (trunc         ) [ 000000000000000000000000]
p_shl                (bitconcatenate) [ 000000000000000000000000]
trunc_ln162_1        (trunc         ) [ 000000000000000000000000]
p_shl9               (bitconcatenate) [ 000000000000000000000000]
add_ln162_1          (add           ) [ 000000000000000000001110]
add_ln162            (add           ) [ 000000000000000000000000]
zext_ln162           (zext          ) [ 000000000000000000000000]
M_e_0_addr_9         (getelementptr ) [ 000000000000000000001000]
M_e_1_addr_9         (getelementptr ) [ 000000000000000000001000]
M_e_2_addr_9         (getelementptr ) [ 000000000000000000001000]
M_e_3_addr_9         (getelementptr ) [ 000000000000000000001000]
switch_ln161         (switch        ) [ 000000000000000000000000]
store_ln161          (store         ) [ 000000000000000000000000]
store_ln161          (store         ) [ 000000000000000000000000]
store_ln161          (store         ) [ 000000000000000000000000]
store_ln161          (store         ) [ 000000000000000000000000]
store_ln162          (store         ) [ 000000000000000000000000]
br_ln162             (br            ) [ 000000000000000000000000]
store_ln162          (store         ) [ 000000000000000000000000]
br_ln162             (br            ) [ 000000000000000000000000]
store_ln162          (store         ) [ 000000000000000000000000]
br_ln162             (br            ) [ 000000000000000000000000]
store_ln162          (store         ) [ 000000000000000000000000]
br_ln162             (br            ) [ 000000000000000000000000]
call_ln145           (call          ) [ 000000000000000000000000]
br_ln0               (br            ) [ 000000000100000000010011]
s_load               (load          ) [ 000000000000000000000000]
mul_ln203            (mul           ) [ 000000000000000000000001]
M_t_new_2            (phi           ) [ 000000000000000000000001]
M_t_flag_2           (phi           ) [ 000000000000000000000001]
score_1              (add           ) [ 000000000000000000000000]
br_ln0               (br            ) [ 000000000000000000000000]
store_ln136          (store         ) [ 000000000000000000000000]
br_ln0               (br            ) [ 000000000000000000000000]
br_ln204             (br            ) [ 000000000000000000000000]
agg_result_0         (phi           ) [ 000000000000000000000001]
ret_ln206            (ret           ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sign">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sign"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="k1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="k2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_cols">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_cols"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_e_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_e_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="M_e_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="M_e_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="M_t">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_t"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="M_t_capacity">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_t_capacity"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="M_rows">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_rows"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pp_nn"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="row2_1_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row2_1_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="move_type_1_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="move_type_1_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="row1_ce_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row1_ce_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="126" class="1004" name="s_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="r2_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="0" index="1" bw="9" slack="0"/>
<pin id="133" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r2_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="r1_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="31" slack="0"/>
<pin id="138" dir="0" index="1" bw="31" slack="0"/>
<pin id="139" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r1_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sign_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="0"/>
<pin id="144" dir="0" index="1" bw="2" slack="0"/>
<pin id="145" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sign_read/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="k2_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k2_read/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="k1_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k1_read/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="M_e_0_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="15" slack="0"/>
<pin id="164" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_0_addr/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="M_e_1_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="15" slack="0"/>
<pin id="171" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_1_addr/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="M_e_2_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="15" slack="0"/>
<pin id="178" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_2_addr/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="M_e_3_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="15" slack="0"/>
<pin id="185" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_3_addr/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="M_e_0_addr_7_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="15" slack="0"/>
<pin id="192" dir="1" index="3" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_0_addr_7/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="M_e_1_addr_7_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="15" slack="0"/>
<pin id="199" dir="1" index="3" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_1_addr_7/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="M_e_2_addr_7_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="15" slack="0"/>
<pin id="206" dir="1" index="3" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_2_addr_7/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="M_e_3_addr_7_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="15" slack="0"/>
<pin id="213" dir="1" index="3" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_3_addr_7/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="15" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/5 store_ln122/6 store_ln161/19 store_ln162/20 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="15" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/5 store_ln122/6 store_ln161/19 store_ln162/20 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="15" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/5 store_ln122/6 store_ln161/19 store_ln162/20 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="15" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/5 store_ln122/6 store_ln161/19 store_ln162/20 "/>
</bind>
</comp>

<comp id="240" class="1004" name="M_e_0_addr_8_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="15" slack="0"/>
<pin id="244" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_0_addr_8/19 "/>
</bind>
</comp>

<comp id="247" class="1004" name="M_e_1_addr_8_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="15" slack="0"/>
<pin id="251" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_1_addr_8/19 "/>
</bind>
</comp>

<comp id="254" class="1004" name="M_e_2_addr_8_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="15" slack="0"/>
<pin id="258" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_2_addr_8/19 "/>
</bind>
</comp>

<comp id="261" class="1004" name="M_e_3_addr_8_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="15" slack="0"/>
<pin id="265" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_3_addr_8/19 "/>
</bind>
</comp>

<comp id="268" class="1004" name="M_e_0_addr_9_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="15" slack="0"/>
<pin id="272" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_0_addr_9/19 "/>
</bind>
</comp>

<comp id="275" class="1004" name="M_e_1_addr_9_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="15" slack="0"/>
<pin id="279" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_1_addr_9/19 "/>
</bind>
</comp>

<comp id="282" class="1004" name="M_e_2_addr_9_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="15" slack="0"/>
<pin id="286" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_2_addr_9/19 "/>
</bind>
</comp>

<comp id="289" class="1004" name="M_e_3_addr_9_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="15" slack="0"/>
<pin id="293" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_3_addr_9/19 "/>
</bind>
</comp>

<comp id="304" class="1005" name="M_t_loc_0_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_t_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="M_t_loc_0_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="M_t_loc_0/8 "/>
</bind>
</comp>

<comp id="314" class="1005" name="M_t_flag_0_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="4"/>
<pin id="316" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="M_t_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="M_t_flag_0_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="1" slack="4"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="M_t_flag_0/8 "/>
</bind>
</comp>

<comp id="327" class="1005" name="j_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="329" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="j_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="31" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="32" slack="0"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/10 "/>
</bind>
</comp>

<comp id="336" class="1005" name="move_type_2_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="3"/>
<pin id="338" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="move_type_2 (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="move_type_2_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="3"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="32" slack="0"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="move_type_2/19 "/>
</bind>
</comp>

<comp id="347" class="1005" name="row2_2_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="3"/>
<pin id="349" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="row2_2 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="row2_2_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="3"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="32" slack="0"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row2_2/19 "/>
</bind>
</comp>

<comp id="358" class="1005" name="M_t_new_2_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="360" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="M_t_new_2 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="M_t_new_2_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="11"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="32" slack="11"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="4" bw="32" slack="10"/>
<pin id="367" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="M_t_new_2/23 "/>
</bind>
</comp>

<comp id="371" class="1005" name="M_t_flag_2_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="M_t_flag_2 (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="M_t_flag_2_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="11"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="1" slack="11"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="4" bw="1" slack="1"/>
<pin id="381" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="M_t_flag_2/23 "/>
</bind>
</comp>

<comp id="386" class="1005" name="agg_result_0_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="16"/>
<pin id="388" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="agg_result_0 (phireg) "/>
</bind>
</comp>

<comp id="390" class="1004" name="agg_result_0_phi_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="1" slack="16"/>
<pin id="394" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="4" bw="32" slack="16"/>
<pin id="396" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="6" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_0/23 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_compute_pp_nn_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="0"/>
<pin id="401" dir="0" index="1" bw="31" slack="0"/>
<pin id="402" dir="0" index="2" bw="9" slack="0"/>
<pin id="403" dir="0" index="3" bw="32" slack="0"/>
<pin id="404" dir="0" index="4" bw="32" slack="0"/>
<pin id="405" dir="0" index="5" bw="32" slack="0"/>
<pin id="406" dir="0" index="6" bw="32" slack="0"/>
<pin id="407" dir="0" index="7" bw="32" slack="0"/>
<pin id="408" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4/1 call_ret/11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="0" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="3"/>
<pin id="420" dir="0" index="2" bw="15" slack="3"/>
<pin id="421" dir="0" index="3" bw="15" slack="3"/>
<pin id="422" dir="0" index="4" bw="15" slack="0"/>
<pin id="423" dir="0" index="5" bw="1" slack="5"/>
<pin id="424" dir="0" index="6" bw="1" slack="1"/>
<pin id="425" dir="0" index="7" bw="32" slack="0"/>
<pin id="426" dir="0" index="8" bw="32" slack="0"/>
<pin id="427" dir="0" index="9" bw="32" slack="0"/>
<pin id="428" dir="0" index="10" bw="32" slack="0"/>
<pin id="429" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln119/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="0" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="0" index="2" bw="15" slack="0"/>
<pin id="439" dir="0" index="3" bw="2" slack="0"/>
<pin id="440" dir="0" index="4" bw="32" slack="9"/>
<pin id="441" dir="0" index="5" bw="32" slack="0"/>
<pin id="442" dir="0" index="6" bw="32" slack="0"/>
<pin id="443" dir="0" index="7" bw="32" slack="0"/>
<pin id="444" dir="0" index="8" bw="32" slack="0"/>
<pin id="445" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln143/14 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="0" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="1"/>
<pin id="454" dir="0" index="2" bw="15" slack="3"/>
<pin id="455" dir="0" index="3" bw="2" slack="3"/>
<pin id="456" dir="0" index="4" bw="32" slack="1"/>
<pin id="457" dir="0" index="5" bw="32" slack="12"/>
<pin id="458" dir="0" index="6" bw="32" slack="12"/>
<pin id="459" dir="0" index="7" bw="32" slack="0"/>
<pin id="460" dir="0" index="8" bw="32" slack="0"/>
<pin id="461" dir="0" index="9" bw="32" slack="0"/>
<pin id="462" dir="0" index="10" bw="32" slack="0"/>
<pin id="463" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln152/17 "/>
</bind>
</comp>

<comp id="469" class="1004" name="grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="0" slack="0"/>
<pin id="471" dir="0" index="1" bw="2" slack="2"/>
<pin id="472" dir="0" index="2" bw="32" slack="7"/>
<pin id="473" dir="0" index="3" bw="15" slack="7"/>
<pin id="474" dir="0" index="4" bw="15" slack="2"/>
<pin id="475" dir="0" index="5" bw="15" slack="2"/>
<pin id="476" dir="0" index="6" bw="32" slack="0"/>
<pin id="477" dir="0" index="7" bw="32" slack="0"/>
<pin id="478" dir="0" index="8" bw="32" slack="0"/>
<pin id="479" dir="0" index="9" bw="32" slack="0"/>
<pin id="480" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln145/21 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="score/3 mul_ln203/22 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_load_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_cols_load/4 M_cols_load_1/14 "/>
</bind>
</comp>

<comp id="495" class="1004" name="grp_load_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="4"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load_1/12 s_load/22 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="n_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="0"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_ln196_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="2" slack="0"/>
<pin id="509" dir="0" index="1" bw="2" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="overlap_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="0"/>
<pin id="516" dir="0" index="2" bw="32" slack="0"/>
<pin id="517" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="overlap/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="31" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="0" index="3" bw="6" slack="0"/>
<pin id="526" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln197_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="31" slack="0"/>
<pin id="533" dir="0" index="1" bw="31" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln197/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="icmp_ln199_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln199/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="M_t_load_load_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_t_load/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln118_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="M_t_capacity_load_load_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_t_capacity_load/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln118_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="M_rows_load_load_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_rows_load/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="trunc_ln118_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118_1/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="new_col_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="new_col/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="trunc_ln119_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="lshr_ln_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="15" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="0"/>
<pin id="581" dir="0" index="2" bw="3" slack="0"/>
<pin id="582" dir="0" index="3" bw="6" slack="0"/>
<pin id="583" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="new_row_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="9" slack="0"/>
<pin id="590" dir="0" index="1" bw="9" slack="0"/>
<pin id="591" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="new_row/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="shl_ln121_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="31" slack="3"/>
<pin id="596" dir="0" index="1" bw="4" slack="0"/>
<pin id="597" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln121/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="shl_ln121_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="31" slack="3"/>
<pin id="601" dir="0" index="1" bw="4" slack="0"/>
<pin id="602" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln121_1/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln121_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="31" slack="0"/>
<pin id="606" dir="0" index="1" bw="31" slack="0"/>
<pin id="607" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_2/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="trunc_ln121_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="31" slack="0"/>
<pin id="612" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln121_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="15" slack="0"/>
<pin id="616" dir="0" index="1" bw="15" slack="0"/>
<pin id="617" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln121_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="15" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_ln122_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="2"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="0" index="2" bw="32" slack="0"/>
<pin id="632" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_6_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="15" slack="0"/>
<pin id="637" dir="0" index="1" bw="9" slack="3"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_7_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="13" slack="0"/>
<pin id="644" dir="0" index="1" bw="9" slack="3"/>
<pin id="645" dir="0" index="2" bw="1" slack="0"/>
<pin id="646" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln122_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="13" slack="0"/>
<pin id="651" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="add_ln122_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="15" slack="0"/>
<pin id="655" dir="0" index="1" bw="13" slack="0"/>
<pin id="656" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122_2/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="add_ln122_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="15" slack="0"/>
<pin id="661" dir="0" index="1" bw="15" slack="0"/>
<pin id="662" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln122_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="15" slack="0"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_1/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="switch_ln121_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="0" index="2" bw="1" slack="0"/>
<pin id="677" dir="0" index="3" bw="2" slack="0"/>
<pin id="678" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln121/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="cmp34_i_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="2" slack="4"/>
<pin id="685" dir="0" index="1" bw="2" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp34_i/6 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_8_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="15" slack="0"/>
<pin id="690" dir="0" index="1" bw="9" slack="3"/>
<pin id="691" dir="0" index="2" bw="1" slack="0"/>
<pin id="692" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_9_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="13" slack="0"/>
<pin id="697" dir="0" index="1" bw="9" slack="3"/>
<pin id="698" dir="0" index="2" bw="1" slack="0"/>
<pin id="699" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="702" class="1004" name="zext_ln124_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="13" slack="0"/>
<pin id="704" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/7 "/>
</bind>
</comp>

<comp id="706" class="1004" name="add_ln124_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="15" slack="0"/>
<pin id="708" dir="0" index="1" bw="13" slack="0"/>
<pin id="709" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/7 "/>
</bind>
</comp>

<comp id="713" class="1004" name="add_ln136_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="trunc_ln178_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln178/8 "/>
</bind>
</comp>

<comp id="723" class="1004" name="R_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="725" dir="0" index="1" bw="32" slack="0"/>
<pin id="726" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="R/8 "/>
</bind>
</comp>

<comp id="728" class="1004" name="store_ln179_store_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/8 "/>
</bind>
</comp>

<comp id="733" class="1004" name="store_ln180_store_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="31" slack="0"/>
<pin id="736" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/8 "/>
</bind>
</comp>

<comp id="738" class="1004" name="i_3_load_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="31" slack="1"/>
<pin id="740" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/9 "/>
</bind>
</comp>

<comp id="741" class="1004" name="zext_ln181_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="31" slack="0"/>
<pin id="743" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/9 "/>
</bind>
</comp>

<comp id="745" class="1004" name="icmp_ln181_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="1"/>
<pin id="748" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln181/9 "/>
</bind>
</comp>

<comp id="750" class="1004" name="j_6_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="31" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/9 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln181_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="31" slack="0"/>
<pin id="758" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_1/9 "/>
</bind>
</comp>

<comp id="760" class="1004" name="icmp_ln141_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="0" index="1" bw="32" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/9 "/>
</bind>
</comp>

<comp id="766" class="1004" name="t_old_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_old/9 "/>
</bind>
</comp>

<comp id="772" class="1004" name="icmp_ln181_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="0" index="1" bw="32" slack="2"/>
<pin id="775" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln181_1/10 "/>
</bind>
</comp>

<comp id="777" class="1004" name="trunc_ln181_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="0"/>
<pin id="779" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln181/10 "/>
</bind>
</comp>

<comp id="781" class="1004" name="j_5_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/10 "/>
</bind>
</comp>

<comp id="787" class="1004" name="store_ln180_store_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="31" slack="1"/>
<pin id="789" dir="0" index="1" bw="31" slack="2"/>
<pin id="790" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/10 "/>
</bind>
</comp>

<comp id="791" class="1004" name="p_1_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="64" slack="0"/>
<pin id="793" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_1/12 "/>
</bind>
</comp>

<comp id="795" class="1004" name="n_1_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="64" slack="0"/>
<pin id="797" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="n_1/12 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_10_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="31" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="0" index="2" bw="1" slack="0"/>
<pin id="803" dir="0" index="3" bw="6" slack="0"/>
<pin id="804" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/12 "/>
</bind>
</comp>

<comp id="809" class="1004" name="icmp_ln185_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="31" slack="0"/>
<pin id="811" dir="0" index="1" bw="31" slack="0"/>
<pin id="812" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/12 "/>
</bind>
</comp>

<comp id="815" class="1004" name="add_ln185_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185/12 "/>
</bind>
</comp>

<comp id="821" class="1004" name="s_2_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="0" index="1" bw="32" slack="0"/>
<pin id="824" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_2/12 "/>
</bind>
</comp>

<comp id="827" class="1004" name="s_3_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="32" slack="0"/>
<pin id="830" dir="0" index="2" bw="32" slack="0"/>
<pin id="831" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_3/12 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_11_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="31" slack="0"/>
<pin id="837" dir="0" index="1" bw="32" slack="0"/>
<pin id="838" dir="0" index="2" bw="1" slack="0"/>
<pin id="839" dir="0" index="3" bw="6" slack="0"/>
<pin id="840" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="845" class="1004" name="icmp_ln186_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="31" slack="0"/>
<pin id="847" dir="0" index="1" bw="31" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/12 "/>
</bind>
</comp>

<comp id="851" class="1004" name="add_ln186_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="1"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186/13 "/>
</bind>
</comp>

<comp id="856" class="1004" name="s_4_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="0" index="1" bw="32" slack="1"/>
<pin id="859" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_4/13 "/>
</bind>
</comp>

<comp id="861" class="1004" name="s_5_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="1"/>
<pin id="863" dir="0" index="1" bw="32" slack="0"/>
<pin id="864" dir="0" index="2" bw="32" slack="1"/>
<pin id="865" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_5/13 "/>
</bind>
</comp>

<comp id="867" class="1004" name="store_ln179_store_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="0"/>
<pin id="869" dir="0" index="1" bw="32" slack="5"/>
<pin id="870" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/13 "/>
</bind>
</comp>

<comp id="872" class="1004" name="rowt_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="874" dir="0" index="1" bw="32" slack="1"/>
<pin id="875" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rowt/14 "/>
</bind>
</comp>

<comp id="877" class="1004" name="trunc_ln144_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="0"/>
<pin id="879" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/14 "/>
</bind>
</comp>

<comp id="881" class="1004" name="add_ln144_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="2" slack="0"/>
<pin id="883" dir="0" index="1" bw="2" slack="2"/>
<pin id="884" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/14 "/>
</bind>
</comp>

<comp id="887" class="1004" name="colt_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="0"/>
<pin id="889" dir="0" index="1" bw="32" slack="1"/>
<pin id="890" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="colt/14 "/>
</bind>
</comp>

<comp id="892" class="1004" name="lshr_ln4_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="15" slack="0"/>
<pin id="894" dir="0" index="1" bw="32" slack="0"/>
<pin id="895" dir="0" index="2" bw="3" slack="0"/>
<pin id="896" dir="0" index="3" bw="6" slack="0"/>
<pin id="897" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/14 "/>
</bind>
</comp>

<comp id="903" class="1004" name="trunc_ln165_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="0"/>
<pin id="905" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln165/14 "/>
</bind>
</comp>

<comp id="907" class="1004" name="p_shl5_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="15" slack="0"/>
<pin id="909" dir="0" index="1" bw="9" slack="0"/>
<pin id="910" dir="0" index="2" bw="1" slack="0"/>
<pin id="911" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/14 "/>
</bind>
</comp>

<comp id="915" class="1004" name="trunc_ln165_1_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="0"/>
<pin id="917" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln165_1/14 "/>
</bind>
</comp>

<comp id="919" class="1004" name="p_shl6_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="15" slack="0"/>
<pin id="921" dir="0" index="1" bw="11" slack="0"/>
<pin id="922" dir="0" index="2" bw="1" slack="0"/>
<pin id="923" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/14 "/>
</bind>
</comp>

<comp id="927" class="1004" name="add_ln165_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="15" slack="0"/>
<pin id="929" dir="0" index="1" bw="15" slack="0"/>
<pin id="930" dir="1" index="2" bw="15" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165/14 "/>
</bind>
</comp>

<comp id="933" class="1004" name="icmp_ln146_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="2"/>
<pin id="935" dir="0" index="1" bw="32" slack="0"/>
<pin id="936" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln146/16 "/>
</bind>
</comp>

<comp id="938" class="1004" name="row1_load_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="11"/>
<pin id="940" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row1/16 "/>
</bind>
</comp>

<comp id="941" class="1004" name="select_ln145_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="0"/>
<pin id="943" dir="0" index="1" bw="32" slack="0"/>
<pin id="944" dir="0" index="2" bw="32" slack="0"/>
<pin id="945" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145/16 "/>
</bind>
</comp>

<comp id="949" class="1004" name="r_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="2"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/16 "/>
</bind>
</comp>

<comp id="954" class="1004" name="icmp_ln152_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="0"/>
<pin id="956" dir="0" index="1" bw="32" slack="0"/>
<pin id="957" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln152/16 "/>
</bind>
</comp>

<comp id="960" class="1004" name="move_type_1_loc_load_load_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="14"/>
<pin id="962" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="move_type_1_loc_load/19 "/>
</bind>
</comp>

<comp id="964" class="1004" name="row2_1_loc_load_load_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="14"/>
<pin id="966" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row2_1_loc_load/19 "/>
</bind>
</comp>

<comp id="968" class="1004" name="trunc_ln145_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="0"/>
<pin id="970" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/19 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_12_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="32" slack="3"/>
<pin id="975" dir="0" index="2" bw="6" slack="0"/>
<pin id="976" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/19 "/>
</bind>
</comp>

<comp id="979" class="1004" name="xor_ln160_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="0"/>
<pin id="981" dir="0" index="1" bw="1" slack="0"/>
<pin id="982" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160/19 "/>
</bind>
</comp>

<comp id="985" class="1004" name="icmp_ln160_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="0"/>
<pin id="987" dir="0" index="1" bw="32" slack="3"/>
<pin id="988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/19 "/>
</bind>
</comp>

<comp id="990" class="1004" name="and_ln160_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="1" slack="0"/>
<pin id="993" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/19 "/>
</bind>
</comp>

<comp id="996" class="1004" name="empty_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="0"/>
<pin id="998" dir="0" index="1" bw="32" slack="0"/>
<pin id="999" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/19 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="empty_30_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="0"/>
<pin id="1004" dir="0" index="1" bw="32" slack="0"/>
<pin id="1005" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_30/19 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="empty_31_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="1" slack="0"/>
<pin id="1011" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_31/19 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="trunc_ln161_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="3"/>
<pin id="1016" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln161/19 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="p_shl7_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="15" slack="0"/>
<pin id="1019" dir="0" index="1" bw="9" slack="0"/>
<pin id="1020" dir="0" index="2" bw="1" slack="0"/>
<pin id="1021" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/19 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="trunc_ln161_1_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="3"/>
<pin id="1027" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln161_1/19 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="p_shl8_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="15" slack="0"/>
<pin id="1030" dir="0" index="1" bw="11" slack="0"/>
<pin id="1031" dir="0" index="2" bw="1" slack="0"/>
<pin id="1032" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/19 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="add_ln161_1_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="15" slack="0"/>
<pin id="1038" dir="0" index="1" bw="15" slack="0"/>
<pin id="1039" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln161_1/19 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="add_ln161_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="15" slack="0"/>
<pin id="1044" dir="0" index="1" bw="15" slack="5"/>
<pin id="1045" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln161/19 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="zext_ln161_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="15" slack="0"/>
<pin id="1049" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/19 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="trunc_ln162_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="0"/>
<pin id="1057" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln162/19 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="p_shl_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="15" slack="0"/>
<pin id="1061" dir="0" index="1" bw="9" slack="0"/>
<pin id="1062" dir="0" index="2" bw="1" slack="0"/>
<pin id="1063" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/19 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="trunc_ln162_1_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="0"/>
<pin id="1069" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln162_1/19 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="p_shl9_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="15" slack="0"/>
<pin id="1073" dir="0" index="1" bw="11" slack="0"/>
<pin id="1074" dir="0" index="2" bw="1" slack="0"/>
<pin id="1075" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/19 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="add_ln162_1_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="15" slack="0"/>
<pin id="1081" dir="0" index="1" bw="15" slack="0"/>
<pin id="1082" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln162_1/19 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="add_ln162_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="15" slack="0"/>
<pin id="1087" dir="0" index="1" bw="15" slack="5"/>
<pin id="1088" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln162/19 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="zext_ln162_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="15" slack="0"/>
<pin id="1092" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln162/19 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="switch_ln161_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="2" slack="5"/>
<pin id="1100" dir="0" index="1" bw="1" slack="0"/>
<pin id="1101" dir="0" index="2" bw="2" slack="0"/>
<pin id="1102" dir="0" index="3" bw="1" slack="0"/>
<pin id="1103" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln161/19 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="score_1_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="1"/>
<pin id="1109" dir="0" index="1" bw="32" slack="16"/>
<pin id="1110" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="score_1/23 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="store_ln136_store_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="0"/>
<pin id="1114" dir="0" index="1" bw="32" slack="0"/>
<pin id="1115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/23 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="r2_read_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="9" slack="1"/>
<pin id="1120" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r2_read "/>
</bind>
</comp>

<comp id="1125" class="1005" name="r1_read_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="31" slack="1"/>
<pin id="1127" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="r1_read "/>
</bind>
</comp>

<comp id="1132" class="1005" name="row2_1_loc_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="12"/>
<pin id="1134" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="row2_1_loc "/>
</bind>
</comp>

<comp id="1138" class="1005" name="move_type_1_loc_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="12"/>
<pin id="1140" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="move_type_1_loc "/>
</bind>
</comp>

<comp id="1144" class="1005" name="row1_ce_loc_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="9"/>
<pin id="1146" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="row1_ce_loc "/>
</bind>
</comp>

<comp id="1150" class="1005" name="sign_read_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="2" slack="4"/>
<pin id="1152" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="sign_read "/>
</bind>
</comp>

<comp id="1155" class="1005" name="icmp_ln196_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="2"/>
<pin id="1157" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln196 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="overlap_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="1"/>
<pin id="1163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="overlap "/>
</bind>
</comp>

<comp id="1166" class="1005" name="icmp_ln197_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="1"/>
<pin id="1168" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln197 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="k2_read_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="32" slack="1"/>
<pin id="1172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k2_read "/>
</bind>
</comp>

<comp id="1176" class="1005" name="score_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="16"/>
<pin id="1178" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="score "/>
</bind>
</comp>

<comp id="1182" class="1005" name="icmp_ln199_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="15"/>
<pin id="1184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln199 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="icmp_ln118_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="4"/>
<pin id="1191" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln118 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="new_col_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="3"/>
<pin id="1198" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="new_col "/>
</bind>
</comp>

<comp id="1201" class="1005" name="trunc_ln119_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="2" slack="1"/>
<pin id="1203" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln119 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="new_row_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="9" slack="3"/>
<pin id="1207" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="new_row "/>
</bind>
</comp>

<comp id="1211" class="1005" name="trunc_ln121_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="15" slack="3"/>
<pin id="1213" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln121 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="M_e_0_addr_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="15" slack="1"/>
<pin id="1218" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_0_addr "/>
</bind>
</comp>

<comp id="1221" class="1005" name="M_e_1_addr_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="15" slack="1"/>
<pin id="1223" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_1_addr "/>
</bind>
</comp>

<comp id="1226" class="1005" name="M_e_2_addr_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="15" slack="1"/>
<pin id="1228" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_2_addr "/>
</bind>
</comp>

<comp id="1231" class="1005" name="M_e_3_addr_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="15" slack="1"/>
<pin id="1233" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_3_addr "/>
</bind>
</comp>

<comp id="1236" class="1005" name="select_ln122_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="2"/>
<pin id="1238" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln122 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="add_ln122_2_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="15" slack="3"/>
<pin id="1246" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="add_ln122_2 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="M_e_0_addr_7_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="15" slack="2"/>
<pin id="1251" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="M_e_0_addr_7 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="M_e_1_addr_7_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="15" slack="2"/>
<pin id="1256" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="M_e_1_addr_7 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="M_e_2_addr_7_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="15" slack="2"/>
<pin id="1261" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="M_e_2_addr_7 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="M_e_3_addr_7_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="15" slack="2"/>
<pin id="1266" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="M_e_3_addr_7 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="cmp34_i_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="1" slack="1"/>
<pin id="1271" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp34_i "/>
</bind>
</comp>

<comp id="1274" class="1005" name="add_ln124_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="15" slack="1"/>
<pin id="1276" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln124 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="i_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="31" slack="0"/>
<pin id="1281" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1286" class="1005" name="s_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="0"/>
<pin id="1288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="1293" class="1005" name="trunc_ln178_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="2" slack="2"/>
<pin id="1295" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln178 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="R_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="32" slack="1"/>
<pin id="1300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="1304" class="1005" name="i_3_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="31" slack="2"/>
<pin id="1306" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="j_6_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="31" slack="1"/>
<pin id="1314" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="zext_ln181_1_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="32" slack="1"/>
<pin id="1319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln181_1 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="icmp_ln141_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="9"/>
<pin id="1324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln141 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="t_old_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="1"/>
<pin id="1328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_old "/>
</bind>
</comp>

<comp id="1336" class="1005" name="trunc_ln181_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="9" slack="1"/>
<pin id="1338" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln181 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="j_5_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="32" slack="0"/>
<pin id="1343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="n_1_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="32" slack="1"/>
<pin id="1348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="s_3_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="1"/>
<pin id="1353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_3 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="icmp_ln186_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="1" slack="1"/>
<pin id="1359" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln186 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="rowt_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="32" slack="1"/>
<pin id="1364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rowt "/>
</bind>
</comp>

<comp id="1369" class="1005" name="add_ln144_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="2" slack="1"/>
<pin id="1371" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln144 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="colt_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="32" slack="7"/>
<pin id="1378" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="colt "/>
</bind>
</comp>

<comp id="1381" class="1005" name="lshr_ln4_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="15" slack="1"/>
<pin id="1383" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln4 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="add_ln165_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="15" slack="7"/>
<pin id="1391" dir="1" index="1" bw="15" slack="7"/>
</pin_list>
<bind>
<opset="add_ln165 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="select_ln145_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="1"/>
<pin id="1396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln145 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="r_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="32" slack="1"/>
<pin id="1405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1408" class="1005" name="icmp_ln152_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="3"/>
<pin id="1410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln152 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="trunc_ln145_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="2" slack="2"/>
<pin id="1414" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="and_ln160_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="1" slack="3"/>
<pin id="1419" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln160 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="empty_31_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="1" slack="3"/>
<pin id="1423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_31 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="add_ln161_1_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="15" slack="2"/>
<pin id="1427" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln161_1 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="add_ln162_1_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="15" slack="2"/>
<pin id="1432" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln162_1 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="M_e_0_addr_9_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="15" slack="1"/>
<pin id="1437" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_0_addr_9 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="M_e_1_addr_9_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="15" slack="1"/>
<pin id="1442" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_1_addr_9 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="M_e_2_addr_9_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="15" slack="1"/>
<pin id="1447" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_2_addr_9 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="M_e_3_addr_9_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="15" slack="1"/>
<pin id="1452" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_3_addr_9 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="mul_ln203_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="32" slack="1"/>
<pin id="1457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln203 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="46" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="68" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="68" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="68" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="68" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="68" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="68" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="68" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="40" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="68" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="14" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="68" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="16" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="68" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="18" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="68" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="12" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="68" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="14" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="68" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="16" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="68" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="18" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="68" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="56" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="297"><net_src comp="261" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="298"><net_src comp="56" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="299"><net_src comp="247" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="300"><net_src comp="56" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="301"><net_src comp="240" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="302"><net_src comp="56" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="303"><net_src comp="254" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="313"><net_src comp="307" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="317"><net_src comp="90" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="88" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="314" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="326"><net_src comp="318" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="339"><net_src comp="56" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="70" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="369"><net_src comp="304" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="304" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="374"><net_src comp="88" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="383"><net_src comp="314" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="314" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="371" pin="1"/><net_sink comp="375" pin=4"/></net>

<net id="389"><net_src comp="56" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="398"><net_src comp="386" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="409"><net_src comp="32" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="410"><net_src comp="136" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="130" pin="2"/><net_sink comp="399" pin=2"/></net>

<net id="412"><net_src comp="10" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="413"><net_src comp="12" pin="0"/><net_sink comp="399" pin=4"/></net>

<net id="414"><net_src comp="14" pin="0"/><net_sink comp="399" pin=5"/></net>

<net id="415"><net_src comp="16" pin="0"/><net_sink comp="399" pin=6"/></net>

<net id="416"><net_src comp="18" pin="0"/><net_sink comp="399" pin=7"/></net>

<net id="430"><net_src comp="86" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="431"><net_src comp="12" pin="0"/><net_sink comp="417" pin=7"/></net>

<net id="432"><net_src comp="14" pin="0"/><net_sink comp="417" pin=8"/></net>

<net id="433"><net_src comp="16" pin="0"/><net_sink comp="417" pin=9"/></net>

<net id="434"><net_src comp="18" pin="0"/><net_sink comp="417" pin=10"/></net>

<net id="446"><net_src comp="102" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="447"><net_src comp="12" pin="0"/><net_sink comp="435" pin=5"/></net>

<net id="448"><net_src comp="14" pin="0"/><net_sink comp="435" pin=6"/></net>

<net id="449"><net_src comp="16" pin="0"/><net_sink comp="435" pin=7"/></net>

<net id="450"><net_src comp="18" pin="0"/><net_sink comp="435" pin=8"/></net>

<net id="464"><net_src comp="104" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="465"><net_src comp="12" pin="0"/><net_sink comp="451" pin=7"/></net>

<net id="466"><net_src comp="14" pin="0"/><net_sink comp="451" pin=8"/></net>

<net id="467"><net_src comp="16" pin="0"/><net_sink comp="451" pin=9"/></net>

<net id="468"><net_src comp="18" pin="0"/><net_sink comp="451" pin=10"/></net>

<net id="481"><net_src comp="108" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="482"><net_src comp="12" pin="0"/><net_sink comp="469" pin=6"/></net>

<net id="483"><net_src comp="14" pin="0"/><net_sink comp="469" pin=7"/></net>

<net id="484"><net_src comp="16" pin="0"/><net_sink comp="469" pin=8"/></net>

<net id="485"><net_src comp="18" pin="0"/><net_sink comp="469" pin=9"/></net>

<net id="490"><net_src comp="154" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="10" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="495" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="502"><net_src comp="399" pin="8"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="399" pin="8"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="142" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="36" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="507" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="499" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="503" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="527"><net_src comp="38" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="513" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="40" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="530"><net_src comp="42" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="535"><net_src comp="521" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="44" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="56" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="20" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="542" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="22" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="542" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="550" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="24" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="491" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="542" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="584"><net_src comp="58" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="568" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="60" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="587"><net_src comp="62" pin="0"/><net_sink comp="578" pin=3"/></net>

<net id="592"><net_src comp="564" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="546" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="64" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="66" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="594" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="599" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="604" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="578" pin="4"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="614" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="627"><net_src comp="620" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="633"><net_src comp="40" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="634"><net_src comp="70" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="72" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="74" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="647"><net_src comp="76" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="78" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="652"><net_src comp="642" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="635" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="649" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="578" pin="4"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="672"><net_src comp="665" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="679"><net_src comp="574" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="80" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="681"><net_src comp="36" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="682"><net_src comp="82" pin="0"/><net_sink comp="673" pin=3"/></net>

<net id="687"><net_src comp="84" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="72" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="74" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="700"><net_src comp="76" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="78" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="705"><net_src comp="695" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="688" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="702" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="712"><net_src comp="706" pin="2"/><net_sink comp="417" pin=4"/></net>

<net id="717"><net_src comp="40" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="718"><net_src comp="713" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="722"><net_src comp="307" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="727"><net_src comp="307" pin="4"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="56" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="737"><net_src comp="92" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="749"><net_src comp="741" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="754"><net_src comp="738" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="44" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="750" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="304" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="40" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="304" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="70" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="330" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="330" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="330" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="40" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="794"><net_src comp="399" pin="8"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="399" pin="8"/><net_sink comp="795" pin=0"/></net>

<net id="805"><net_src comp="38" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="791" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="807"><net_src comp="40" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="808"><net_src comp="42" pin="0"/><net_sink comp="799" pin=3"/></net>

<net id="813"><net_src comp="799" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="92" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="819"><net_src comp="791" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="70" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="815" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="495" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="832"><net_src comp="809" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="821" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="495" pin="1"/><net_sink comp="827" pin=2"/></net>

<net id="841"><net_src comp="38" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="795" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="843"><net_src comp="40" pin="0"/><net_sink comp="835" pin=2"/></net>

<net id="844"><net_src comp="42" pin="0"/><net_sink comp="835" pin=3"/></net>

<net id="849"><net_src comp="835" pin="4"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="92" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="70" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="860"><net_src comp="851" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="866"><net_src comp="856" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="861" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="876"><net_src comp="872" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="880"><net_src comp="491" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="885"><net_src comp="877" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="881" pin="2"/><net_sink comp="435" pin=3"/></net>

<net id="891"><net_src comp="491" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="898"><net_src comp="58" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="887" pin="2"/><net_sink comp="892" pin=1"/></net>

<net id="900"><net_src comp="60" pin="0"/><net_sink comp="892" pin=2"/></net>

<net id="901"><net_src comp="62" pin="0"/><net_sink comp="892" pin=3"/></net>

<net id="902"><net_src comp="892" pin="4"/><net_sink comp="435" pin=2"/></net>

<net id="906"><net_src comp="872" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="912"><net_src comp="72" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="903" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="914"><net_src comp="74" pin="0"/><net_sink comp="907" pin=2"/></net>

<net id="918"><net_src comp="872" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="924"><net_src comp="100" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="915" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="926"><net_src comp="78" pin="0"/><net_sink comp="919" pin=2"/></net>

<net id="931"><net_src comp="907" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="919" pin="3"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="56" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="946"><net_src comp="933" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="947"><net_src comp="938" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="948"><net_src comp="70" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="953"><net_src comp="70" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="958"><net_src comp="949" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="941" pin="3"/><net_sink comp="954" pin=1"/></net>

<net id="963"><net_src comp="960" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="967"><net_src comp="964" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="971"><net_src comp="340" pin="4"/><net_sink comp="968" pin=0"/></net>

<net id="977"><net_src comp="106" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="978"><net_src comp="42" pin="0"/><net_sink comp="972" pin=2"/></net>

<net id="983"><net_src comp="972" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="88" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="989"><net_src comp="351" pin="4"/><net_sink comp="985" pin=0"/></net>

<net id="994"><net_src comp="985" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="979" pin="2"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="340" pin="4"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="70" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1006"><net_src comp="340" pin="4"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="40" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1012"><net_src comp="1002" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="996" pin="2"/><net_sink comp="1008" pin=1"/></net>

<net id="1022"><net_src comp="72" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1023"><net_src comp="1014" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1024"><net_src comp="74" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1033"><net_src comp="100" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1034"><net_src comp="1025" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1035"><net_src comp="78" pin="0"/><net_sink comp="1028" pin=2"/></net>

<net id="1040"><net_src comp="1017" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="1028" pin="3"/><net_sink comp="1036" pin=1"/></net>

<net id="1046"><net_src comp="1036" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1050"><net_src comp="1042" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="1052"><net_src comp="1047" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1053"><net_src comp="1047" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="1054"><net_src comp="1047" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="1058"><net_src comp="351" pin="4"/><net_sink comp="1055" pin=0"/></net>

<net id="1064"><net_src comp="72" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1065"><net_src comp="1055" pin="1"/><net_sink comp="1059" pin=1"/></net>

<net id="1066"><net_src comp="74" pin="0"/><net_sink comp="1059" pin=2"/></net>

<net id="1070"><net_src comp="351" pin="4"/><net_sink comp="1067" pin=0"/></net>

<net id="1076"><net_src comp="100" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1077"><net_src comp="1067" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1078"><net_src comp="78" pin="0"/><net_sink comp="1071" pin=2"/></net>

<net id="1083"><net_src comp="1059" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="1071" pin="3"/><net_sink comp="1079" pin=1"/></net>

<net id="1089"><net_src comp="1079" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1093"><net_src comp="1085" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1096"><net_src comp="1090" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1097"><net_src comp="1090" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1104"><net_src comp="36" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1105"><net_src comp="82" pin="0"/><net_sink comp="1098" pin=2"/></net>

<net id="1106"><net_src comp="80" pin="0"/><net_sink comp="1098" pin=3"/></net>

<net id="1111"><net_src comp="1107" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="1116"><net_src comp="361" pin="6"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="20" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1121"><net_src comp="130" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1124"><net_src comp="1118" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="1128"><net_src comp="136" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="1130"><net_src comp="1125" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1131"><net_src comp="1125" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1135"><net_src comp="110" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="451" pin=6"/></net>

<net id="1137"><net_src comp="1132" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1141"><net_src comp="114" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="451" pin=5"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1147"><net_src comp="118" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="435" pin=4"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1153"><net_src comp="142" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1158"><net_src comp="507" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1160"><net_src comp="1155" pin="1"/><net_sink comp="417" pin=5"/></net>

<net id="1164"><net_src comp="513" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1169"><net_src comp="531" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1173"><net_src comp="148" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1175"><net_src comp="1170" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="1179"><net_src comp="486" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1181"><net_src comp="1176" pin="1"/><net_sink comp="390" pin=4"/></net>

<net id="1185"><net_src comp="537" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1192"><net_src comp="554" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1199"><net_src comp="568" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="1204"><net_src comp="574" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1208"><net_src comp="588" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1210"><net_src comp="1205" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="1214"><net_src comp="610" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="1219"><net_src comp="160" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1224"><net_src comp="167" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1229"><net_src comp="174" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="1234"><net_src comp="181" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="1239"><net_src comp="628" pin="3"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="1241"><net_src comp="1236" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="1242"><net_src comp="1236" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="1243"><net_src comp="1236" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="1247"><net_src comp="653" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="417" pin=3"/></net>

<net id="1252"><net_src comp="188" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1257"><net_src comp="195" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1262"><net_src comp="202" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="1267"><net_src comp="209" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="1272"><net_src comp="683" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="417" pin=6"/></net>

<net id="1277"><net_src comp="706" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="417" pin=4"/></net>

<net id="1282"><net_src comp="122" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1284"><net_src comp="1279" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1285"><net_src comp="1279" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="1289"><net_src comp="126" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="1292"><net_src comp="1286" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="1296"><net_src comp="719" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1301"><net_src comp="723" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1307"><net_src comp="738" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="1315"><net_src comp="750" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1320"><net_src comp="756" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1325"><net_src comp="760" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1329"><net_src comp="766" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1331"><net_src comp="1326" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1332"><net_src comp="1326" pin="1"/><net_sink comp="361" pin=4"/></net>

<net id="1339"><net_src comp="777" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="1344"><net_src comp="781" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1349"><net_src comp="795" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1354"><net_src comp="827" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1356"><net_src comp="1351" pin="1"/><net_sink comp="861" pin=2"/></net>

<net id="1360"><net_src comp="845" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1365"><net_src comp="872" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="1367"><net_src comp="1362" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1368"><net_src comp="1362" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1372"><net_src comp="881" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="435" pin=3"/></net>

<net id="1374"><net_src comp="1369" pin="1"/><net_sink comp="451" pin=3"/></net>

<net id="1375"><net_src comp="1369" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1379"><net_src comp="887" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="1384"><net_src comp="892" pin="4"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="1386"><net_src comp="1381" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="1387"><net_src comp="1381" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1388"><net_src comp="1381" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1392"><net_src comp="927" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="469" pin=3"/></net>

<net id="1397"><net_src comp="941" pin="3"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="451" pin=4"/></net>

<net id="1399"><net_src comp="1394" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="1400"><net_src comp="1394" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="1401"><net_src comp="1394" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1402"><net_src comp="1394" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1406"><net_src comp="949" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="1411"><net_src comp="954" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1415"><net_src comp="968" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="1420"><net_src comp="990" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1424"><net_src comp="1008" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1428"><net_src comp="1036" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="469" pin=4"/></net>

<net id="1433"><net_src comp="1079" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="469" pin=5"/></net>

<net id="1438"><net_src comp="268" pin="3"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1443"><net_src comp="275" pin="3"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1448"><net_src comp="282" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="1453"><net_src comp="289" pin="3"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="1458"><net_src comp="486" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="1107" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_cols | {}
	Port: M_e_0 | {5 6 7 8 19 20 21 22 }
	Port: M_e_1 | {5 6 7 8 19 20 21 22 }
	Port: M_e_2 | {5 6 7 8 19 20 21 22 }
	Port: M_e_3 | {5 6 7 8 19 20 21 22 }
	Port: M_t | {23 }
	Port: M_t_capacity | {}
	Port: M_rows | {}
 - Input state : 
	Port: compute_greedy_potential_score : r1 | {1 }
	Port: compute_greedy_potential_score : r2 | {1 }
	Port: compute_greedy_potential_score : sign | {2 }
	Port: compute_greedy_potential_score : k1 | {3 }
	Port: compute_greedy_potential_score : k2 | {3 }
	Port: compute_greedy_potential_score : M_cols | {1 2 4 11 12 14 }
	Port: compute_greedy_potential_score : M_e_0 | {1 2 7 8 11 12 14 15 17 18 21 22 }
	Port: compute_greedy_potential_score : M_e_1 | {1 2 7 8 11 12 14 15 17 18 21 22 }
	Port: compute_greedy_potential_score : M_e_2 | {1 2 7 8 11 12 14 15 17 18 21 22 }
	Port: compute_greedy_potential_score : M_e_3 | {1 2 7 8 11 12 14 15 17 18 21 22 }
	Port: compute_greedy_potential_score : M_t | {4 }
	Port: compute_greedy_potential_score : M_t_capacity | {4 }
	Port: compute_greedy_potential_score : M_rows | {4 }
  - Chain level:
	State 1
	State 2
		p : 1
		n : 1
		overlap : 2
		tmp : 3
		icmp_ln197 : 4
	State 3
	State 4
		br_ln199 : 1
		trunc_ln118 : 1
		icmp_ln118 : 1
		trunc_ln118_1 : 1
		br_ln118 : 2
		new_col : 1
		trunc_ln119 : 2
		lshr_ln : 2
		new_row : 2
		trunc_ln121 : 1
		add_ln121 : 2
		zext_ln121 : 3
		M_e_0_addr : 4
		M_e_1_addr : 4
		M_e_2_addr : 4
		M_e_3_addr : 4
		zext_ln122 : 1
		add_ln122_2 : 2
		add_ln122 : 3
		zext_ln122_1 : 4
		M_e_0_addr_7 : 5
		M_e_1_addr_7 : 5
		M_e_2_addr_7 : 5
		M_e_3_addr_7 : 5
		switch_ln121 : 3
	State 5
	State 6
	State 7
		zext_ln124 : 1
		add_ln124 : 2
		call_ln119 : 3
	State 8
		M_t_loc_0 : 1
		M_t_flag_0 : 1
		trunc_ln178 : 2
		R : 2
		store_ln179 : 1
		store_ln180 : 1
	State 9
		zext_ln181 : 1
		icmp_ln181 : 2
		j_6 : 1
		br_ln180 : 3
		zext_ln181_1 : 2
		br_ln141 : 1
	State 10
		icmp_ln181_1 : 1
		br_ln181 : 2
		trunc_ln181 : 1
		j_5 : 1
	State 11
	State 12
		p_1 : 1
		n_1 : 1
		tmp_10 : 2
		icmp_ln185 : 3
		add_ln185 : 2
		s_2 : 3
		s_3 : 4
		tmp_11 : 2
		icmp_ln186 : 3
	State 13
		s_4 : 1
		s_5 : 2
		store_ln179 : 3
	State 14
		trunc_ln144 : 1
		add_ln144 : 2
		colt : 1
		lshr_ln4 : 2
		trunc_ln165 : 1
		p_shl5 : 2
		trunc_ln165_1 : 1
		p_shl6 : 2
		add_ln165 : 3
		call_ln143 : 3
	State 15
	State 16
		select_ln145 : 1
		icmp_ln152 : 2
		br_ln152 : 3
	State 17
	State 18
	State 19
		move_type_2 : 1
		row2_2 : 1
		trunc_ln145 : 2
		xor_ln160 : 1
		icmp_ln160 : 2
		and_ln160 : 3
		br_ln160 : 3
		empty : 2
		empty_30 : 2
		empty_31 : 3
		br_ln0 : 3
		p_shl7 : 1
		p_shl8 : 1
		add_ln161_1 : 2
		add_ln161 : 3
		zext_ln161 : 4
		M_e_0_addr_8 : 5
		M_e_1_addr_8 : 5
		M_e_2_addr_8 : 5
		M_e_3_addr_8 : 5
		trunc_ln162 : 2
		p_shl : 3
		trunc_ln162_1 : 2
		p_shl9 : 3
		add_ln162_1 : 4
		add_ln162 : 5
		zext_ln162 : 6
		M_e_0_addr_9 : 7
		M_e_1_addr_9 : 7
		M_e_2_addr_9 : 7
		M_e_3_addr_9 : 7
		store_ln161 : 6
		store_ln161 : 6
		store_ln161 : 6
		store_ln161 : 6
	State 20
	State 21
	State 22
		mul_ln203 : 1
	State 23
		br_ln0 : 1
		store_ln136 : 1
		agg_result_0 : 1
		ret_ln206 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                       grp_compute_pp_nn_fu_399                      |    0    | 9.91943 |   486   |   775   |
|          | grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417 |    0    | 13.2691 |   286   |   497   |
|   call   | grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435 |    0    |   6.44  |   189   |   229   |
|          | grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451 |    0    |   6.44  |   227   |   270   |
|          | grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469 |    0    | 13.2691 |   341   |   400   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            new_col_fu_568                           |    0    |    0    |    0    |    39   |
|          |                            new_row_fu_588                           |    0    |    0    |    0    |    16   |
|          |                          add_ln121_2_fu_604                         |    0    |    0    |    0    |    38   |
|          |                           add_ln121_fu_614                          |    0    |    0    |    0    |    22   |
|          |                          add_ln122_2_fu_653                         |    0    |    0    |    0    |    22   |
|          |                           add_ln122_fu_659                          |    0    |    0    |    0    |    22   |
|          |                           add_ln124_fu_706                          |    0    |    0    |    0    |    22   |
|          |                           add_ln136_fu_713                          |    0    |    0    |    0    |    39   |
|          |                               R_fu_723                              |    0    |    0    |    0    |    39   |
|          |                              j_6_fu_750                             |    0    |    0    |    0    |    38   |
|          |                             t_old_fu_766                            |    0    |    0    |    0    |    39   |
|          |                              j_5_fu_781                             |    0    |    0    |    0    |    39   |
|    add   |                           add_ln185_fu_815                          |    0    |    0    |    0    |    32   |
|          |                              s_2_fu_821                             |    0    |    0    |    0    |    32   |
|          |                           add_ln186_fu_851                          |    0    |    0    |    0    |    32   |
|          |                              s_4_fu_856                             |    0    |    0    |    0    |    32   |
|          |                             rowt_fu_872                             |    0    |    0    |    0    |    39   |
|          |                           add_ln144_fu_881                          |    0    |    0    |    0    |    10   |
|          |                             colt_fu_887                             |    0    |    0    |    0    |    39   |
|          |                           add_ln165_fu_927                          |    0    |    0    |    0    |    22   |
|          |                               r_fu_949                              |    0    |    0    |    0    |    39   |
|          |                         add_ln161_1_fu_1036                         |    0    |    0    |    0    |    22   |
|          |                          add_ln161_fu_1042                          |    0    |    0    |    0    |    22   |
|          |                         add_ln162_1_fu_1079                         |    0    |    0    |    0    |    22   |
|          |                          add_ln162_fu_1085                          |    0    |    0    |    0    |    22   |
|          |                           score_1_fu_1107                           |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          icmp_ln196_fu_507                          |    0    |    0    |    0    |    10   |
|          |                          icmp_ln197_fu_531                          |    0    |    0    |    0    |    38   |
|          |                          icmp_ln199_fu_537                          |    0    |    0    |    0    |    39   |
|          |                          icmp_ln118_fu_554                          |    0    |    0    |    0    |    39   |
|          |                            cmp34_i_fu_683                           |    0    |    0    |    0    |    10   |
|          |                          icmp_ln181_fu_745                          |    0    |    0    |    0    |    39   |
|          |                          icmp_ln141_fu_760                          |    0    |    0    |    0    |    39   |
|   icmp   |                         icmp_ln181_1_fu_772                         |    0    |    0    |    0    |    39   |
|          |                          icmp_ln185_fu_809                          |    0    |    0    |    0    |    38   |
|          |                          icmp_ln186_fu_845                          |    0    |    0    |    0    |    38   |
|          |                          icmp_ln146_fu_933                          |    0    |    0    |    0    |    39   |
|          |                          icmp_ln152_fu_954                          |    0    |    0    |    0    |    39   |
|          |                          icmp_ln160_fu_985                          |    0    |    0    |    0    |    39   |
|          |                             empty_fu_996                            |    0    |    0    |    0    |    39   |
|          |                           empty_30_fu_1002                          |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            overlap_fu_513                           |    0    |    0    |    0    |    32   |
|          |                         select_ln122_fu_628                         |    0    |    0    |    0    |    32   |
|  select  |                              s_3_fu_827                             |    0    |    0    |    0    |    32   |
|          |                              s_5_fu_861                             |    0    |    0    |    0    |    32   |
|          |                         select_ln145_fu_941                         |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                              grp_fu_486                             |    3    |    0    |    0    |    21   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                           xor_ln160_fu_979                          |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                           and_ln160_fu_990                          |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                           empty_31_fu_1008                          |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         r2_read_read_fu_130                         |    0    |    0    |    0    |    0    |
|          |                         r1_read_read_fu_136                         |    0    |    0    |    0    |    0    |
|   read   |                        sign_read_read_fu_142                        |    0    |    0    |    0    |    0    |
|          |                         k2_read_read_fu_148                         |    0    |    0    |    0    |    0    |
|          |                         k1_read_read_fu_154                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               p_fu_499                              |    0    |    0    |    0    |    0    |
|extractvalue|                               n_fu_503                              |    0    |    0    |    0    |    0    |
|          |                              p_1_fu_791                             |    0    |    0    |    0    |    0    |
|          |                              n_1_fu_795                             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              tmp_fu_521                             |    0    |    0    |    0    |    0    |
|          |                            lshr_ln_fu_578                           |    0    |    0    |    0    |    0    |
|partselect|                            tmp_10_fu_799                            |    0    |    0    |    0    |    0    |
|          |                            tmp_11_fu_835                            |    0    |    0    |    0    |    0    |
|          |                           lshr_ln4_fu_892                           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          trunc_ln118_fu_546                         |    0    |    0    |    0    |    0    |
|          |                         trunc_ln118_1_fu_564                        |    0    |    0    |    0    |    0    |
|          |                          trunc_ln119_fu_574                         |    0    |    0    |    0    |    0    |
|          |                          trunc_ln121_fu_610                         |    0    |    0    |    0    |    0    |
|          |                          trunc_ln178_fu_719                         |    0    |    0    |    0    |    0    |
|          |                          trunc_ln181_fu_777                         |    0    |    0    |    0    |    0    |
|   trunc  |                          trunc_ln144_fu_877                         |    0    |    0    |    0    |    0    |
|          |                          trunc_ln165_fu_903                         |    0    |    0    |    0    |    0    |
|          |                         trunc_ln165_1_fu_915                        |    0    |    0    |    0    |    0    |
|          |                          trunc_ln145_fu_968                         |    0    |    0    |    0    |    0    |
|          |                         trunc_ln161_fu_1014                         |    0    |    0    |    0    |    0    |
|          |                        trunc_ln161_1_fu_1025                        |    0    |    0    |    0    |    0    |
|          |                         trunc_ln162_fu_1055                         |    0    |    0    |    0    |    0    |
|          |                        trunc_ln162_1_fu_1067                        |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|    shl   |                           shl_ln121_fu_594                          |    0    |    0    |    0    |    0    |
|          |                          shl_ln121_1_fu_599                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          zext_ln121_fu_620                          |    0    |    0    |    0    |    0    |
|          |                          zext_ln122_fu_649                          |    0    |    0    |    0    |    0    |
|          |                         zext_ln122_1_fu_665                         |    0    |    0    |    0    |    0    |
|   zext   |                          zext_ln124_fu_702                          |    0    |    0    |    0    |    0    |
|          |                          zext_ln181_fu_741                          |    0    |    0    |    0    |    0    |
|          |                         zext_ln181_1_fu_756                         |    0    |    0    |    0    |    0    |
|          |                          zext_ln161_fu_1047                         |    0    |    0    |    0    |    0    |
|          |                          zext_ln162_fu_1090                         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             tmp_6_fu_635                            |    0    |    0    |    0    |    0    |
|          |                             tmp_7_fu_642                            |    0    |    0    |    0    |    0    |
|          |                             tmp_8_fu_688                            |    0    |    0    |    0    |    0    |
|          |                             tmp_9_fu_695                            |    0    |    0    |    0    |    0    |
|bitconcatenate|                            p_shl5_fu_907                            |    0    |    0    |    0    |    0    |
|          |                            p_shl6_fu_919                            |    0    |    0    |    0    |    0    |
|          |                            p_shl7_fu_1017                           |    0    |    0    |    0    |    0    |
|          |                            p_shl8_fu_1028                           |    0    |    0    |    0    |    0    |
|          |                            p_shl_fu_1059                            |    0    |    0    |    0    |    0    |
|          |                            p_shl9_fu_1071                           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|  switch  |                         switch_ln121_fu_673                         |    0    |    0    |    0    |    0    |
|          |                         switch_ln161_fu_1098                        |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                            tmp_12_fu_972                            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                     |    3    | 49.3377 |   1529  |   3661  |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  M_e_0_addr_7_reg_1249 |   15   |
|  M_e_0_addr_9_reg_1435 |   15   |
|   M_e_0_addr_reg_1216  |   15   |
|  M_e_1_addr_7_reg_1254 |   15   |
|  M_e_1_addr_9_reg_1440 |   15   |
|   M_e_1_addr_reg_1221  |   15   |
|  M_e_2_addr_7_reg_1259 |   15   |
|  M_e_2_addr_9_reg_1445 |   15   |
|   M_e_2_addr_reg_1226  |   15   |
|  M_e_3_addr_7_reg_1264 |   15   |
|  M_e_3_addr_9_reg_1450 |   15   |
|   M_e_3_addr_reg_1231  |   15   |
|   M_t_flag_0_reg_314   |    1   |
|   M_t_flag_2_reg_371   |    1   |
|    M_t_loc_0_reg_304   |   32   |
|    M_t_new_2_reg_358   |   32   |
|       R_reg_1298       |   32   |
|  add_ln122_2_reg_1244  |   15   |
|   add_ln124_reg_1274   |   15   |
|   add_ln144_reg_1369   |    2   |
|  add_ln161_1_reg_1425  |   15   |
|  add_ln162_1_reg_1430  |   15   |
|   add_ln165_reg_1389   |   15   |
|  agg_result_0_reg_386  |   32   |
|   and_ln160_reg_1417   |    1   |
|    cmp34_i_reg_1269    |    1   |
|      colt_reg_1376     |   32   |
|    empty_31_reg_1421   |    1   |
|      i_3_reg_1304      |   31   |
|       i_reg_1279       |   31   |
|   icmp_ln118_reg_1189  |    1   |
|   icmp_ln141_reg_1322  |    1   |
|   icmp_ln152_reg_1408  |    1   |
|   icmp_ln186_reg_1357  |    1   |
|   icmp_ln196_reg_1155  |    1   |
|   icmp_ln197_reg_1166  |    1   |
|   icmp_ln199_reg_1182  |    1   |
|      j_5_reg_1341      |   32   |
|      j_6_reg_1312      |   31   |
|        j_reg_327       |   32   |
|    k2_read_reg_1170    |   32   |
|    lshr_ln4_reg_1381   |   15   |
|move_type_1_loc_reg_1138|   32   |
|   move_type_2_reg_336  |   32   |
|   mul_ln203_reg_1455   |   32   |
|      n_1_reg_1346      |   32   |
|    new_col_reg_1196    |   32   |
|    new_row_reg_1205    |    9   |
|    overlap_reg_1161    |   32   |
|    r1_read_reg_1125    |   31   |
|    r2_read_reg_1118    |    9   |
|       r_reg_1403       |   32   |
|  row1_ce_loc_reg_1144  |   32   |
|   row2_1_loc_reg_1132  |   32   |
|     row2_2_reg_347     |   32   |
|      rowt_reg_1362     |   32   |
|      s_3_reg_1351      |   32   |
|       s_reg_1286       |   32   |
|     score_reg_1176     |   32   |
|  select_ln122_reg_1236 |   32   |
|  select_ln145_reg_1394 |   32   |
|   sign_read_reg_1150   |    2   |
|     t_old_reg_1326     |   32   |
|  trunc_ln119_reg_1201  |    2   |
|  trunc_ln121_reg_1211  |   15   |
|  trunc_ln145_reg_1412  |    2   |
|  trunc_ln178_reg_1293  |    2   |
|  trunc_ln181_reg_1336  |    9   |
|  zext_ln181_1_reg_1317 |   32   |
+------------------------+--------+
|          Total         |  1290  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                 Comp                                |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                          grp_access_fu_216                          |  p0  |   4  |  15  |   60   ||    0    ||    17   |
|                          grp_access_fu_216                          |  p1  |   3  |  32  |   96   ||    0    ||    9    |
|                          grp_access_fu_222                          |  p0  |   4  |  15  |   60   ||    0    ||    17   |
|                          grp_access_fu_222                          |  p1  |   3  |  32  |   96   ||    0    ||    9    |
|                          grp_access_fu_228                          |  p0  |   4  |  15  |   60   ||    0    ||    17   |
|                          grp_access_fu_228                          |  p1  |   3  |  32  |   96   ||    0    ||    9    |
|                          grp_access_fu_234                          |  p0  |   4  |  15  |   60   ||    0    ||    17   |
|                          grp_access_fu_234                          |  p1  |   3  |  32  |   96   ||    0    ||    9    |
|                          M_t_flag_0_reg_314                         |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|                       grp_compute_pp_nn_fu_399                      |  p1  |   3  |  31  |   93   ||    0    ||    13   |
|                       grp_compute_pp_nn_fu_399                      |  p2  |   3  |   9  |   27   ||    0    ||    13   |
| grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417 |  p4  |   2  |  15  |   30   ||    0    ||    9    |
| grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435 |  p2  |   2  |  15  |   30   ||    0    ||    9    |
| grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435 |  p3  |   2  |   2  |    4   ||    0    ||    9    |
|                              grp_fu_486                             |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|                              grp_fu_486                             |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|---------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                Total                                |      |      |      |  1002  ||  27.824 ||    0    ||   193   |
|---------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |   49   |  1529  |  3661  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   27   |    0   |   193  |
|  Register |    -   |    -   |  1290  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   77   |  2819  |  3854  |
+-----------+--------+--------+--------+--------+
