<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="generator" content="rustdoc">
    <meta name="description" content="Source to the Rust file `/home/japaric/.cargo/registry/src/github.com-1ecc6299db9ec823/cortex-m-0.2.4/src/peripheral/mod.rs`.">
    <meta name="keywords" content="rust, rustlang, rust-lang">

    <title>mod.rs.html -- source</title>

    <link rel="stylesheet" type="text/css" href="../../../normalize.css">
    <link rel="stylesheet" type="text/css" href="../../../rustdoc.css">
    <link rel="stylesheet" type="text/css" href="../../../main.css">
    

    
    
</head>
<body class="rustdoc source">
    <!--[if lte IE 8]>
    <div class="warning">
        This old browser is unsupported and will most likely display funky
        things.
    </div>
    <![endif]-->

    

    <nav class="sidebar">
        
        
    </nav>

    <nav class="sub">
        <form class="search-form js-only">
            <div class="search-container">
                <input class="search-input" name="search"
                       autocomplete="off"
                       placeholder="Click or press ‘S’ to search, ‘?’ for more options…"
                       type="search">
            </div>
        </form>
    </nav>

    <section id='main' class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
</pre><pre class="rust ">
<span class="doccomment">//! Core peripherals</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! # References</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! - ARMv7-M Architecture Reference Manual (Issue E.b) - Chapter B3</span>

<span class="kw">use</span> <span class="ident">core</span>::<span class="ident">cell</span>::<span class="ident">UnsafeCell</span>;
<span class="kw">use</span> <span class="ident">core</span>::<span class="ident">marker</span>::<span class="ident">PhantomData</span>;
<span class="kw">use</span> <span class="ident">core</span>::<span class="ident">ptr</span>;

<span class="kw">use</span> <span class="ident">volatile_register</span>::{<span class="ident">RO</span>, <span class="ident">RW</span>, <span class="ident">WO</span>};

<span class="kw">use</span> <span class="ident">interrupt</span>::{<span class="ident">CriticalSection</span>, <span class="ident">Nr</span>};

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">test</span>)]</span>
<span class="kw">mod</span> <span class="ident">test</span>;

<span class="doccomment">/// CPUID</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">CPUID</span>: <span class="ident">Peripheral</span><span class="op">&lt;</span><span class="ident">Cpuid</span><span class="op">&gt;</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="ident">Peripheral</span>::<span class="ident">new</span>(<span class="number">0xE000_ED00</span>) };

<span class="doccomment">/// Debug Control Block</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DCB</span>: <span class="ident">Peripheral</span><span class="op">&lt;</span><span class="ident">Dcb</span><span class="op">&gt;</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="ident">Peripheral</span>::<span class="ident">new</span>(<span class="number">0xE000_EDF0</span>) };

<span class="doccomment">/// Data Watchpoint and Trace unit</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">DWT</span>: <span class="ident">Peripheral</span><span class="op">&lt;</span><span class="ident">Dwt</span><span class="op">&gt;</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="ident">Peripheral</span>::<span class="ident">new</span>(<span class="number">0xE000_1000</span>) };

<span class="doccomment">/// Flash Patch and Breakpoint unit</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FPB</span>: <span class="ident">Peripheral</span><span class="op">&lt;</span><span class="ident">Fpb</span><span class="op">&gt;</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="ident">Peripheral</span>::<span class="ident">new</span>(<span class="number">0xE000_2000</span>) };

<span class="doccomment">/// Floating Point Unit</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">FPU</span>: <span class="ident">Peripheral</span><span class="op">&lt;</span><span class="ident">Fpu</span><span class="op">&gt;</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="ident">Peripheral</span>::<span class="ident">new</span>(<span class="number">0xE000_EF30</span>) };

<span class="doccomment">/// Instrumentation Trace Macrocell</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">ITM</span>: <span class="ident">Peripheral</span><span class="op">&lt;</span><span class="ident">Itm</span><span class="op">&gt;</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="ident">Peripheral</span>::<span class="ident">new</span>(<span class="number">0xE000_0000</span>) };

<span class="doccomment">/// Memory Protection Unit</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">MPU</span>: <span class="ident">Peripheral</span><span class="op">&lt;</span><span class="ident">Mpu</span><span class="op">&gt;</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="ident">Peripheral</span>::<span class="ident">new</span>(<span class="number">0xE000_ED90</span>) };

<span class="doccomment">/// Nested Vector Interrupt Controller</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">NVIC</span>: <span class="ident">Peripheral</span><span class="op">&lt;</span><span class="ident">Nvic</span><span class="op">&gt;</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="ident">Peripheral</span>::<span class="ident">new</span>(<span class="number">0xE000_E100</span>) };

<span class="doccomment">/// System Control Block</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SCB</span>: <span class="ident">Peripheral</span><span class="op">&lt;</span><span class="ident">Scb</span><span class="op">&gt;</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="ident">Peripheral</span>::<span class="ident">new</span>(<span class="number">0xE000_ED04</span>) };

<span class="doccomment">/// SysTick: System Timer</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">SYST</span>: <span class="ident">Peripheral</span><span class="op">&lt;</span><span class="ident">Syst</span><span class="op">&gt;</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="ident">Peripheral</span>::<span class="ident">new</span>(<span class="number">0xE000_E010</span>) };

<span class="doccomment">/// Trace Port Interface Unit;</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">TPIU</span>: <span class="ident">Peripheral</span><span class="op">&lt;</span><span class="ident">Tpiu</span><span class="op">&gt;</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="ident">Peripheral</span>::<span class="ident">new</span>(<span class="number">0xE004_0000</span>) };

<span class="comment">// TODO stand-alone registers: ICTR, ACTLR and STIR</span>

<span class="doccomment">/// A peripheral</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Peripheral</span><span class="op">&lt;</span><span class="ident">T</span><span class="op">&gt;</span>
<span class="kw">where</span>
    <span class="ident">T</span>: <span class="lifetime">&#39;static</span>,
{
    <span class="ident">address</span>: <span class="ident">usize</span>,
    <span class="ident">_marker</span>: <span class="ident">PhantomData</span><span class="op">&lt;</span><span class="kw-2">&amp;</span><span class="lifetime">&#39;static</span> <span class="kw-2">mut</span> <span class="ident">T</span><span class="op">&gt;</span>,
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">T</span><span class="op">&gt;</span> <span class="ident">Peripheral</span><span class="op">&lt;</span><span class="ident">T</span><span class="op">&gt;</span> {
    <span class="doccomment">/// Creates a new peripheral</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// `address` is the base address of the register block</span>
    <span class="kw">pub</span> <span class="kw">const</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">new</span>(<span class="ident">address</span>: <span class="ident">usize</span>) <span class="op">-&gt;</span> <span class="self">Self</span> {
        <span class="ident">Peripheral</span> {
            <span class="ident">address</span>: <span class="ident">address</span>,
            <span class="ident">_marker</span>: <span class="ident">PhantomData</span>,
        }
    }

    <span class="doccomment">/// Borrows the peripheral for the duration of a critical section</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">borrow</span><span class="op">&lt;</span><span class="lifetime">&#39;cs</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">_ctxt</span>: <span class="kw-2">&amp;</span><span class="lifetime">&#39;cs</span> <span class="ident">CriticalSection</span>) <span class="op">-&gt;</span> <span class="kw-2">&amp;</span><span class="lifetime">&#39;cs</span> <span class="ident">T</span> {
        <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span><span class="self">self</span>.<span class="ident">get</span>() }
    }

    <span class="doccomment">/// Returns a pointer to the register block</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">get</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-&gt;</span> <span class="kw-2">*</span><span class="kw-2">mut</span> <span class="ident">T</span> {
        <span class="self">self</span>.<span class="ident">address</span> <span class="kw">as</span> <span class="kw-2">*</span><span class="kw-2">mut</span> <span class="ident">T</span>
    }
}

<span class="doccomment">/// CPUID register block</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Cpuid</span> {
    <span class="doccomment">/// CPUID base</span>
    <span class="kw">pub</span> <span class="ident">base</span>: <span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">reserved0</span>: [<span class="ident">u32</span>; <span class="number">15</span>],
    <span class="doccomment">/// Processor Feature</span>
    <span class="kw">pub</span> <span class="ident">pfr</span>: [<span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">2</span>],
    <span class="doccomment">/// Debug Feature</span>
    <span class="kw">pub</span> <span class="ident">dfr</span>: <span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Auxiliary Feature</span>
    <span class="kw">pub</span> <span class="ident">afr</span>: <span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Memory Model Feature</span>
    <span class="kw">pub</span> <span class="ident">mmfr</span>: [<span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">4</span>],
    <span class="doccomment">/// Instruction Set Attribute</span>
    <span class="kw">pub</span> <span class="ident">isar</span>: [<span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">5</span>],
    <span class="ident">reserved1</span>: <span class="ident">u32</span>,
    <span class="doccomment">/// Cache Level ID</span>
    <span class="kw">pub</span> <span class="ident">clidr</span>: <span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Cache Type</span>
    <span class="kw">pub</span> <span class="ident">ctr</span>: <span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Cache Size ID</span>
    <span class="kw">pub</span> <span class="ident">ccsidr</span>: <span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Cache Size Selection</span>
    <span class="kw">pub</span> <span class="ident">csselr</span>: <span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
}

<span class="doccomment">/// DCB register block</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Dcb</span> {
    <span class="doccomment">/// Debug Halting Control and Status</span>
    <span class="kw">pub</span> <span class="ident">dhcsr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Debug Core Register Selector</span>
    <span class="kw">pub</span> <span class="ident">dcrsr</span>: <span class="ident">WO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Debug Core Register Data</span>
    <span class="kw">pub</span> <span class="ident">dcrdr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Debug Exception and Monitor Control</span>
    <span class="kw">pub</span> <span class="ident">demcr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
}

<span class="doccomment">/// DWT register block</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Dwt</span> {
    <span class="doccomment">/// Control</span>
    <span class="kw">pub</span> <span class="ident">ctrl</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Cycle Count</span>
    <span class="kw">pub</span> <span class="ident">cyccnt</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// CPI Count</span>
    <span class="kw">pub</span> <span class="ident">cpicnt</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Exception Overhead Count</span>
    <span class="kw">pub</span> <span class="ident">exccnt</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Sleep Count</span>
    <span class="kw">pub</span> <span class="ident">sleepcnt</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// LSU Count</span>
    <span class="kw">pub</span> <span class="ident">lsucnt</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Folded-instruction Count</span>
    <span class="kw">pub</span> <span class="ident">foldcnt</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Program Counter Sample</span>
    <span class="kw">pub</span> <span class="ident">pcsr</span>: <span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Comparators</span>
    <span class="kw">pub</span> <span class="ident">c</span>: [<span class="ident">Comparator</span>; <span class="number">16</span>],
    <span class="ident">reserved</span>: [<span class="ident">u32</span>; <span class="number">932</span>],
    <span class="doccomment">/// Lock Access</span>
    <span class="kw">pub</span> <span class="ident">lar</span>: <span class="ident">WO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Lock Status</span>
    <span class="kw">pub</span> <span class="ident">lsr</span>: <span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
}

<span class="doccomment">/// Comparator</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Comparator</span> {
    <span class="doccomment">/// Comparator</span>
    <span class="kw">pub</span> <span class="ident">comp</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Comparator Mask</span>
    <span class="kw">pub</span> <span class="ident">mask</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Comparator Function</span>
    <span class="kw">pub</span> <span class="ident">function</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">reserved</span>: <span class="ident">u32</span>,
}

<span class="doccomment">/// FPB register block</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Fpb</span> {
    <span class="doccomment">/// Control</span>
    <span class="kw">pub</span> <span class="ident">ctrl</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Remap</span>
    <span class="kw">pub</span> <span class="ident">remap</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Comparator</span>
    <span class="kw">pub</span> <span class="ident">comp</span>: [<span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">127</span>],
    <span class="ident">reserved</span>: [<span class="ident">u32</span>; <span class="number">875</span>],
    <span class="doccomment">/// Lock Access</span>
    <span class="kw">pub</span> <span class="ident">lar</span>: <span class="ident">WO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Lock Status</span>
    <span class="kw">pub</span> <span class="ident">lsr</span>: <span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
}

<span class="doccomment">/// FPU register block</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Fpu</span> {
    <span class="ident">reserved</span>: <span class="ident">u32</span>,
    <span class="doccomment">/// Floating Point Context Control</span>
    <span class="kw">pub</span> <span class="ident">fpccr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Floating Point Context Address</span>
    <span class="kw">pub</span> <span class="ident">fpcar</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Floating Point Default Status Control</span>
    <span class="kw">pub</span> <span class="ident">fpdscr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Media and FP Feature</span>
    <span class="kw">pub</span> <span class="ident">mvfr</span>: [<span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">3</span>],
}

<span class="doccomment">/// ITM register block</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Itm</span> {
    <span class="doccomment">/// Stimulus Port</span>
    <span class="kw">pub</span> <span class="ident">stim</span>: [<span class="ident">Stim</span>; <span class="number">256</span>],
    <span class="ident">reserved0</span>: [<span class="ident">u32</span>; <span class="number">640</span>],
    <span class="doccomment">/// Trace Enable</span>
    <span class="kw">pub</span> <span class="ident">ter</span>: [<span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">8</span>],
    <span class="ident">reserved1</span>: [<span class="ident">u32</span>; <span class="number">8</span>],
    <span class="doccomment">/// Trace Privilege</span>
    <span class="kw">pub</span> <span class="ident">tpr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">reserved2</span>: [<span class="ident">u32</span>; <span class="number">15</span>],
    <span class="doccomment">/// Trace Control</span>
    <span class="kw">pub</span> <span class="ident">tcr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">reserved3</span>: [<span class="ident">u32</span>; <span class="number">75</span>],
    <span class="doccomment">/// Lock Access</span>
    <span class="kw">pub</span> <span class="ident">lar</span>: <span class="ident">WO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Lock Status</span>
    <span class="kw">pub</span> <span class="ident">lsr</span>: <span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
}

<span class="doccomment">/// Stimulus Port</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Stim</span> {
    <span class="ident">register</span>: <span class="ident">UnsafeCell</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
}

<span class="kw">impl</span> <span class="ident">Stim</span> {
    <span class="doccomment">/// Writes an `u8` payload into the stimulus port</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write_u8</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">value</span>: <span class="ident">u8</span>) {
        <span class="kw">unsafe</span> { <span class="ident">ptr</span>::<span class="ident">write_volatile</span>(<span class="self">self</span>.<span class="ident">register</span>.<span class="ident">get</span>() <span class="kw">as</span> <span class="kw-2">*</span><span class="kw-2">mut</span> <span class="ident">u8</span>, <span class="ident">value</span>) }
    }

    <span class="doccomment">/// Writes an `u16` payload into the stimulus port</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write_u16</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">value</span>: <span class="ident">u16</span>) {
        <span class="kw">unsafe</span> { <span class="ident">ptr</span>::<span class="ident">write_volatile</span>(<span class="self">self</span>.<span class="ident">register</span>.<span class="ident">get</span>() <span class="kw">as</span> <span class="kw-2">*</span><span class="kw-2">mut</span> <span class="ident">u16</span>, <span class="ident">value</span>) }
    }

    <span class="doccomment">/// Writes an `u32` payload into the stimulus port</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write_u32</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">value</span>: <span class="ident">u32</span>) {
        <span class="kw">unsafe</span> { <span class="ident">ptr</span>::<span class="ident">write_volatile</span>(<span class="self">self</span>.<span class="ident">register</span>.<span class="ident">get</span>(), <span class="ident">value</span>) }
    }

    <span class="doccomment">/// Returns `true` if the stimulus port is ready to accept more data</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">is_fifo_ready</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-&gt;</span> <span class="ident">bool</span> {
        <span class="kw">unsafe</span> { <span class="ident">ptr</span>::<span class="ident">read_volatile</span>(<span class="self">self</span>.<span class="ident">register</span>.<span class="ident">get</span>()) <span class="op">==</span> <span class="number">1</span> }
    }
}

<span class="doccomment">/// MPU register block</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Mpu</span> {
    <span class="doccomment">/// Type</span>
    <span class="kw">pub</span> <span class="ident">_type</span>: <span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Control</span>
    <span class="kw">pub</span> <span class="ident">ctrl</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Region Number</span>
    <span class="kw">pub</span> <span class="ident">rnr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Region Base Address</span>
    <span class="kw">pub</span> <span class="ident">rbar</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Region Attribute and Size</span>
    <span class="kw">pub</span> <span class="ident">rasr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Alias 1 of RBAR</span>
    <span class="kw">pub</span> <span class="ident">rbar_a1</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Alias 1 of RSAR</span>
    <span class="kw">pub</span> <span class="ident">rsar_a1</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Alias 2 of RBAR</span>
    <span class="kw">pub</span> <span class="ident">rbar_a2</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Alias 2 of RSAR</span>
    <span class="kw">pub</span> <span class="ident">rsar_a2</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Alias 3 of RBAR</span>
    <span class="kw">pub</span> <span class="ident">rbar_a3</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Alias 3 of RSAR</span>
    <span class="kw">pub</span> <span class="ident">rsar_a3</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
}

<span class="doccomment">/// NVIC register block</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Nvic</span> {
    <span class="doccomment">/// Interrupt Set-Enable</span>
    <span class="kw">pub</span> <span class="ident">iser</span>: [<span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">8</span>],
    <span class="ident">reserved0</span>: [<span class="ident">u32</span>; <span class="number">24</span>],
    <span class="doccomment">/// Interrupt Clear-Enable</span>
    <span class="kw">pub</span> <span class="ident">icer</span>: [<span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">8</span>],
    <span class="ident">reserved1</span>: [<span class="ident">u32</span>; <span class="number">24</span>],
    <span class="doccomment">/// Interrupt Set-Pending</span>
    <span class="kw">pub</span> <span class="ident">ispr</span>: [<span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">8</span>],
    <span class="ident">reserved2</span>: [<span class="ident">u32</span>; <span class="number">24</span>],
    <span class="doccomment">/// Interrupt Clear-Pending</span>
    <span class="kw">pub</span> <span class="ident">icpr</span>: [<span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">8</span>],
    <span class="ident">reserved3</span>: [<span class="ident">u32</span>; <span class="number">24</span>],
    <span class="doccomment">/// Interrupt Active Bit</span>
    <span class="kw">pub</span> <span class="ident">iabr</span>: [<span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">8</span>],
    <span class="ident">reserved4</span>: [<span class="ident">u32</span>; <span class="number">56</span>],
    <span class="doccomment">/// Interrupt Priority</span>
    <span class="kw">pub</span> <span class="ident">ipr</span>: [<span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">240</span>],
}

<span class="kw">impl</span> <span class="ident">Nvic</span> {
    <span class="doccomment">/// Clears `interrupt`&#39;s pending state</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">clear_pending</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">interrupt</span>: <span class="ident">I</span>)
    <span class="kw">where</span>
        <span class="ident">I</span>: <span class="ident">Nr</span>,
    {
        <span class="kw">let</span> <span class="ident">nr</span> <span class="op">=</span> <span class="ident">interrupt</span>.<span class="ident">nr</span>();

        <span class="kw">unsafe</span> { <span class="self">self</span>.<span class="ident">icpr</span>[<span class="ident">usize</span>::<span class="ident">from</span>(<span class="ident">nr</span> <span class="op">/</span> <span class="number">32</span>)].<span class="ident">write</span>(<span class="number">1</span> <span class="op">&lt;&lt;</span> (<span class="ident">nr</span> <span class="op">%</span> <span class="number">32</span>)) }
    }

    <span class="doccomment">/// Disables `interrupt`</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">disable</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">interrupt</span>: <span class="ident">I</span>)
    <span class="kw">where</span>
        <span class="ident">I</span>: <span class="ident">Nr</span>,
    {
        <span class="kw">let</span> <span class="ident">nr</span> <span class="op">=</span> <span class="ident">interrupt</span>.<span class="ident">nr</span>();

        <span class="kw">unsafe</span> { <span class="self">self</span>.<span class="ident">icer</span>[<span class="ident">usize</span>::<span class="ident">from</span>(<span class="ident">nr</span> <span class="op">/</span> <span class="number">32</span>)].<span class="ident">write</span>(<span class="number">1</span> <span class="op">&lt;&lt;</span> (<span class="ident">nr</span> <span class="op">%</span> <span class="number">32</span>)) }
    }

    <span class="doccomment">/// Enables `interrupt`</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">enable</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">interrupt</span>: <span class="ident">I</span>)
    <span class="kw">where</span>
        <span class="ident">I</span>: <span class="ident">Nr</span>,
    {
        <span class="kw">let</span> <span class="ident">nr</span> <span class="op">=</span> <span class="ident">interrupt</span>.<span class="ident">nr</span>();

        <span class="kw">unsafe</span> { <span class="self">self</span>.<span class="ident">iser</span>[<span class="ident">usize</span>::<span class="ident">from</span>(<span class="ident">nr</span> <span class="op">/</span> <span class="number">32</span>)].<span class="ident">write</span>(<span class="number">1</span> <span class="op">&lt;&lt;</span> (<span class="ident">nr</span> <span class="op">%</span> <span class="number">32</span>)) }
    }

    <span class="doccomment">/// Gets the &quot;priority&quot; of `interrupt`</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// NOTE NVIC encodes priority in the highest bits of a byte so values like</span>
    <span class="doccomment">/// `1` and `2` have the same priority. Also for NVIC priorities, a lower</span>
    <span class="doccomment">/// value (e.g. `16`) has higher priority than a larger value (e.g. `32`).</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">get_priority</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">interrupt</span>: <span class="ident">I</span>) <span class="op">-&gt;</span> <span class="ident">u8</span>
    <span class="kw">where</span>
        <span class="ident">I</span>: <span class="ident">Nr</span>,
    {
        <span class="kw">let</span> <span class="ident">nr</span> <span class="op">=</span> <span class="ident">interrupt</span>.<span class="ident">nr</span>();

        <span class="self">self</span>.<span class="ident">ipr</span>[<span class="ident">usize</span>::<span class="ident">from</span>(<span class="ident">nr</span>)].<span class="ident">read</span>()
    }

    <span class="doccomment">/// Is `interrupt` active or pre-empted and stacked</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">is_active</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">interrupt</span>: <span class="ident">I</span>) <span class="op">-&gt;</span> <span class="ident">bool</span>
    <span class="kw">where</span>
        <span class="ident">I</span>: <span class="ident">Nr</span>,
    {
        <span class="kw">let</span> <span class="ident">nr</span> <span class="op">=</span> <span class="ident">interrupt</span>.<span class="ident">nr</span>();
        <span class="kw">let</span> <span class="ident">mask</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;&lt;</span> (<span class="ident">nr</span> <span class="op">%</span> <span class="number">32</span>);

        (<span class="self">self</span>.<span class="ident">iabr</span>[<span class="ident">usize</span>::<span class="ident">from</span>(<span class="ident">nr</span> <span class="op">/</span> <span class="number">32</span>)].<span class="ident">read</span>() <span class="op">&amp;</span> <span class="ident">mask</span>) <span class="op">==</span> <span class="ident">mask</span>
    }

    <span class="doccomment">/// Checks if `interrupt` is enabled</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">is_enabled</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">interrupt</span>: <span class="ident">I</span>) <span class="op">-&gt;</span> <span class="ident">bool</span>
    <span class="kw">where</span>
        <span class="ident">I</span>: <span class="ident">Nr</span>,
    {
        <span class="kw">let</span> <span class="ident">nr</span> <span class="op">=</span> <span class="ident">interrupt</span>.<span class="ident">nr</span>();
        <span class="kw">let</span> <span class="ident">mask</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;&lt;</span> (<span class="ident">nr</span> <span class="op">%</span> <span class="number">32</span>);

        (<span class="self">self</span>.<span class="ident">iser</span>[<span class="ident">usize</span>::<span class="ident">from</span>(<span class="ident">nr</span> <span class="op">/</span> <span class="number">32</span>)].<span class="ident">read</span>() <span class="op">&amp;</span> <span class="ident">mask</span>) <span class="op">==</span> <span class="ident">mask</span>
    }

    <span class="doccomment">/// Checks if `interrupt` is pending</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">is_pending</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">interrupt</span>: <span class="ident">I</span>) <span class="op">-&gt;</span> <span class="ident">bool</span>
    <span class="kw">where</span>
        <span class="ident">I</span>: <span class="ident">Nr</span>,
    {
        <span class="kw">let</span> <span class="ident">nr</span> <span class="op">=</span> <span class="ident">interrupt</span>.<span class="ident">nr</span>();
        <span class="kw">let</span> <span class="ident">mask</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;&lt;</span> (<span class="ident">nr</span> <span class="op">%</span> <span class="number">32</span>);

        (<span class="self">self</span>.<span class="ident">ispr</span>[<span class="ident">usize</span>::<span class="ident">from</span>(<span class="ident">nr</span> <span class="op">/</span> <span class="number">32</span>)].<span class="ident">read</span>() <span class="op">&amp;</span> <span class="ident">mask</span>) <span class="op">==</span> <span class="ident">mask</span>
    }

    <span class="doccomment">/// Forces `interrupt` into pending state</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_pending</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">interrupt</span>: <span class="ident">I</span>)
    <span class="kw">where</span>
        <span class="ident">I</span>: <span class="ident">Nr</span>,
    {
        <span class="kw">let</span> <span class="ident">nr</span> <span class="op">=</span> <span class="ident">interrupt</span>.<span class="ident">nr</span>();

        <span class="kw">unsafe</span> { <span class="self">self</span>.<span class="ident">ispr</span>[<span class="ident">usize</span>::<span class="ident">from</span>(<span class="ident">nr</span> <span class="op">/</span> <span class="number">32</span>)].<span class="ident">write</span>(<span class="number">1</span> <span class="op">&lt;&lt;</span> (<span class="ident">nr</span> <span class="op">%</span> <span class="number">32</span>)) }
    }

    <span class="doccomment">/// Sets the &quot;priority&quot; of `interrupt` to `prio`</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// NOTE See `get_priority` method for an explanation of how NVIC priorities</span>
    <span class="doccomment">/// work.</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_priority</span><span class="op">&lt;</span><span class="ident">I</span><span class="op">&gt;</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">interrupt</span>: <span class="ident">I</span>, <span class="ident">prio</span>: <span class="ident">u8</span>)
    <span class="kw">where</span>
        <span class="ident">I</span>: <span class="ident">Nr</span>,
    {
        <span class="kw">let</span> <span class="ident">nr</span> <span class="op">=</span> <span class="ident">interrupt</span>.<span class="ident">nr</span>();

        <span class="self">self</span>.<span class="ident">ipr</span>[<span class="ident">usize</span>::<span class="ident">from</span>(<span class="ident">nr</span>)].<span class="ident">write</span>(<span class="ident">prio</span>)
    }
}

<span class="doccomment">/// SCB register block</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Scb</span> {
    <span class="doccomment">/// Interrupt Control and State</span>
    <span class="kw">pub</span> <span class="ident">icsr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Vector Table Offset</span>
    <span class="kw">pub</span> <span class="ident">vtor</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Application Interrupt and Reset Control</span>
    <span class="kw">pub</span> <span class="ident">aircr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// System Control</span>
    <span class="kw">pub</span> <span class="ident">scr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Configuration and Control</span>
    <span class="kw">pub</span> <span class="ident">ccr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// System Handler Priority</span>
    <span class="kw">pub</span> <span class="ident">shpr</span>: [<span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">12</span>],
    <span class="doccomment">/// System Handler Control and State</span>
    <span class="kw">pub</span> <span class="ident">shpcrs</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Configurable Fault Status</span>
    <span class="kw">pub</span> <span class="ident">cfsr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// HardFault Status</span>
    <span class="kw">pub</span> <span class="ident">hfsr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Debug Fault Status</span>
    <span class="kw">pub</span> <span class="ident">dfsr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// MemManage Fault Address</span>
    <span class="kw">pub</span> <span class="ident">mmar</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// BusFault Address</span>
    <span class="kw">pub</span> <span class="ident">bfar</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Auxiliary Fault Status</span>
    <span class="kw">pub</span> <span class="ident">afsr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">reserved</span>: [<span class="ident">u32</span>; <span class="number">18</span>],
    <span class="doccomment">/// Coprocessor Access Control</span>
    <span class="kw">pub</span> <span class="ident">cpacr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
}

<span class="doccomment">/// SysTick register block</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Syst</span> {
    <span class="doccomment">/// Control and Status</span>
    <span class="kw">pub</span> <span class="ident">csr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Reload Value</span>
    <span class="kw">pub</span> <span class="ident">rvr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Current Value</span>
    <span class="kw">pub</span> <span class="ident">cvr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Calibration Value</span>
    <span class="kw">pub</span> <span class="ident">calib</span>: <span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
}

<span class="doccomment">/// TPIU register block</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Tpiu</span> {
    <span class="doccomment">/// Supported Parallel Port Sizes</span>
    <span class="kw">pub</span> <span class="ident">sspsr</span>: <span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Current Parallel Port Size</span>
    <span class="kw">pub</span> <span class="ident">cspsr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">reserved0</span>: [<span class="ident">u32</span>; <span class="number">2</span>],
    <span class="doccomment">/// Asynchronous Clock Prescaler</span>
    <span class="kw">pub</span> <span class="ident">acpr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">reserved1</span>: [<span class="ident">u32</span>; <span class="number">55</span>],
    <span class="doccomment">/// Selected Pin Control</span>
    <span class="kw">pub</span> <span class="ident">sppr</span>: <span class="ident">RW</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">reserved2</span>: [<span class="ident">u32</span>; <span class="number">943</span>],
    <span class="doccomment">/// Lock Access</span>
    <span class="kw">pub</span> <span class="ident">lar</span>: <span class="ident">WO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Lock Status</span>
    <span class="kw">pub</span> <span class="ident">lsr</span>: <span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    <span class="ident">reserved3</span>: [<span class="ident">u32</span>; <span class="number">4</span>],
    <span class="doccomment">/// TPIU Type</span>
    <span class="kw">pub</span> <span class="ident">_type</span>: <span class="ident">RO</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
}
</pre>
</section>
    <section id='search' class="content hidden"></section>

    <section class="footer"></section>

    <aside id="help" class="hidden">
        <div>
            <h1 class="hidden">Help</h1>

            <div class="shortcuts">
                <h2>Keyboard Shortcuts</h2>

                <dl>
                    <dt>?</dt>
                    <dd>Show this help dialog</dd>
                    <dt>S</dt>
                    <dd>Focus the search field</dd>
                    <dt>&larrb;</dt>
                    <dd>Move up in search results</dd>
                    <dt>&rarrb;</dt>
                    <dd>Move down in search results</dd>
                    <dt>&#9166;</dt>
                    <dd>Go to active search result</dd>
                    <dt>+</dt>
                    <dd>Collapse/expand all sections</dd>
                </dl>
            </div>

            <div class="infos">
                <h2>Search Tricks</h2>

                <p>
                    Prefix searches with a type followed by a colon (e.g.
                    <code>fn:</code>) to restrict the search to a given type.
                </p>

                <p>
                    Accepted types are: <code>fn</code>, <code>mod</code>,
                    <code>struct</code>, <code>enum</code>,
                    <code>trait</code>, <code>type</code>, <code>macro</code>,
                    and <code>const</code>.
                </p>

                <p>
                    Search functions by type signature (e.g.
                    <code>vec -> usize</code> or <code>* -> vec</code>)
                </p>
            </div>
        </div>
    </aside>

    

    <script>
        window.rootPath = "../../../";
        window.currentCrate = "cortex_m";
    </script>
    <script src="../../../main.js"></script>
    <script defer src="../../../search-index.js"></script>
</body>
</html>