

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
0 instances converted, 57 sequential instances remain driven by gated/generated clocks

============================================================================================================== Gated/Generated Clocks ==============================================================================================================
Clock Tree ID     Driving Element                       Drive Element Type     Fanout     Sample Instance                             Explanation                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       config_sccb_0.sccb_clk_0.sccb_clk     SLE                    37         config_sccb_0.coresccb_0.count_delay[3]     No generated or derived clock directive on output of sequential instance                                      
@K:CKID0002       FCCC_C0_0.FCCC_C0_0.CCC_INST          CCC                    20         config_sccb_0.sub_addr[3]                   Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

