<map id="lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h" name="lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h">
<area shape="rect" id="node1" title=" " alt="" coords="3265,5,3520,47"/>
<area shape="rect" id="node2" href="$AMDGPUArgumentUsageInfo_8cpp.html" title=" " alt="" coords="1789,363,2044,404"/>
<area shape="rect" id="node3" href="$AMDGPULegalizerInfo_8h.html" title="This file declares the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="66,184,317,225"/>
<area shape="rect" id="node9" href="$SIISelLowering_8h.html" title="SI DAG Lowering interface definition." alt="" coords="4349,95,4527,136"/>
<area shape="rect" id="node48" href="$SIMachineFunctionInfo_8h.html" title=" " alt="" coords="7775,184,7978,225"/>
<area shape="rect" id="node4" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="4327,363,4549,404"/>
<area shape="rect" id="node5" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="4573,363,4823,404"/>
<area shape="rect" id="node6" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="149,273,375,315"/>
<area shape="rect" id="node7" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="400,273,623,315"/>
<area shape="rect" id="node8" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="4024,370,4303,397"/>
<area shape="rect" id="node10" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="4319,191,4557,218"/>
<area shape="rect" id="node27" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="9272,363,9449,404"/>
<area shape="rect" id="node11" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="3782,273,4033,315"/>
<area shape="rect" id="node12" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="5025,273,5251,315"/>
<area shape="rect" id="node13" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="4057,273,4296,315"/>
<area shape="rect" id="node14" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="5275,273,5556,315"/>
<area shape="rect" id="node15" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="647,273,869,315"/>
<area shape="rect" id="node16" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="5580,273,5803,315"/>
<area shape="rect" id="node17" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="893,273,1109,315"/>
<area shape="rect" id="node18" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="1133,273,1367,315"/>
<area shape="rect" id="node19" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="1391,273,1639,315"/>
<area shape="rect" id="node20" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="5827,281,6131,307"/>
<area shape="rect" id="node21" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="1663,273,1911,315"/>
<area shape="rect" id="node22" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="6156,273,6403,315"/>
<area shape="rect" id="node23" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="4321,273,4555,315"/>
<area shape="rect" id="node29" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="1935,281,2210,307"/>
<area shape="rect" id="node30" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="2235,273,2449,315"/>
<area shape="rect" id="node31" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="6427,281,6705,307"/>
<area shape="rect" id="node32" href="$GCNRegBankReassign_8cpp.html" title="Try to reassign registers on GFX10+ to reduce register bank conflicts." alt="" coords="6730,273,6925,315"/>
<area shape="rect" id="node33" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="4579,273,4774,315"/>
<area shape="rect" id="node35" href="$SIAddIMGInit_8cpp.html" title="Any MIMG instructions that use tfe or lwe require an initialization of the result register that will ..." alt="" coords="2473,281,2717,307"/>
<area shape="rect" id="node36" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics." alt="" coords="2741,273,2948,315"/>
<area shape="rect" id="node37" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="2973,281,3247,307"/>
<area shape="rect" id="node38" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies." alt="" coords="3272,281,3545,307"/>
<area shape="rect" id="node39" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="6949,273,7127,315"/>
<area shape="rect" id="node40" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="7152,273,7343,315"/>
<area shape="rect" id="node41" href="$SIInsertHardClauses_8cpp.html" title="Insert s_clause instructions to form hard clauses." alt="" coords="3569,273,3757,315"/>
<area shape="rect" id="node42" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="7367,273,7555,315"/>
<area shape="rect" id="node43" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="7579,273,7759,315"/>
<area shape="rect" id="node44" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="7783,273,7971,315"/>
<area shape="rect" id="node45" href="$SIPreAllocateWWMRegs_8cpp.html" title="Pass to pre&#45;allocated WWM registers." alt="" coords="7995,273,8217,315"/>
<area shape="rect" id="node46" href="$SIPreEmitPeephole_8cpp.html" title="This pass performs the peephole optimizations before code emission." alt="" coords="8241,273,8443,315"/>
<area shape="rect" id="node47" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class." alt="" coords="4798,273,5001,315"/>
<area shape="rect" id="node24" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="4948,363,5208,404"/>
<area shape="rect" id="node25" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="6831,363,7053,404"/>
<area shape="rect" id="node26" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="7878,363,8113,404"/>
<area shape="rect" id="node28" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="8537,363,8739,404"/>
<area shape="rect" id="node34" href="$SIFormMemoryClauses_8cpp.html" title="This pass creates bundles of SMEM and VMEM instructions forming memory clauses if XNACK is enabled." alt="" coords="8963,363,9147,404"/>
<area shape="rect" id="node49" href="$GCNIterativeScheduler_8cpp.html" title="This file implements the class GCNIterativeScheduler." alt="" coords="8620,273,8837,315"/>
<area shape="rect" id="node50" href="$GCNSchedStrategy_8cpp.html" title="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware." alt="" coords="8862,273,9070,315"/>
</map>
