# Simulation artifacts
generated_alu_tb/sim/work/
generated_alu_tb/sim/vsim.wlf
generated_execute_tb/sim/work/
generated_execute_tb/sim/vsim.wlf
generated_execute_tb/sim/transcript
generated_execute_tb/sim/certe_dump.xml

# RISC-V-main generated artifacts
RISC-V-main/sim/work/
RISC-V-main/sim/logs/
RISC-V-main/sim/vsim.wlf
RISC-V-main/sim/transcript
RISC-V-main/ref_code/work/
RISC-V-main/ref_code/logs/
RISC-V-main/ref_code/vsim.wlf
RISC-V-main/work/
RISC-V-main/transcript
