START TIME:	0
benchfile name: cisc_decoder
ABC command line: "read_bench cisc_decoder.bench; write_verilog cisc_decoder.v".

CREATING FOLDERS
ATALANTA START
i:	i:	i:	i:	i:	i:	i:	512i:	i:	i:	i:	i:	i:	i:	18i:	19
i:	i:	i:	i:	i:	i:	34i:	i:	11
i:	15

17

i:	i:	
27
8i:	

12
7016
10i:	25
23i:	i:	29212830


26

22

24

9
31



i:	i:	1462013




timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link18/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link18/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link18/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link19/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link19/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link19/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link3/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link3/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link3/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link8/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link8/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link8/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link29/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link29/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link29/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link31/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link31/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link31/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link15/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link15/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link15/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link9/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link9/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link9/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link5/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link5/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link5/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link27/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link27/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link27/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link20/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link20/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link20/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link17/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link17/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link17/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link10/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link10/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link10/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link22/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link22/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link22/log 


timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link21/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link21/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link21/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link4/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link4/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link4/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link7/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link7/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link7/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link13/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link13/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link13/log 


timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link25/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link25/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link25/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link26/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link26/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link26/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link30/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link30/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link30/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link14/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link14/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link14/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link24/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link24/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link24/log 


timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link11/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link11/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link11/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link2/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link2/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link2/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link23/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link23/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link23/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link6/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link6/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link6/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link0/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link0/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link0/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link28/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link28/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link28/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link12/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link12/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link12/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link1/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link1/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link1/log i:	32


timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link16/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link16/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link16/log 


i:	
i:	i:	i:	33
i:	36
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link32/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link32/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link32/log 
37
35
i:	34
i:	39
40
i:	i:	41

38
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link36/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link36/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link36/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link33/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link33/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link33/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link37/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link37/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link37/log i:	
42

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link35/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link35/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link35/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link39/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link39/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link39/log i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link34/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link34/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link34/log 44


i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link38/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link38/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link38/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link40/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link40/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link40/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link41/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link41/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link41/log i:	
i:	43

i:	4645
47

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link42/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link42/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link42/log 
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link44/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link44/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link44/log 
48
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link47/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link47/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link47/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link43/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link43/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link43/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link46/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link46/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link46/log i:	
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link45/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link45/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link45/log 
50
49
i:	51
i:	52
i:	53
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link48/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link48/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link48/log 
i:	54
i:	i:	55
56
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link52/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link52/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link52/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link49/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link49/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link49/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link50/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link50/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link50/log i:	

57

i:	58timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link51/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link51/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link51/log 

i:	i:	60
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link56/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link56/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link56/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link54/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link54/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link54/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link53/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link53/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link53/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link55/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link55/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link55/log i:	i:	i:	i:	
i:	64i:	61
66
62
i:	
i:	6763
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link58/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link58/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link58/log 
59
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link66/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link66/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link66/log i:	
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link57/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link57/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link57/log 
i:	
72timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link62/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link62/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link62/log 
68
65i:	
70
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link64/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link64/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link64/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link60/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link60/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link60/log i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link59/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link59/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link59/log 
i:	7371

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link67/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link67/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link67/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link68/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link68/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link68/log 69
i:	
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link70/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link70/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link70/log 
76i:	75
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link61/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link61/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link61/log 
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link63/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link63/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link63/log 78

i:	79
74
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link69/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link69/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link69/log i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link72/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link72/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link72/log 




timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link73/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link73/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link73/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link75/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link75/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link75/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link71/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link71/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link71/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link74/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link74/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link74/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link79/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link79/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link79/log i:	

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link78/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link78/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link78/log 77
i:	81

i:	8083
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link76/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link76/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link76/log 


i:	
i:	8285
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link65/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link65/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link65/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link77/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link77/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link77/log 


timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link81/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link81/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link81/log 
i:	84i:	i:	88

86
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link85/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link85/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link85/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link83/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link83/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link83/log 
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link82/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link82/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link82/log i:	

90
89
i:	92
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link84/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link84/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link84/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link88/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link88/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link88/log 
87

i:	91timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link80/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link80/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link80/log 93
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link86/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link86/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link86/log 
i:	

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link90/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link90/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link90/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link92/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link92/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link92/log i:	96
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link89/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link89/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link89/log 
94
i:	i:	97
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link87/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link87/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link87/log 


95
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link93/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link93/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link93/log 
98
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link97/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link97/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link97/log i:	99timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link91/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link91/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link91/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link96/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link96/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link96/log 


timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link94/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link94/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link94/log i:	

100i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link95/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link95/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link95/log 101


i:	102
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link98/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link98/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link98/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link99/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link99/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link99/log i:	103i:	


104
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link101/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link101/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link101/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link100/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link100/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link100/log 
i:	105
i:	106
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link102/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link102/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link102/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link103/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link103/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link103/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link104/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link104/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link104/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link105/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link105/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link105/log 
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link106/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link106/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link106/log 107

i:	108
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link107/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link107/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link107/log 
i:	109
i:	i:	110
111
i:	112
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link108/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link108/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link108/log 
i:	113
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link109/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link109/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link109/log i:	
114
i:	115
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link110/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link110/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link110/log i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link111/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link111/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link111/log 116


timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link112/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link112/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link112/log 
i:	117
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link113/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link113/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link113/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link115/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link115/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link115/log 
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link114/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link114/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link114/log 118

i:	119
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link117/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link117/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link117/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link116/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link116/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link116/log 
i:	120
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link118/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link118/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link118/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link119/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link119/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link119/log 
i:	121
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link120/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link120/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link120/log i:	122

i:	123
i:	124
i:	125
i:	126
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link121/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link121/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link121/log 
i:	127
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link122/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link122/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link122/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link123/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link123/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link123/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link124/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link124/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link124/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link126/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link126/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link126/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link125/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link125/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link125/log 
i:	128
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link127/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link127/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link127/log 
i:	129
i:	130
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link128/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link128/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link128/log 
i:	131
i:	132
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link129/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link129/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link129/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link130/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link130/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link130/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link131/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link131/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link131/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link132/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link132/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link132/log 
i:	133
i:	134
i:	135
i:	i:	136
137
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link133/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link133/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link133/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link134/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link134/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link134/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link135/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link135/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link135/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link136/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link136/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link136/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link137/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link137/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link137/log 
i:	138
i:	139
i:	140
i:	141
i:	142
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link138/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link138/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link138/log 
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link139/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link139/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link139/log i:	
144
143
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link140/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link140/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link140/log 145

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link142/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link142/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link142/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link141/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link141/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link141/log 
i:	146
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link144/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link144/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link144/log i:	
147
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link143/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link143/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link143/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link145/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link145/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link145/log 

i:	148
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link146/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link146/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link146/log 149

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link147/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link147/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link147/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link149/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link149/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link149/log 
i:	150
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link148/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link148/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link148/log 
i:	151
i:	i:	152153

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link150/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link150/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link150/log 
i:	154
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link151/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link151/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link151/log 
i:	i:	155156

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link153/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link153/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link153/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link152/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link152/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link152/log 

i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link154/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link154/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link154/log i:	
157
i:	159
158
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link155/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link155/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link155/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link156/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link156/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link156/log 
i:	160
i:	161
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link158/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link158/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link158/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link157/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link157/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link157/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link159/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link159/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link159/log 
i:	162
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link161/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link161/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link161/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link160/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link160/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link160/log 

i:	163
i:	164
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link162/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link162/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link162/log 165

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link163/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link163/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link163/log 
i:	166
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link164/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link164/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link164/log 
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link165/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link165/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link165/log 167

i:	168
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link166/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link166/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link166/log 
i:	169
i:	170
i:	171
i:	172
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link168/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link168/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link168/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link167/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link167/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link167/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link169/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link169/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link169/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link170/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link170/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link170/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link171/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link171/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link171/log 
i:	173
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link172/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link172/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link172/log 
i:	174
i:	175
i:	176
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link174/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link174/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link174/log 
i:	177
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link175/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link175/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link175/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link173/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link173/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link173/log 
i:	178
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link176/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link176/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link176/log 
i:	179
i:	180
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link177/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link177/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link177/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link178/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link178/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link178/log 
i:	181
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link179/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link179/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link179/log 
i:	182
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link180/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link180/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link180/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link181/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link181/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link181/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link182/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link182/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link182/log 
i:	183
i:	184
i:	185
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link183/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link183/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link183/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link184/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link184/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link184/log 
i:	i:	186
187
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link185/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link185/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link185/log 
i:	188
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link187/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link187/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link187/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link186/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link186/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link186/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link188/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link188/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link188/log 
i:	189
i:	190
i:	191
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link189/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link189/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link189/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link190/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link190/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link190/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link191/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link191/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link191/log 
i:	192
i:	193
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link192/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link192/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link192/log 
i:	194
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link193/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link193/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link193/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link194/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link194/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link194/log 
i:	195
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link195/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link195/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link195/log 
i:	196
i:	197
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link196/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link196/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link196/log 
i:	198
i:	199
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link197/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link197/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link197/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link198/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link198/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link198/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link199/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link199/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link199/log 
i:	200
i:	201
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link200/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link200/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link200/log 
i:	202
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link201/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link201/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link201/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link202/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link202/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link202/log 
i:	203
i:	204
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link203/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link203/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link203/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link204/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link204/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link204/log 
i:	205
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link205/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link205/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link205/log 
i:	206
i:	207
i:	208
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link206/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link206/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link206/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link207/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link207/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link207/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link208/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link208/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link208/log 
i:	209
i:	210
i:	211
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link209/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link209/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link209/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link210/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link210/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link210/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link211/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link211/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link211/log i:	
212i:	
213
i:	214
i:	215
i:	216
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link212/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link212/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link212/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link213/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link213/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link213/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link214/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link214/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link214/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link215/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link215/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link215/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link216/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link216/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link216/log 
i:	217
i:	218
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link217/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link217/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link217/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link218/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link218/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link218/log 
i:	219
i:	220
i:	221
i:	222
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link219/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link219/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link219/log 
223
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link220/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link220/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link220/log i:	
i:	225224

i:	i:	226
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link222/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link222/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link222/log 
227
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link221/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link221/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link221/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link223/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link223/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link223/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link225/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link225/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link225/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link224/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link224/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link224/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link226/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link226/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link226/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link227/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link227/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link227/log 
i:	228
i:	229
i:	230
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link228/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link228/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link228/log 
i:	231
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link229/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link229/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link229/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link230/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link230/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link230/log i:	
232
i:	233
i:	234
i:	235
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link231/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link231/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link231/log 
i:	236
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link232/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link232/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link232/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link233/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link233/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link233/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link234/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link234/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link234/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link235/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link235/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link235/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link236/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link236/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link236/log 
i:	237
i:	238
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link237/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link237/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link237/log 
i:	239
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link238/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link238/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link238/log 
i:	240
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link239/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link239/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link239/log 
i:	241
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link240/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link240/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link240/log 
i:	242
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link241/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link241/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link241/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link242/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link242/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link242/log 
i:	243
i:	244
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link243/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link243/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link243/log 
i:	245
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link244/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link244/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link244/log 
i:	246
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link245/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link245/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link245/log 
i:	247
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link246/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link246/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link246/log 
i:	248
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link247/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link247/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link247/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link248/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link248/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link248/log 
i:	249
i:	250
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link249/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link249/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link249/log 
i:	251
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link250/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link250/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link250/log 
i:	252
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link251/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link251/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link251/log 
i:	253
i:	254
i:	255
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link252/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link252/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link252/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link253/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link253/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link253/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link254/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link254/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link254/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link255/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link255/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link255/log 
i:	256
i:	257
i:	258
i:	259
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link256/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link256/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link256/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link257/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link257/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link257/log 
i:	260
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link258/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link258/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link258/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link259/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link259/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link259/log 
i:	261
i:	262
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link260/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link260/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link260/log i:	
263
i:	264
i:	265
i:	266
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link261/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link261/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link261/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link262/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link262/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link262/log 
i:	267
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link263/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link263/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link263/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link264/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link264/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link264/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link265/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link265/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link265/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link266/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link266/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link266/log 
i:	268
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link267/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link267/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link267/log 
i:	269
i:	270
i:	271
i:	i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link268/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link268/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link268/log 
272273

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link269/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link269/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link269/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link270/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link270/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link270/log 
i:	274
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link272/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link272/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link272/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link273/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link273/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link273/log 

i:	i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link271/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link271/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link271/log 276275


i:	277
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link274/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link274/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link274/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link277/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link277/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link277/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link276/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link276/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link276/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link275/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link275/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link275/log 

i:	278
i:	279
i:	280
i:	281
i:	282
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link278/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link278/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link278/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link279/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link279/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link279/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link280/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link280/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link280/log i:	
283
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link281/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link281/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link281/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link282/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link282/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link282/log 
i:	284
i:	285
i:	i:	i:	286287
288

i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link283/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link283/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link283/log 289

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link284/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link284/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link284/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link285/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link285/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link285/log 
i:	290
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link286/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link286/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link286/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link287/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link287/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link287/log 
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link289/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link289/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link289/log 
291
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link288/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link288/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link288/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link290/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link290/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link290/log 
i:	292
i:	293
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link291/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link291/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link291/log 
i:	294
i:	295timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link292/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link292/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link292/log 

i:	i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link293/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link293/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link293/log 297296


i:	i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link294/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link294/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link294/log 299298


i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link295/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link295/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link295/log 300

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link296/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link296/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link296/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link297/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link297/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link297/log 
i:	301
i:	302
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link298/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link298/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link298/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link299/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link299/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link299/log 

i:	303
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link300/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link300/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link300/log 
i:	i:	305
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link301/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link301/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link301/log 
304
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link302/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link302/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link302/log 
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link303/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link303/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link303/log 306

i:	307
i:	308
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link305/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link305/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link305/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link304/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link304/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link304/log 
i:	309
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link306/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link306/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link306/log 
i:	i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link307/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link307/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link307/log 311

310
i:	i:	312
313
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link308/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link308/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link308/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link309/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link309/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link309/log i:	
314
i:	i:	315
316
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link311/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link311/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link311/log i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link310/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link310/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link310/log 
317

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link313/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link313/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link313/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link312/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link312/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link312/log 
i:	318
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link314/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link314/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link314/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link315/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link315/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link315/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link316/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link316/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link316/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link317/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link317/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link317/log 
i:	i:	319
320
i:	321
i:	322
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link318/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link318/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link318/log i:	
323
i:	i:	324
325
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link319/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link319/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link319/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link321/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link321/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link321/log i:	

326
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link322/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link322/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link322/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link320/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link320/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link320/log 

i:	327
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link324/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link324/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link324/log 
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link323/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link323/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link323/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link325/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link325/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link325/log 328

i:	329
i:	330
i:	331
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link327/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link327/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link327/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link326/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link326/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link326/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link329/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link329/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link329/log 
i:	i:	332
333
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link330/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link330/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link330/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link328/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link328/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link328/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link331/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link331/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link331/log 

i:	334
i:	i:	335336

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link332/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link332/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link332/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link333/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link333/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link333/log 
i:	337
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link334/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link334/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link334/log 
i:	338
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link335/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link335/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link335/log 
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link336/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link336/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link336/log 339

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link337/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link337/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link337/log i:	
340
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link338/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link338/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link338/log 
i:	341
i:	342
i:	i:	343
344
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link339/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link339/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link339/log i:	
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link340/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link340/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link340/log 
345
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link341/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link341/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link341/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link342/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link342/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link342/log 
346
i:	
347
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link344/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link344/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link344/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link343/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link343/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link343/log 

i:	348
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link345/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link345/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link345/log 349

i:	i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link346/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link346/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link346/log 350

i:	351
352
i:	i:	353
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link348/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link348/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link348/log 
i:	354355

i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link347/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link347/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link347/log 356

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link349/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link349/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link349/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link352/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link352/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link352/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link350/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link350/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link350/log 
i:	i:	358357

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link351/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link351/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link351/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link353/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link353/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link353/log i:	
360
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link355/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link355/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link355/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link354/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link354/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link354/log i:	i:	362361

i:	359

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link358/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link358/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link358/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link357/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link357/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link357/log i:	

i:	364
363
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link356/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link356/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link356/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link360/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link360/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link360/log 
i:	365
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link361/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link361/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link361/log i:	
366
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link362/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link362/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link362/log 
i:	i:	368
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link359/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link359/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link359/log 367
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link364/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link364/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link364/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link363/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link363/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link363/log 
i:	369timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link365/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link365/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link365/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link366/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link366/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link366/log 


i:	370
i:	371
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link368/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link368/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link368/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link367/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link367/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link367/log 
i:	372
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link369/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link369/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link369/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link370/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link370/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link370/log i:	373

i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link371/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link371/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link371/log 374

i:	i:	376
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link372/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link372/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link372/log i:	
377
375
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link373/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link373/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link373/log i:	i:	i:	i:	
i:	i:	378i:	384380

383379
381

382

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link374/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link374/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link374/log 
i:	385
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link376/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link376/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link376/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link375/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link375/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link375/log 
i:	386

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link377/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link377/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link377/log i:	
387timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link383/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link383/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link383/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link380/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link380/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link380/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link382/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link382/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link382/log i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link379/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link379/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link379/log 
388


timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link378/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link378/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link378/log i:	
389timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link381/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link381/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link381/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link386/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link386/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link386/log 



timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link384/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link384/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link384/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link387/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link387/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link387/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link385/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link385/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link385/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link388/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link388/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link388/log 

i:	392
i:	
390
i:	i:	391393

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link389/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link389/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link389/log i:	
394
i:	i:	395
396
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link393/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link393/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link393/log i:	
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link392/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link392/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link392/log 
397
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link390/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link390/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link390/log i:	
398
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link391/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link391/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link391/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link394/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link394/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link394/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link396/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link396/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link396/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link395/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link395/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link395/log i:	i:	402

i:	400
399
401

i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link398/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link398/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link398/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link397/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link397/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link397/log 
i:	404
403
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link402/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link402/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link402/log i:	
405
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link400/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link400/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link400/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link401/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link401/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link401/log i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link399/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link399/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link399/log 
408
i:	
i:	407
406
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link404/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link404/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link404/log 
i:	i:	409410412i:	


411
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link405/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link405/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link405/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link403/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link403/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link403/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link408/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link408/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link408/log 
i:	413i:	
414
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link407/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link407/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link407/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link406/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link406/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link406/log i:	i:	i:	
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link411/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link411/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link411/log 

416
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link410/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link410/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link410/log i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link412/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link412/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link412/log 
i:	421
i:	419timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link409/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link409/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link409/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link413/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link413/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link413/log 
i:	418
417
i:	i:	423


415

i:	420
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link416/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link416/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link416/log 
i:	425
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link414/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link414/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link414/log i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link423/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link423/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link423/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link421/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link421/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link421/log 

i:	426
424
i:	428
427
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link415/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link415/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link415/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link418/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link418/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link418/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link417/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link417/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link417/log 
i:	i:	431
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link419/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link419/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link419/log 

i:	429
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link425/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link425/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link425/log 

430timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link426/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link426/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link426/log i:	433
432
422
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link424/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link424/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link424/log i:	434

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link420/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link420/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link420/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link428/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link428/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link428/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link429/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link429/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link429/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link427/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link427/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link427/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link431/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link431/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link431/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link432/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link432/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link432/log i:	
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link433/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link433/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link433/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link434/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link434/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link434/log i:	436

435
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link422/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link422/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link422/log i:	


i:	440
i:	i:	i:	i:	442
i:	441
443

437444timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link435/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link435/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link435/log 

439i:	
i:	447

i:	i:	i:	446448

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link436/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link436/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link436/log 438timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link442/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link442/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link442/log 

i:	
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link441/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link441/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link441/log 
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link448/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link448/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link448/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link443/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link443/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link443/log i:	453
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link430/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link430/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link430/log i:	452

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link440/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link440/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link440/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link447/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link447/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link447/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link437/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link437/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link437/log 450
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link444/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link444/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link444/log 

445451
i:	
449
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link446/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link446/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link446/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link452/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link452/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link452/log 


i:	
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link439/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link439/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link439/log i:	454
455
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link453/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link453/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link453/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link451/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link451/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link451/log 

i:	i:	i:	459
457
i:	456
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link450/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link450/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link450/log 


timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link454/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link454/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link454/log 
i:	458
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link455/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link455/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link455/log 460

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link459/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link459/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link459/log i:	
463i:	461i:	i:	i:	464466
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link445/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link445/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link445/log 
i:	465timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link456/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link456/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link456/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link449/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link449/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link449/log 

i:	467




timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link460/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link460/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link460/log i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link458/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link458/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link458/log 
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link457/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link457/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link457/log 
470


462
i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link461/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link461/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link461/log 469468
i:	473
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link467/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link467/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link467/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link466/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link466/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link466/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link463/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link463/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link463/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link438/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link438/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link438/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link468/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link468/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link468/log 
i:	475471timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link473/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link473/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link473/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link462/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link462/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link462/log 
i:	i:	timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link465/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link465/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link465/log 
i:	474
i:	
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link470/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link470/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link470/log i:	479
i:	477
478

472

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link469/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link469/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link469/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link464/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link464/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link464/log 476

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link471/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link471/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link471/log 

timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link475/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link475/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link475/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link478/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link478/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link478/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link477/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link477/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link477/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link472/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link472/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link472/log 
timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link476/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link476/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link476/log timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link479/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link479/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link479/log 


timeout 10 atalanta -A -f /home/projects/aspdac18/Results/cisc_decoder/path_link474/fault.flt -t /home/projects/aspdac18/Results/cisc_decoder/path_link474/patterns.pat /home/projects/aspdac18/files/benchfiles/cisc_decoder.bench > /home/projects/aspdac18/Results/cisc_decoder/path_link474/log 
ATALANTA END
COMPUTING VALIDLIST
0.2083330.83333301.251.66667% node: 0.625DECODER_MICROPC1
1.875% node: % node: DECODER_MICROPC8% node: 0.416667% node: % node: % node: 
N_462% node: DECODER_MICROPC4DECODER_MICROPC3DECODER_MICROPC5
1.45833
% node: DECODER_MICROPC6
1.04167
N_467DECODER_MICROPC2
% node: DECODER_MICROPC0


ValidList Node:     N_462, Security:  18
2.08333% node: DECODER_MICROPC7
ValidList Node:     N_467, Security:  18
2.29167% node: N_458
ValidList Node:     DECODER_MICROPC4, Security:  18
2.5% node: N_456
ValidList Node:     DECODER_MICROPC2, Security:  18
2.70833% node: N_454
ValidList Node:     N_456, Security:  18
2.91667% node: N_452
ValidList Node:     DECODER_MICROPC6, Security:  18
3.125% node: N_449
ValidList Node:     DECODER_MICROPC0, Security:  18
3.33333% node: N_447
ValidList Node:     DECODER_MICROPC1, Security:  18
3.54167% node: N_444
ValidList Node:     N_454, Security:  18
3.75% node: N_442
ValidList Node:     DECODER_MICROPC3, Security:  18
3.95833% node: N_440
ValidList Node:     N_452, Security:  18
4.16667% node: N_437
ValidList Node:     DECODER_MICROPC5, Security:  18
4.375% node: N_457
ValidList Node:     N_440, Security:  18
4.58333% node: N_434
ValidList Node:     N_437, Security:  18
4.79167% node: N_451
ValidList Node:     N_451, Security:  17
5% node: DECODER_TRAP2
ValidList Node:     N_458, Security:  18
5.20833% node: N_446
ValidList Node:     N_442, Security:  18
5.41667% node: N_430
ValidList Node:     N_434, Security:  17
5.625% node: N_476
ValidList Node:     N_446, Security:  18
5.83333% node: N_453
ValidList Node:     N_453, Security:  18
6.04167% node: N_445
ValidList Node:     N_476, Security:  18
6.25% node: N_475
ValidList Node:     N_430, Security:  18
6.45833% node: N_455
ValidList Node:     N_475, Security:  14
6.66667% node: N_427
ValidList Node:     N_445, Security:  17
6.875% node: N_425
ValidList Node:     N_444, Security:  18
7.08333% node: N_459
ValidList Node:     N_425, Security:  12
7.29167% node: N_443
ValidList Node:     N_447, Security:  18
7.5% node: N_436
ValidList Node:     N_436, Security:  16
7.70833% node: N_435
ValidList Node:     DECODER_MICROPC8, Security:  18
7.91667% node: N_433
ValidList Node:     N_443, Security:  18
8.125% node: N_439
ValidList Node:     N_457, Security:  17
8.33333% node: N_465
ValidList Node:     N_439, Security:  18
8.54167% node: N_450
ValidList Node:     N_450, Security:  15
8.75% node: N_419
ValidList Node:     N_455, Security:  16
8.95833% node: N_431
ValidList Node:     N_419, Security:  13
9.16667% node: N_416
ValidList Node:     N_431, Security:  18
9.375% node: N_415
ValidList Node:     N_465, Security:  18
9.58333% node: N_424
ValidList Node:     N_435, Security:  17
9.79167% node: N_441
ValidList Node:     N_424, Security:  18
10% node: N_411
ValidList Node:     N_459, Security:  18
10.2083% node: N_472
ValidList Node:     N_472, Security:  16
10.4167% node: N_426
ValidList Node:     N_441, Security:  18
10.625% node: N_448
ValidList Node:     DECODER_MICROPC7, Security:  18
10.8333% node: N_428
ValidList Node:     N_448, Security:  18
11.0417% node: N_470
ValidList Node:     N_427, Security:  18
11.25% node: N_461
11.4583% node: N_406
ValidList Node:     N_470, Security:  18
11.6667% node: N_405
ValidList Node:     N_449, Security:  18
11.875% node: N_463
ValidList Node:     DECODER_TRAP2, Security:  18
12.0833% node: N_404
ValidList Node:     N_404, Security:  18
12.2917% node: N_403
ValidList Node:     N_405, Security:  16
12.5% node: N_402
ValidList Node:     N_416, Security:  18
12.7083% node: N_401
ValidList Node:     N_463, Security:  17
12.9167% node: N_399
ValidList Node:     N_401, Security:  14
13.125% node: N_398
ValidList Node:     N_433, Security:  16
13.3333% node: N_397
ValidList Node:     N_403, Security:  18
13.5417% node: N_418
ValidList Node:     N_426, Security:  18
13.75% node: N_421
ValidList Node:     N_421, Security:  14
13.9583% node: N_414
ValidList Node:     N_414, Security:  12
14.1667% node: N_396
ValidList Node:     N_398, Security:  18
14.375% node: N_394
ValidList Node:     N_406, Security:  18
14.5833% node: N_474
ValidList Node:     N_474, Security:  12
14.7917% node: N_395
ValidList Node:     N_395, Security:  14
15% node: N_393
ValidList Node:     N_393, Security:  17
15.2083% node: N_410
ValidList Node:     N_410, Security:  18
15.4167% node: N_390
ValidList Node:     N_390, Security:  12
15.625% node: N_389
ValidList Node:     N_389, Security:  15
15.8333% node: N_387
ValidList Node:     N_428, Security:  17
16.0417% node: N_385
ValidList Node:     N_415, Security:  18
16.25% node: N_400
ValidList Node:     N_400, Security:  14
16.4583% node: N_384
16.6667% node: N_383
ValidList Node:     N_384, Security:  18
16.875% node: N_417
ValidList Node:     N_383, Security:  18
17.0833% node: N_382
ValidList Node:     N_382, Security:  12
17.2917% node: N_438
ValidList Node:     N_438, Security:  15
17.5% node: N_381
ValidList Node:     N_381, Security:  14
17.7083% node: N_380
ValidList Node:     N_380, Security:  16
17.9167% node: N_379
ValidList Node:     N_379, Security:  13
18.125% node: N_378
ValidList Node:     N_378, Security:  18
18.3333% node: N_377
ValidList Node:     N_418, Security:  18
18.5417% node: N_376
ValidList Node:     N_376, Security:  18
18.75% node: N_375
ValidList Node:     N_397, Security:  18
18.9583% node: N_407
ValidList Node:     N_377, Security:  18
19.1667% node: N_423
ValidList Node:     N_411, Security:  18
19.375% node: N_409
ValidList Node:     N_375, Security:  18
19.5833% node: N_408
ValidList Node:     N_409, Security:  13
19.7917% node: N_371
ValidList Node:     N_408, Security:  16
20% node: N_422
ValidList Node:     N_417, Security:  17
20.2083% node: N_392
ValidList Node:     N_399, Security:  18
20.4167% node: DECODER_TRAP3
ValidList Node:     DECODER_TRAP3, Security:  18
20.625% node: N_368
ValidList Node:     N_423, Security:  16
20.8333% node: N_429
ValidList Node:     N_429, Security:  15
21.0417% node: N_366
ValidList Node:     N_366, Security:  13
21.25% node: N_469
21.4583% node: N_372
ValidList Node:     N_394, Security:  17
21.6667% node: DECODER_TRAP1
21.875% node: N_365
ValidList Node:     N_365, Security:  17
22.0833% node: DECODER_TRAP0
22.2917% node: N_360
ValidList Node:     N_387, Security:  18
22.5% node: N_413
ValidList Node:     N_413, Security:  18
22.7083% node: N_358
ValidList Node:     N_368, Security:  18
22.9167% node: N_420
ValidList Node:     N_396, Security:  17
23.125% node: N_412
ValidList Node:     N_412, Security:  18
23.3333% node: N_359
ValidList Node:     N_422, Security:  18
23.5417% node: N_354
ValidList Node:     N_402, Security:  18
23.75% node: N_355
ValidList Node:     N_358, Security:  18
23.9583% node: N_351
ValidList Node:     N_351, Security:  18
24.1667% node: N_350
ValidList Node:     N_354, Security:  18
24.375% node: N_348
ValidList Node:     N_350, Security:  18
24.5833% node: LOAD_EA0
ValidList Node:     LOAD_EA0, Security:  10
24.7917% node: N_344
ValidList Node:     N_407, Security:  18
25% node: N_347
ValidList Node:     N_347, Security:  18
25.2083% node: LOAD_EA1
ValidList Node:     LOAD_EA1, Security:  10
25.4167% node: N_340
ValidList Node:     N_340, Security:  18
25.625% node: N_343
ValidList Node:     N_343, Security:  18
25.8333% node: N_337
ValidList Node:     N_337, Security:  18
26.0417% node: DECODER_ALU16
ValidList Node:     DECODER_ALU16, Security:  16
26.25% node: N_333
ValidList Node:     N_333, Security:  10
26.4583% node: N_332
ValidList Node:     N_420, Security:  17
26.6667% node: N_330
ValidList Node:     N_344, Security:  18
26.875% node: N_328
ValidList Node:     N_359, Security:  18
27.0833% node: LOAD_EA2
27.2917% node: LOAD_EA3
ValidList Node:     N_330, Security:  18
27.5% node: N_323
ValidList Node:     N_323, Security:  10
27.7083% node: N_321
27.9167% node: LOAD_EA4
ValidList Node:     N_371, Security:  18
28.125% node: N_318
ValidList Node:     N_318, Security:  18
28.3333% node: N_339
ValidList Node:     LOAD_EA4, Security:  10
28.5417% node: N_327
ValidList Node:     N_327, Security:  18
28.75% node: N_374
ValidList Node:     N_328, Security:  18
28.9583% node: N_335
ValidList Node:     N_335, Security:  18
29.1667% node: DECODER_ALU17
ValidList Node:     DECODER_ALU17, Security:  16
29.375% node: N_313
ValidList Node:     N_313, Security:  17
29.5833% node: N_311
ValidList Node:     N_311, Security:  18
29.7917% node: N_325
30% node: N_322
ValidList Node:     N_322, Security:  10
30.2083% node: LOAD_EA6
ValidList Node:     LOAD_EA6, Security:  10
30.4167% node: N_303
ValidList Node:     N_303, Security:  17
30.625% node: N_302
ValidList Node:     N_332, Security:  18
30.8333% node: N_312
ValidList Node:     N_302, Security:  18
31.0417% node: N_314
ValidList Node:     N_314, Security:  17
31.25% node: N_334
ValidList Node:     N_334, Security:  18
31.4583% node: N_299
ValidList Node:     N_392, Security:  18
31.6667% node: N_317
ValidList Node:     N_339, Security:  18
31.875% node: N_316
ValidList Node:     N_316, Security:  18
32.0833% node: N_295
ValidList Node:     N_312, Security:  18
32.2917% node: N_294
ValidList Node:     N_295, Security:  18
32.5% node: N_301
ValidList Node:     N_294, Security:  18
32.7083% node: PERFORM_EA_READ2
ValidList Node:     PERFORM_EA_READ2, Security:  10
32.9167% node: LOAD_EA5
33.125% node: N_289
ValidList Node:     N_299, Security:  18
33.3333% node: PERFORM_EA_READ3
ValidList Node:     PERFORM_EA_READ3, Security:  10
33.5417% node: N_293
ValidList Node:     N_289, Security:  16
33.75% node: N_284
ValidList Node:     N_284, Security:  18
33.9583% node: N_297
ValidList Node:     N_372, Security:  18
34.1667% node: N_298
ValidList Node:     N_374, Security:  18
34.375% node: N_281
ValidList Node:     N_281, Security:  16
34.5833% node: N_279
ValidList Node:     N_355, Security:  18
34.7917% node: N_296
ValidList Node:     N_296, Security:  16
35% node: N_275
ValidList Node:     N_279, Security:  17
35.2083% node: N_272
ValidList Node:     N_272, Security:  18
35.4167% node: N_391
ValidList Node:     N_301, Security:  18
35.625% node: N_373
ValidList Node:     N_348, Security:  18
35.8333% node: SAVE_EA6
ValidList Node:     N_293, Security:  18
36.0417% node: N_270
ValidList Node:     N_270, Security:  10
36.25% node: N_268
ValidList Node:     N_360, Security:  18
36.4583% node: N_292
36.6667% node: N_329
ValidList Node:     N_321, Security:  18
36.875% node: N_261
ValidList Node:     N_275, Security:  18
37.0833% node: PERFORM_EA_READ1
ValidList Node:     PERFORM_EA_READ1, Security:  10
37.2917% node: N_320
ValidList Node:     N_320, Security:  16
37.5% node: N_260
ValidList Node:     N_298, Security:  18
37.7083% node: N_276
ValidList Node:     N_317, Security:  18
37.9167% node: N_259
ValidList Node:     N_259, Security:  10
38.125% node: N_258
ValidList Node:     N_258, Security:  13
38.3333% node: N_278
ValidList Node:     N_261, Security:  18
38.5417% node: N_367
ValidList Node:     N_297, Security:  18
38.75% node: N_277
ValidList Node:     N_391, Security:  18
38.9583% node: N_252
ValidList Node:     N_278, Security:  18
39.1667% node: N_273
ValidList Node:     N_276, Security:  18
39.375% node: N_249
ValidList Node:     N_260, Security:  18
39.5833% node: N_262
ValidList Node:     N_249, Security:  17
39.7917% node: N_248
ValidList Node:     N_248, Security:  14
40% node: N_287
ValidList Node:     N_277, Security:  18
40.2083% node: N_274
ValidList Node:     N_292, Security:  18
40.4167% node: N_244
ValidList Node:     N_244, Security:  18
40.625% node: SAVE_EA4
ValidList Node:     N_273, Security:  18
ValidList Node:     N_252, Security:  18
40.8333% node: PERFORM_EA_WRITE1
41.0417% node: N_310
41.25% node: N_269
ValidList Node:     N_373, Security:  18
41.4583% node: N_257
ValidList Node:     N_269, Security:  10
41.6667% node: N_239
ValidList Node:     N_329, Security:  18
41.875% node: N_238
42.0833% node: N_237
ValidList Node:     N_239, Security:  18
42.2917% node: N_235
ValidList Node:     N_235, Security:  13
42.5% node: N_331
ValidList Node:     N_331, Security:  16
42.7083% node: N_319
42.9167% node: N_338
ValidList Node:     N_338, Security:  13
43.125% node: N_231
ValidList Node:     N_274, Security:  18
43.3333% node: N_230
ValidList Node:     N_230, Security:  10
43.5417% node: PERFORM_EA_WRITE2
ValidList Node:     N_268, Security:  18
43.75% node: N_228
43.9583% node: N_388
ValidList Node:     N_231, Security:  18
44.1667% node: N_255
ValidList Node:     N_228, Security:  17
44.375% node: N_266
ValidList Node:     N_255, Security:  18
44.5833% node: N_264
ValidList Node:     N_264, Security:  16
44.7917% node: N_282
ValidList Node:     N_266, Security:  18
45% node: N_254
ValidList Node:     N_287, Security:  18
45.2083% node: N_386
ValidList Node:     N_254, Security:  18
45.4167% node: N_364
ValidList Node:     N_282, Security:  18
45.625% node: N_221
ValidList Node:     N_221, Security:  15
45.8333% node: N_267
ValidList Node:     N_267, Security:  16
46.0417% node: N_251
ValidList Node:     N_367, Security:  18
46.25% node: N_280
ValidList Node:     N_262, Security:  18
46.4583% node: N_234
ValidList Node:     N_251, Security:  18
46.6667% node: N_233
ValidList Node:     N_238, Security:  18
46.875% node: N_215
ValidList Node:     N_237, Security:  18
47.0833% node: N_356
ValidList Node:     N_356, Security:  17
47.2917% node: N_213
ValidList Node:     N_310, Security:  18
47.5% node: N_263
47.7083% node: N_247
ValidList Node:     N_247, Security:  17
47.9167% node: N_256
ValidList Node:     N_257, Security:  18
48.125% node: N_210
ValidList Node:     N_388, Security:  18
48.3333% node: N_242
ValidList Node:     N_210, Security:  14
48.5417% node: N_208
ValidList Node:     N_234, Security:  18
48.75% node: N_291
ValidList Node:     N_280, Security:  18
48.9583% node: N_206
ValidList Node:     N_206, Security:  10
49.1667% node: N_204
ValidList Node:     N_204, Security:  16
49.375% node: N_246
ValidList Node:     N_242, Security:  18
49.5833% node: N_220
ValidList Node:     N_246, Security:  18
49.7917% node: N_349
ValidList Node:     N_349, Security:  15
50% node: N_253
ValidList Node:     N_215, Security:  18
50.2083% node: N_199
ValidList Node:     N_199, Security:  16
50.4167% node: N_197
ValidList Node:     N_197, Security:  16
50.625% node: N_225
ValidList Node:     N_225, Security:  18
50.8333% node: N_265
ValidList Node:     N_265, Security:  13
51.0417% node: DECODER_ALU2
ValidList Node:     DECODER_ALU2, Security:  13
51.25% node: N_191
ValidList Node:     N_191, Security:  14
51.4583% node: N_236
ValidList Node:     N_236, Security:  16
51.6667% node: DECODER_ALU4
51.875% node: N_188
ValidList Node:     N_364, Security:  18
52.0833% node: N_186
52.2917% node: N_232
ValidList Node:     N_232, Security:  10
52.5% node: N_185
ValidList Node:     N_291, Security:  18
52.7083% node: N_305
ValidList Node:     N_208, Security:  18
52.9167% node: DECODER_ALU5
53.125% node: DECODER_ALU7
ValidList Node:     DECODER_ALU5, Security:  13
53.3333% node: DECODER_ALU3
ValidList Node:     N_386, Security:  18
53.5417% node: DECODER_ALU0
53.75% node: N_176
53.9583% node: N_173
54.1667% node: N_172
54.375% node: N_219
ValidList Node:     N_176, Security:  18
54.5833% node: N_241
ValidList Node:     N_220, Security:  18
54.7917% node: N_168
ValidList Node:     N_185, Security:  18
55% node: N_205
ValidList Node:     N_168, Security:  12
55.2083% node: N_203
ValidList Node:     N_203, Security:  16
55.4167% node: N_223
ValidList Node:     N_172, Security:  18
55.625% node: N_200
ValidList Node:     N_205, Security:  10
55.8333% node: N_198
ValidList Node:     N_256, Security:  18
56.0417% node: N_363
ValidList Node:     N_223, Security:  16
56.25% node: DECODER_ALU1
ValidList Node:     N_198, Security:  16
56.4583% node: DECODER_ALU14
56.6667% node: DECODER_ALU13
56.875% node: DECODER_ALU10
57.0833% node: DECODER_ALU9
57.2917% node: N_357
57.5% node: N_157
57.7083% node: N_353
ValidList Node:     N_353, Security:  12
57.9167% node: N_209
ValidList Node:     N_209, Security:  18
58.125% node: N_240
ValidList Node:     N_219, Security:  18
58.3333% node: N_155
ValidList Node:     N_233, Security:  18
58.5417% node: N_153
ValidList Node:     N_240, Security:  17
58.75% node: N_180
58.9583% node: N_151
59.1667% node: N_217
59.375% node: DECODER_ALU6
ValidList Node:     N_217, Security:  18
59.5833% node: N_149
ValidList Node:     N_149, Security:  11
59.7917% node: N_187
ValidList Node:     N_187, Security:  10
60% node: N_183
60.2083% node: N_184
ValidList Node:     N_200, Security:  18
60.4167% node: N_227
ValidList Node:     N_184, Security:  14
60.625% node: N_175
ValidList Node:     N_175, Security:  13
60.8333% node: N_170
61.0417% node: N_142
ValidList Node:     N_142, Security:  11
61.25% node: N_141
ValidList Node:     N_357, Security:  18
61.4583% node: N_139
ValidList Node:     N_141, Security:  16
61.6667% node: DECODER_ALU11
61.875% node: N_136
62.0833% node: N_135
ValidList Node:     N_135, Security:  13
62.2917% node: N_134
ValidList Node:     N_170, Security:  18
62.5% node: N_133
62.7083% node: N_132
62.9167% node: N_131
63.125% node: N_169
63.3333% node: N_128
ValidList Node:     N_128, Security:  16
63.5417% node: N_126
63.75% node: N_167
ValidList Node:     N_167, Security:  16
63.9583% node: DECODER_ALU12
64.1667% node: N_123
ValidList Node:     N_153, Security:  18
64.375% node: DECODER_ALU8
ValidList Node:     N_123, Security:  12
64.5833% node: DECODER_ALU15
ValidList Node:     N_169, Security:  16
64.7917% node: SAVE_EA5
65% node: N_120
65.2083% node: N_245
65.4167% node: N_113
ValidList Node:     N_113, Security:  10
65.625% node: N_143
ValidList Node:     N_143, Security:  18
65.8333% node: N_110
66.0417% node: N_201
ValidList Node:     N_201, Security:  15
66.25% node: N_108
66.4583% node: N_105
ValidList Node:     N_105, Security:  11
66.6667% node: N_362
ValidList Node:     N_108, Security:  18
66.875% node: N_103
ValidList Node:     N_253, Security:  18
67.0833% node: N_102
67.2917% node: N_154
ValidList Node:     N_154, Security:  16
67.5% node: N_100
ValidList Node:     N_100, Security:  10
67.7083% node: N_152
ValidList Node:     N_263, Security:  18
67.9167% node: N_97
ValidList Node:     N_241, Security:  18
68.125% node: N_95
ValidList Node:     N_103, Security:  18
68.3333% node: N_156
ValidList Node:     N_156, Security:  13
68.5417% node: N_93
ValidList Node:     N_95, Security:  14
68.75% node: N_91
ValidList Node:     N_97, Security:  17
68.9583% node: N_146
69.1667% node: PERFORM_EA_WRITE0
ValidList Node:     N_245, Security:  18
69.375% node: N_88
69.5833% node: N_87
69.7917% node: N_85
70% node: N_163
70.2083% node: N_94
ValidList Node:     N_85, Security:  10
70.4167% node: N_83
ValidList Node:     N_83, Security:  12
70.625% node: N_82
ValidList Node:     N_82, Security:  13
70.8333% node: N_115
ValidList Node:     N_94, Security:  16
71.0417% node: N_81
71.25% node: N_80
71.4583% node: N_78
71.6667% node: N_125
71.875% node: N_77
72.0833% node: N_76
72.2917% node: N_75
72.5% node: N_73
ValidList Node:     N_73, Security:  13
72.7083% node: N_145
72.9167% node: N_71
73.125% node: N_114
ValidList Node:     N_145, Security:  17
73.3333% node: N_68
ValidList Node:     N_227, Security:  18
73.5417% node: N_158
73.75% node: N_101
ValidList Node:     N_101, Security:  16
73.9583% node: N_64
ValidList Node:     N_363, Security:  18
74.1667% node: N_63
74.375% node: N_165
ValidList Node:     N_115, Security:  18
74.5833% node: N_61
74.7917% node: N_99
ValidList Node:     N_99, Security:  10
75% node: N_60
ValidList Node:     N_165, Security:  15
75.2083% node: N_59
ValidList Node:     N_60, Security:  14
75.4167% node: N_92
ValidList Node:     N_158, Security:  17
75.625% node: N_58
75.8333% node: N_218
ValidList Node:     N_58, Security:  10
76.0417% node: N_130
76.25% node: N_90
76.4583% node: N_55
76.6667% node: N_307
76.875% node: N_54
77.0833% node: N_112
77.2917% node: N_352
ValidList Node:     N_362, Security:  18
77.5% node: N_52
77.7083% node: N_50
77.9167% node: N_49
ValidList Node:     N_307, Security:  18
78.125% node: N_96
ValidList Node:     N_96, Security:  14
78.3333% node: N_104
78.5417% node: N_45
ValidList Node:     N_45, Security:  14
78.75% node: N_117
ValidList Node:     N_117, Security:  18
78.9583% node: N_106
79.1667% node: N_42
ValidList Node:     N_42, Security:  13
79.375% node: N_98
ValidList Node:     N_49, Security:  18
79.5833% node: N_129
ValidList Node:     N_218, Security:  18
79.7917% node: N_41
ValidList Node:     N_41, Security:  14
80% node: N_207
ValidList Node:     N_120, Security:  18
80.2083% node: N_271
ValidList Node:     N_129, Security:  18
80.4167% node: N_38
ValidList Node:     N_38, Security:  10
80.625% node: N_119
ValidList Node:     N_98, Security:  18
80.8333% node: N_79
ValidList Node:     N_79, Security:  17
81.0417% node: N_35
81.25% node: N_33
ValidList Node:     N_33, Security:  10
81.4583% node: N_43
ValidList Node:     N_35, Security:  16
81.6667% node: N_56
ValidList Node:     N_43, Security:  14
81.875% node: N_32
ValidList Node:     N_114, Security:  18
82.0833% node: N_109
ValidList Node:     N_109, Security:  16
82.2917% node: N_127
ValidList Node:     N_119, Security:  18
ValidList Node:     N_104, Security:  18
82.5% node: N_195
82.7083% node: N_57
ValidList Node:     N_173, Security:  18
82.9167% node: N_216
ValidList Node:     N_57, Security:  11
83.125% node: N_69
83.3333% node: N_27
83.5417% node: N_70
ValidList Node:     N_216, Security:  15
83.75% node: N_74
ValidList Node:     N_195, Security:  18
83.9583% node: N_66
84.1667% node: N_25
84.375% node: N_24
84.5833% node: N_171
84.7917% node: N_166
85% node: N_144
85.2083% node: N_22
ValidList Node:     N_166, Security:  16
85.4167% node: N_19
ValidList Node:     N_22, Security:  17
85.625% node: N_72
ValidList Node:     N_72, Security:  17
85.8333% node: N_89
86.0417% node: N_16
86.25% node: N_190
ValidList Node:     N_190, Security:  14
86.4583% node: N_84
ValidList Node:     N_84, Security:  10
86.6667% node: N_118
86.875% node: N_53
87.0833% node: N_13
ValidList Node:     N_13, Security:  14
87.2917% node: N_107
87.5% node: N_44
ValidList Node:     N_44, Security:  14
87.7083% node: N_10
87.9167% node: N_46
ValidList Node:     N_46, Security:  15
88.125% node: N_196
ValidList Node:     N_196, Security:  17
88.3333% node: N_36
88.5417% node: N_62
ValidList Node:     N_62, Security:  13
88.75% node: N_116
ValidList Node:     N_116, Security:  14
88.9583% node: N_222
ValidList Node:     N_56, Security:  18
89.1667% node: N_51
ValidList Node:     N_51, Security:  11
89.375% node: N_23
ValidList Node:     N_144, Security:  18
ValidList Node:     N_19, Security:  18
89.5833% node: N_28
89.7917% node: N_8
ValidList Node:     N_8, Security:  16
90% node: N_40
ValidList Node:     N_28, Security:  13
90.2083% node: N_29
ValidList Node:     N_222, Security:  18
90.4167% node: N_31
90.625% node: N_37
ValidList Node:     N_37, Security:  10
90.8333% node: N_4
ValidList Node:     N_36, Security:  18
91.0417% node: N_21
ValidList Node:     N_112, Security:  18
91.25% node: N_48
ValidList Node:     N_40, Security:  18
91.4583% node: N_250
ValidList Node:     N_21, Security:  17
91.6667% node: N_39
ValidList Node:     N_39, Security:  13
91.875% node: N_111
92.0833% node: N_18
ValidList Node:     N_250, Security:  16
ValidList Node:     N_2992.2917% node: , Security:  N_15
18
92.5% node: N_2
92.7083% node: N_214
ValidList Node:     N_15, Security:  10
92.9167% node: N_150
ValidList Node:     N_111, Security:  18
93.125% node: N_212
ValidList Node:     N_150, Security:  16
93.3333% node: N_1
ValidList Node:     N_214, Security:  17
93.5417% node: N_194
93.75% node: N_14
ValidList Node:     N_118, Security:  17
93.9583% node: N_20
94.1667% node: N_202
ValidList Node:     N_20, Security:  18
94.375% node: N_26
ValidList Node:     N_202, Security:  18
94.5833% node: N_0
ValidList Node:     N_152, Security:  18
94.7917% node: N_12
95% node: N_11
95.2083% node: N_86
ValidList Node:     N_212, Security:  18
95.4167% node: N_138
95.625% node: N_34
95.8333% node: N_3
ValidList Node:     N_31, Security:  18
96.0417% node: N_192
96.25% node: N_147
ValidList Node:     N_34, Security:  17
96.4583% node: N_300
ValidList Node:     N_300, Security:  18
96.6667% node: N_283
ValidList Node:     N_192, Security:  18
96.875% node: N_6
ValidList Node:     N_283, Security:  18
97.0833% node: N_229
ValidList Node:     N_147, Security:  10
97.2917% node: N_224
ValidList Node:     N_229, Security:  10
97.5% node: N_9
ValidList Node:     N_194, Security:  17
97.7083% node: N_47
ValidList Node:     N_47, Security:  14
97.9167% node: N_5
ValidList Node:     N_5, Security:  10
98.125% node: N_17
98.3333% node: N_67
ValidList Node:     N_224, Security:  16
98.5417% node: N_211
ValidList Node:     N_6, Security:  15
98.75% node: N_7
98.9583% node: N_65
ValidList Node:     N_211, Security:  12
99.1667% node: N_513
ValidList Node:     N_65, Security:  16
99.375% node: N_514
ValidList Node:     N_514, Security:  18
99.5833% node: N_516
ValidList Node:     N_7, Security:  18
99.7917% node: N_515
ValidList Node:     N_9, Security:  15
ValidList Node:     N_67, Security:  18
ValidList Node:     N_14, Security:  18
ValidList Node:     N_271, Security:  18
ValidList Node:     N_513, Security:  18
ValidList Node:     N_48, Security:  18
ValidList Node:     N_12, Security:  18
ValidList Node:     N_93, Security:  18
Valid List Size:	375
% COMPLETE 0 N_462:0, SEC 18
ValidList Node:	N_462
ABC command line: "read_verilog /home/projects/aspdac18/Results/cisc_decoder/N_462/verilog.v; sweep; strash; refactor; logic; sweep; write_verilog /home/projects/aspdac18/Results/cisc_decoder/N_462/abc_verilog.v".

i:	0
DECODER_TRAP0
  assign DECODER_TRAP0 = n78 & n136;
  assign DECODER_TRAP0_temp = n78 & n136;
DECODER_TRAP1
  assign DECODER_TRAP1 = DECODER_TRAP0 | n138;
  assign DECODER_TRAP1_temp = DECODER_TRAP0 | n138;
DECODER_TRAP3
  assign DECODER_TRAP3 = DECODER_TRAP1 | n140;
  assign DECODER_TRAP3_temp = DECODER_TRAP1 | n140;
DECODER_TRAP2
  assign DECODER_TRAP2 = ~n112 & n341;
  assign DECODER_TRAP2_temp = ~n112 & n341;
DECODER_MICROPC8
  assign DECODER_MICROPC8 = ~n348 | ~n387;
  assign DECODER_MICROPC8_temp = ~n348 | ~n387;
DECODER_MICROPC7
  assign DECODER_MICROPC7 = ~n397 | ~n413;
  assign DECODER_MICROPC7_temp = ~n397 | ~n413;
DECODER_MICROPC6
  assign DECODER_MICROPC6 = ~n416 | ~n432;
  assign DECODER_MICROPC6_temp = ~n416 | ~n432;
DECODER_MICROPC5
  assign DECODER_MICROPC5 = ~n416 | ~n453;
  assign DECODER_MICROPC5_temp = ~n416 | ~n453;
DECODER_MICROPC4
  assign DECODER_MICROPC4 = ~n348 | ~n471;
  assign DECODER_MICROPC4_temp = ~n348 | ~n471;
DECODER_MICROPC3
  assign DECODER_MICROPC3 = ~n445 | ~n486;
  assign DECODER_MICROPC3_temp = ~n445 | ~n486;
DECODER_MICROPC2
  assign DECODER_MICROPC2 = ~n348 | ~n386;
  assign DECODER_MICROPC2_temp = ~n348 | ~n386;
DECODER_MICROPC1
  assign DECODER_MICROPC1 = ~n397 | ~n495;
  assign DECODER_MICROPC1_temp = ~n397 | ~n495;
DECODER_MICROPC0
  assign DECODER_MICROPC0 = ~n385 | ~n504;
  assign DECODER_MICROPC0_temp = ~n385 | ~n504;
DECODER_ALU17
  assign DECODER_ALU17 = n305 | ~n507;
  assign DECODER_ALU17_temp = n305 | ~n507;
DECODER_ALU16
  assign DECODER_ALU16 = n107 | ~n510;
  assign DECODER_ALU16_temp = n107 | ~n510;
DECODER_ALU15
  assign DECODER_ALU15 = n514 | n515;
  assign DECODER_ALU15_temp = n514 | n515;
DECODER_ALU14
  assign DECODER_ALU14 = n519 | n521;
  assign DECODER_ALU14_temp = n519 | n521;
DECODER_ALU13
  assign DECODER_ALU13 = n523 | n525;
  assign DECODER_ALU13_temp = n523 | n525;
DECODER_ALU12
  assign DECODER_ALU12 = n527 | n529;
  assign DECODER_ALU12_temp = n527 | n529;
DECODER_ALU11
  assign DECODER_ALU11 = n531 | n532;
  assign DECODER_ALU11_temp = n531 | n532;
DECODER_ALU10
  assign DECODER_ALU10 = n534 | n536;
  assign DECODER_ALU10_temp = n534 | n536;
DECODER_ALU9
  assign DECODER_ALU9 = n538 | n539;
  assign DECODER_ALU9_temp = n538 | n539;
DECODER_ALU8
  assign DECODER_ALU8 = n541 | n542;
  assign DECODER_ALU8_temp = n541 | n542;
DECODER_ALU7
  assign DECODER_ALU7 = n226 | ~n546;
  assign DECODER_ALU7_temp = n226 | ~n546;
DECODER_ALU6
  assign DECODER_ALU6 = n548 | n549;
  assign DECODER_ALU6_temp = n548 | n549;
DECODER_ALU5
  assign DECODER_ALU5 = n551 | ~n553;
  assign DECODER_ALU5_temp = n551 | ~n553;
DECODER_ALU4
  assign DECODER_ALU4 = n556 | ~n546;
  assign DECODER_ALU4_temp = n556 | ~n546;
DECODER_ALU3
  assign DECODER_ALU3 = DECODER_ALU6 | n559;
  assign DECODER_ALU3_temp = DECODER_ALU6 | n559;
DECODER_ALU2
  assign DECODER_ALU2 = n562 | n563;
  assign DECODER_ALU2_temp = n562 | n563;
DECODER_ALU1
  assign DECODER_ALU1 = n269 | n566;
  assign DECODER_ALU1_temp = n269 | n566;
DECODER_ALU0
  assign DECODER_ALU0 = n568 | n569;
  assign DECODER_ALU0_temp = n568 | n569;
		NEW INDEX SIZE IS:	18
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 747 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
cisc_decoder
// Command: set node $::env(NODE)
N_462
// Command: read_design ../../files/benchfiles/${design}.v -golden
// Parsing file ../../files/benchfiles/cisc_decoder.v ...
// Golden root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/${design}/${node}/${design}.v -revised
// Parsing file ../../Results/cisc_decoder/N_462/cisc_decoder.v ...
// Revised root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: set_system_mode lec
// Processing Golden ...
//   3% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//   3% completed//  52% completed//  55% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Mapping key points ...
//   1% completed//   2% completed//   4% completed//   5% completed//   6% completed//   8% completed//   9% completed//  10% completed//  12% completed//  13% completed//  14% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  24% completed//  25% completed//  26% completed//  28% completed//  29% completed//  30% completed//  32% completed//  33% completed//  34% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  44% completed//  45% completed//  46% completed//  48% completed//  49% completed//  50% completed//  52% completed//  53% completed//  54% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  64% completed//  65% completed//  66% completed//  68% completed//  69% completed//  70% completed//  72% completed//  73% completed//  74% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  84% completed//  85% completed//  86% completed//  88% completed//  89% completed//  90% completed//  92% completed//  93% completed//  94% completed//  96% completed//  97% completed//  98% completed// 100% completed================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            28     47        75      
--------------------------------------------------------------------------------
Revised           28     47        75      
================================================================================
0
// Command: add_compared_points -all
// 47 compared points added to compare list
0
// Command: compare > /home/projects/aspdac18/Results/$design/$node/lec_report
//   0% Comparing 0 out of 47 points, 0 Non-equivalent//   2% Comparing 1 out of 47 points, 1 Non-equivalent// 100% Comparing 47 out of 47 points, 1 Non-equivalent0
// Command: exit
check_equivalent: 0
############ ENTERING ECO CHECING ################
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 747 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
cisc_decoder
// Command: set node $::env(NODE)
N_462
// Command: read_design ../../Results/${design}/${node}/${design}.v  -golden
// Parsing file ../../Results/cisc_decoder/N_462/cisc_decoder.v ...
// Golden root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../files/benchfiles/${design}.v -revised
// Parsing file ../../files/benchfiles/cisc_decoder.v ...
// Revised root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: set_system_mode lec
// Processing Golden ...
//   3% completed//  52% completed//  55% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//   3% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Mapping key points ...
//   1% completed//   2% completed//   4% completed//   5% completed//   6% completed//   8% completed//   9% completed//  10% completed//  12% completed//  13% completed//  14% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  24% completed//  25% completed//  26% completed//  28% completed//  29% completed//  30% completed//  32% completed//  33% completed//  34% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  44% completed//  45% completed//  46% completed//  48% completed//  49% completed//  50% completed//  52% completed//  53% completed//  54% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  64% completed//  65% completed//  66% completed//  68% completed//  69% completed//  70% completed//  72% completed//  73% completed//  74% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  84% completed//  85% completed//  86% completed//  88% completed//  89% completed//  90% completed//  92% completed//  93% completed//  94% completed//  96% completed//  97% completed//  98% completed// 100% completed================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            28     47        75      
--------------------------------------------------------------------------------
Revised           28     47        75      
================================================================================
0
// Command: add_compared_points -all
// 47 compared points added to compare list
0
// Command: compare
//   0% Comparing 0 out of 47 points, 0 Non-equivalent//   2% Comparing 1 out of 47 points, 1 Non-equivalent// 100% Comparing 47 out of 47 points, 1 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           46        46      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
================================================================================
0
// Command: analyze_eco -Effort ultra -REPLACE ../../Results/${design}/${node}/${design}_patch.v
// Grouping
//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed// 100% completed// Note: 1 group(s) added
//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  92% completed//  89% completed//  92% completed// Post Optimization
//   0% completed//  10% completed//  20% completed//  30% completed//  40% completed//  50% completed//  60% completed//  70% completed//  80% completed//  90% completed//  99% completed// 100% completed// Note: 0 library cell(s) is in the patch
// Note: 15 primitive(s) are in the patch
0
// Command: set_system_mode setup
0
// Command: read_design ../../Results/${design}/${node}/${design}_patch.v  -Append
// Parsing file ../../Results/cisc_decoder/N_462/cisc_decoder_patch.v ...
// Note: Read VERILOG design successfully
0
// Command: apply_patch ${design} ${design}_eco
// Note: 0 library cell is in the patch
// Note: 15 primitives are in the patch
// Note: No library cells were freed
// Note: 2 primitives were freed
// Note: No library cells were recycled
0
// Command: write_design -ALL ../../Results/${design}/${node}/${design}_eco.v -rep
// Note: Wrote VERILOG design successfully
0
// Command: exit //-force
VERIFYING THE FINAL VERILOG FILE WITH ORIGINAL VERILOG FILE
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 747 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
cisc_decoder
// Command: set node $::env(NODE)
N_462
// Command: read_design ../../Results/${design}/${node}/${design}_eco.v  -golden
// Parsing file ../../Results/cisc_decoder/N_462/cisc_decoder_eco.v ...
// Golden root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../files/benchfiles/${design}.v -revised
// Parsing file ../../files/benchfiles/cisc_decoder.v ...
// Revised root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: set_system_mode lec
// Processing Golden ...
//   3% completed//   4% completed//  49% completed//  50% completed//  51% completed//  54% completed//  57% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//   3% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Mapping key points ...
//   1% completed//   2% completed//   4% completed//   5% completed//   6% completed//   8% completed//   9% completed//  10% completed//  12% completed//  13% completed//  14% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  24% completed//  25% completed//  26% completed//  28% completed//  29% completed//  30% completed//  32% completed//  33% completed//  34% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  44% completed//  45% completed//  46% completed//  48% completed//  49% completed//  50% completed//  52% completed//  53% completed//  54% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  64% completed//  65% completed//  66% completed//  68% completed//  69% completed//  70% completed//  72% completed//  73% completed//  74% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  84% completed//  85% completed//  86% completed//  88% completed//  89% completed//  90% completed//  92% completed//  93% completed//  94% completed//  96% completed//  97% completed//  98% completed// 100% completed================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            28     47        75      
--------------------------------------------------------------------------------
Revised           28     47        75      
================================================================================
0
// Command: add_compared_points -all
// 47 compared points added to compare list
0
// Command: compare
//   0% Comparing 0 out of 47 points, 0 Non-equivalent// 100% Comparing 47 out of 47 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           47        47      
================================================================================
0
// Command: exit

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set design [getenv "DESIGN"]
cisc_decoder
set node [getenv "NODE"]
N_462
set compile_seqmap_propagate_constants     false
false
#set search_path [concat * $search_path]
#sh rm -rf ./work/work_${design}
#define_design_lib WORK -path ./work/work_${design}
set target_library { /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db}
 /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db
set link_library   { /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db }
 /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db 
#read_verilog -rtl ../../Results/${design}/final/${design}_eco.v
read_verilog -rtl ../../Results/${design}/${node}/${design}_eco.v
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c'
  Loading link library 'gtech'
Loading verilog file '/home/projects/aspdac18/Results/cisc_decoder/N_462/cisc_decoder_eco.v'
Running PRESTO HDLC
Compiling source file /home/projects/aspdac18/Results/cisc_decoder/N_462/cisc_decoder_eco.v
Warning:  /home/projects/aspdac18/Results/cisc_decoder/N_462/cisc_decoder_eco.v:1150: the undeclared symbol 'N1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/projects/aspdac18/Results/cisc_decoder/N_462/cisc_decoder_eco.v:1151: the undeclared symbol 'N2' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/projects/aspdac18/Results/cisc_decoder/N_462/cisc_decoder_eco.v:1152: the undeclared symbol 'N3' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Current design is now '/home/projects/aspdac18/Results/cisc_decoder/N_462/VDW_LEQ_18.db:VDW_LEQ_18'
Loaded 5 designs.
Current design is 'VDW_LEQ_18'.
VDW_LEQ_18 nvm_4_N18 cisc_decoder_eco cisc_decoder _HMUX
current_design $design
Current design is 'cisc_decoder'.
{cisc_decoder}
set x 0
0
foreach_in_collection pqr [get_nets *sfllKey*] {
#     if {$x < 128} {
        set x [expr $x + 1]
	set net_name [get_attribute $pqr full_name]
     	set tie_net  [get_attribute [all_fanin -to  $net_name -flat] full_name]
     	set tie_net_split [split $tie_net "\*\*"]
     	set tie_net_val   [lindex $tie_net_split 2]
     	create_port sfllKey_${x}_${tie_net_val}
     	connect_net $net_name sfllKey_${x}_${tie_net_val}
#     	} else {
#	break
#     }
}
Creating port 'sfllKey_1_logic_1' in design 'cisc_decoder'.
Connecting net 'sfllKey_4[17]' to port 'sfllKey_1_logic_1'.
Creating port 'sfllKey_2_logic_1' in design 'cisc_decoder'.
Connecting net 'sfllKey_4[16]' to port 'sfllKey_2_logic_1'.
Creating port 'sfllKey_3_logic_0' in design 'cisc_decoder'.
Connecting net 'sfllKey_4[15]' to port 'sfllKey_3_logic_0'.
Creating port 'sfllKey_4_logic_1' in design 'cisc_decoder'.
Connecting net 'sfllKey_4[14]' to port 'sfllKey_4_logic_1'.
Creating port 'sfllKey_5_logic_0' in design 'cisc_decoder'.
Connecting net 'sfllKey_4[13]' to port 'sfllKey_5_logic_0'.
Creating port 'sfllKey_6_logic_0' in design 'cisc_decoder'.
Connecting net 'sfllKey_4[12]' to port 'sfllKey_6_logic_0'.
Creating port 'sfllKey_7_logic_1' in design 'cisc_decoder'.
Connecting net 'sfllKey_4[11]' to port 'sfllKey_7_logic_1'.
Creating port 'sfllKey_8_logic_1' in design 'cisc_decoder'.
Connecting net 'sfllKey_4[10]' to port 'sfllKey_8_logic_1'.
Creating port 'sfllKey_9_logic_1' in design 'cisc_decoder'.
Connecting net 'sfllKey_4[9]' to port 'sfllKey_9_logic_1'.
Creating port 'sfllKey_10_logic_0' in design 'cisc_decoder'.
Connecting net 'sfllKey_4[8]' to port 'sfllKey_10_logic_0'.
Creating port 'sfllKey_11_logic_0' in design 'cisc_decoder'.
Connecting net 'sfllKey_4[7]' to port 'sfllKey_11_logic_0'.
Creating port 'sfllKey_12_logic_1' in design 'cisc_decoder'.
Connecting net 'sfllKey_4[6]' to port 'sfllKey_12_logic_1'.
Creating port 'sfllKey_13_logic_1' in design 'cisc_decoder'.
Connecting net 'sfllKey_4[5]' to port 'sfllKey_13_logic_1'.
Creating port 'sfllKey_14_logic_1' in design 'cisc_decoder'.
Connecting net 'sfllKey_4[4]' to port 'sfllKey_14_logic_1'.
Creating port 'sfllKey_15_logic_0' in design 'cisc_decoder'.
Connecting net 'sfllKey_4[3]' to port 'sfllKey_15_logic_0'.
Creating port 'sfllKey_16_logic_0' in design 'cisc_decoder'.
Connecting net 'sfllKey_4[2]' to port 'sfllKey_16_logic_0'.
Creating port 'sfllKey_17_logic_1' in design 'cisc_decoder'.
Connecting net 'sfllKey_4[1]' to port 'sfllKey_17_logic_1'.
Creating port 'sfllKey_18_logic_1' in design 'cisc_decoder'.
Connecting net 'sfllKey_4[0]' to port 'sfllKey_18_logic_1'.
set x 0
0
foreach_in_collection nvm_pins [get_pins nvm*/*] {
	set x [expr $x + 1]
	set port [get_attribute [get_ports sfllKey_${x}_*] full_name]
	disconnect_net [all_connected $port] $nvm_pins
}
Disconnecting net 'sfllKey_4[17]' from pin 'nvm_inst4/rdata[17]'.
Disconnecting net 'sfllKey_4[16]' from pin 'nvm_inst4/rdata[16]'.
Disconnecting net 'sfllKey_4[15]' from pin 'nvm_inst4/rdata[15]'.
Disconnecting net 'sfllKey_4[14]' from pin 'nvm_inst4/rdata[14]'.
Disconnecting net 'sfllKey_4[13]' from pin 'nvm_inst4/rdata[13]'.
Disconnecting net 'sfllKey_4[12]' from pin 'nvm_inst4/rdata[12]'.
Disconnecting net 'sfllKey_4[11]' from pin 'nvm_inst4/rdata[11]'.
Disconnecting net 'sfllKey_4[10]' from pin 'nvm_inst4/rdata[10]'.
Disconnecting net 'sfllKey_4[9]' from pin 'nvm_inst4/rdata[9]'.
Disconnecting net 'sfllKey_4[8]' from pin 'nvm_inst4/rdata[8]'.
Disconnecting net 'sfllKey_4[7]' from pin 'nvm_inst4/rdata[7]'.
Disconnecting net 'sfllKey_4[6]' from pin 'nvm_inst4/rdata[6]'.
Disconnecting net 'sfllKey_4[5]' from pin 'nvm_inst4/rdata[5]'.
Disconnecting net 'sfllKey_4[4]' from pin 'nvm_inst4/rdata[4]'.
Disconnecting net 'sfllKey_4[3]' from pin 'nvm_inst4/rdata[3]'.
Disconnecting net 'sfllKey_4[2]' from pin 'nvm_inst4/rdata[2]'.
Disconnecting net 'sfllKey_4[1]' from pin 'nvm_inst4/rdata[1]'.
Disconnecting net 'sfllKey_4[0]' from pin 'nvm_inst4/rdata[0]'.
remove_cell nvm*
Removing cell 'nvm_inst4' in design 'cisc_decoder'.
1
current_design $design
Current design is 'cisc_decoder'.
{cisc_decoder}
check_design
 
****************************************
check_design summary:
Version:     M-2016.12-SP2
Date:        Fri Oct 18 07:37:18 2019
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               7
    Connected to power or ground (LINT-32)                          7
--------------------------------------------------------------------------------

Warning: In design 'cisc_decoder', a pin on submodule 'U$888' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'I1' is connected to logic 1. 
Warning: In design 'cisc_decoder', a pin on submodule 'U$889' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'I1' is connected to logic 1. 
Warning: In design 'cisc_decoder', a pin on submodule 'U$897' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'I1' is connected to logic 1. 
Warning: In design 'cisc_decoder', a pin on submodule 'U$902' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'I1' is connected to logic 1. 
Warning: In design 'cisc_decoder', a pin on submodule 'U$903' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'I1' is connected to logic 1. 
Warning: In design 'cisc_decoder', a pin on submodule 'U$904' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'I1' is connected to logic 1. 
Warning: In design 'cisc_decoder_eco', a pin on submodule 'U$1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'S' is connected to logic 1. 
1
create_clock -name VCLK -period 10  -waveform {0 5}
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
1
set input_ports  [all_inputs]
{RESET_N SUPERVISOR IR15 IR14 IR13 IR12 IR11 IR10 IR9 IR8 IR7 IR6 IR5 IR4 IR3 IR2 IR1 IR0 EA_TYPE3 EA_TYPE2 EA_TYPE1 EA_TYPE0 EA_MOD2 EA_MOD1 EA_MOD0 EA_REG2 EA_REG1 EA_REG0 sfllKey_1_logic_1 sfllKey_2_logic_1 sfllKey_3_logic_0 sfllKey_4_logic_1 sfllKey_5_logic_0 sfllKey_6_logic_0 sfllKey_7_logic_1 sfllKey_8_logic_1 sfllKey_9_logic_1 sfllKey_10_logic_0 sfllKey_11_logic_0 sfllKey_12_logic_1 sfllKey_13_logic_1 sfllKey_14_logic_1 sfllKey_15_logic_0 sfllKey_16_logic_0 sfllKey_17_logic_1 sfllKey_18_logic_1}
set output_ports [all_outputs]
{DECODER_TRAP3 DECODER_TRAP2 DECODER_TRAP1 DECODER_TRAP0 DECODER_MICROPC8 DECODER_MICROPC7 DECODER_MICROPC6 DECODER_MICROPC5 DECODER_MICROPC4 DECODER_MICROPC3 DECODER_MICROPC2 DECODER_MICROPC1 DECODER_MICROPC0 DECODER_ALU17 DECODER_ALU16 DECODER_ALU15 DECODER_ALU14 DECODER_ALU13 DECODER_ALU12 DECODER_ALU11 DECODER_ALU10 DECODER_ALU9 DECODER_ALU8 DECODER_ALU7 DECODER_ALU6 DECODER_ALU5 DECODER_ALU4 DECODER_ALU3 DECODER_ALU2 DECODER_ALU1 DECODER_ALU0 SAVE_EA6 SAVE_EA5 SAVE_EA4 LOAD_EA6 LOAD_EA5 LOAD_EA4 LOAD_EA3 LOAD_EA2 LOAD_EA1 LOAD_EA0 PERFORM_EA_WRITE2 PERFORM_EA_WRITE1 PERFORM_EA_WRITE0 PERFORM_EA_READ3 PERFORM_EA_READ2 PERFORM_EA_READ1}
set_input_delay -max 1 [get_ports $input_ports ] -clock VCLK
1
set_input_delay -min 0 [get_ports $input_ports ] -clock VCLK
1
set_output_delay -max 2 [get_ports $output_ports ] -clock VCLK
1
set_output_delay -min 1 [get_ports $output_ports ] -clock VCLK
1
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db"
Library analysis succeeded.
Loading db file '/opt/programs/synopsys/dc/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

  Simplifying Design 'cisc_decoder'

Loaded alib file './alib-52/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'cisc_decoder'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TH' in the library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TH' in the library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     783.7      0.00       0.0       0.0                              0.0197
    0:00:10     783.7      0.00       0.0       0.0                              0.0197
    0:00:10     783.7      0.00       0.0       0.0                              0.0197
    0:00:11     783.7      0.00       0.0       0.0                              0.0197

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:11     782.6      0.00       0.0       0.0                              0.0195
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
    0:00:11     782.6      0.00       0.0       0.0                              0.0167


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11     782.6      0.00       0.0       0.0                              0.0167
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
    0:00:11     782.6      0.00       0.0       0.0                              0.0154
    0:00:11     782.6      0.00       0.0       0.0                              0.0154
    0:00:11     782.6      0.00       0.0       0.0                              0.0154
    0:00:12     782.6      0.00       0.0       0.0                              0.0154
    0:00:12     782.6      0.00       0.0       0.0                              0.0154
    0:00:12     782.6      0.00       0.0       0.0                              0.0154
    0:00:12     782.6      0.00       0.0       0.0                              0.0154
    0:00:12     782.6      0.00       0.0       0.0                              0.0154
    0:00:12     782.6      0.00       0.0       0.0                              0.0154
    0:00:12     782.6      0.00       0.0       0.0                              0.0154
    0:00:12     782.6      0.00       0.0       0.0                              0.0154
    0:00:12     782.6      0.00       0.0       0.0                              0.0154
    0:00:12     782.6      0.00       0.0       0.0                              0.0154
    0:00:12     782.6      0.00       0.0       0.0                              0.0154
    0:00:12     782.6      0.00       0.0       0.0                              0.0154
    0:00:12     782.6      0.00       0.0       0.0                              0.0154
    0:00:12     782.6      0.00       0.0       0.0                              0.0154
    0:00:12     782.6      0.00       0.0       0.0                              0.0154
    0:00:12     782.6      0.00       0.0       0.0                              0.0154
    0:00:12     782.6      0.00       0.0       0.0                              0.0154
    0:00:12     782.6      0.00       0.0       0.0                              0.0154
    0:00:12     782.6      0.00       0.0       0.0                              0.0154

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12     782.6      0.00       0.0       0.0                              0.0154
    0:00:12     782.6      0.00       0.0       0.0                              0.0119
    0:00:12     782.6      0.00       0.0       0.0                              0.0119
    0:00:12     782.6      0.00       0.0       0.0                              0.0119
    0:00:13     782.6      0.00       0.0       0.0                              0.0119
    0:00:13     782.6      0.00       0.0       0.0                              0.0119
    0:00:13     782.6      0.00       0.0       0.0                              0.0119
    0:00:13     782.6      0.00       0.0       0.0                              0.0119
    0:00:13     782.6      0.00       0.0       0.0                              0.0119
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#write -output  ../../Results/$design/final/${design}_final_combo.v -hierarchy -format verilog
#Modified 25/04
write -output  ../../Results/$design/${node}/${design}_temp.v -hierarchy -format verilog
Writing verilog file '/home/projects/aspdac18/Results/cisc_decoder/N_462/cisc_decoder_temp.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
#write_sdc "../../Results/$design/final/${design}_final_combo.sdc"
#Uncommented 25/04
#write_sdc "../../Results/$design/${node}/${design}_final_combo.sdc"
foreach_in_collection abc [get_ports sfllKey*] { 
  set abc [get_attribute $abc full_name]
  set pqr [split $abc "_"]
  set key_val [lindex $pqr 3]
   echo "add pin constraint $key_val $abc -Revised"
} > ../../Results/$design/${node}/key_constraints.do
foreach_in_collection abc [get_ports sfllKey*] {
  set abc [get_attribute $abc full_name]
  set pqr [split $abc "_"]
  set key_val [lindex $pqr 3]
   echo "$key_val"
} > ../../Results/$design/${node}/key_values.do
#write_file -hierarchy -format verilog -output "$run_dir/netlist/$design.v"
########### BEGIN AREA, POWER, AND DELAY CALCULATION ##############
#read_verilog -netlist ../../Results/$design/final/${design}_final_combo.v
#read_verilog -netlist ../../Results/$design/${node}/${design}_final_combo.v
#set_dont_touch $design
#source ../../Results/$design/final/${design}_final_combo.sdc
#source ../../Results/$design/${node}/${design}_final_combo.sdc
#compile_ultra 
#report_timing
#report_area > ../../Results/$design/${node}/area.rpt
#report_power
exit

Thank you...
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 747 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
cisc_decoder
// Command: set node $::env(NODE)
N_462
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/cisc_decoder.v ...
// Golden root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/cisc_decoder/N_462/cisc_decoder_temp.v ...
// Revised root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: echo $design
cisc_decoder
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'cisc_decoder'
// Command: setenv node $NODE
Set variable 'node' as 'N_462'
// Command: echo $design
cisc_decoder
// Command: echo  $node
N_462
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_18_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//   3% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 75
// Revised key points = 76
// Mapping key points ...
//   1% completed//   2% completed//   4% completed//   5% completed//   6% completed//   8% completed//   9% completed//  10% completed//  12% completed//  13% completed//  14% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  24% completed//  25% completed//  26% completed//  28% completed//  29% completed//  30% completed//  32% completed//  33% completed//  34% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  44% completed//  45% completed//  46% completed//  48% completed//  49% completed//  50% completed//  52% completed//  53% completed//  54% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  64% completed//  65% completed//  66% completed//  68% completed//  69% completed//  70% completed//  72% completed//  73% completed//  74% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  84% completed//  85% completed//  86% completed//  88% completed//  89% completed//  90% completed//  92% completed//  93% completed//  94% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_1_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            28     47        75      
--------------------------------------------------------------------------------
Revised           28     47        75      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 47 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 47 points, 0 Non-equivalent// 100% Comparing 47 out of 47 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           43        43      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         3         3       
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 747 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
cisc_decoder
// Command: set node $::env(NODE)
N_462
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/cisc_decoder.v ...
// Golden root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/cisc_decoder/N_462/cisc_decoder_temp.v ...
// Revised root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: echo $design
cisc_decoder
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'cisc_decoder'
// Command: setenv node $NODE
Set variable 'node' as 'N_462'
// Command: echo $design
cisc_decoder
// Command: echo  $node
N_462
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_1_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_18_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//   3% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 75
// Revised key points = 76
// Mapping key points ...
//   1% completed//   2% completed//   4% completed//   5% completed//   6% completed//   8% completed//   9% completed//  10% completed//  12% completed//  13% completed//  14% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  24% completed//  25% completed//  26% completed//  28% completed//  29% completed//  30% completed//  32% completed//  33% completed//  34% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  44% completed//  45% completed//  46% completed//  48% completed//  49% completed//  50% completed//  52% completed//  53% completed//  54% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  64% completed//  65% completed//  66% completed//  68% completed//  69% completed//  70% completed//  72% completed//  73% completed//  74% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  84% completed//  85% completed//  86% completed//  88% completed//  89% completed//  90% completed//  92% completed//  93% completed//  94% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_2_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            28     47        75      
--------------------------------------------------------------------------------
Revised           28     47        75      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 47 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 47 points, 0 Non-equivalent// 100% Comparing 47 out of 47 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           42        42      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         4         4       
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 747 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
cisc_decoder
// Command: set node $::env(NODE)
N_462
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/cisc_decoder.v ...
// Golden root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/cisc_decoder/N_462/cisc_decoder_temp.v ...
// Revised root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: echo $design
cisc_decoder
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'cisc_decoder'
// Command: setenv node $NODE
Set variable 'node' as 'N_462'
// Command: echo $design
cisc_decoder
// Command: echo  $node
N_462
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_1_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_18_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//   3% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 75
// Revised key points = 76
// Mapping key points ...
//   1% completed//   2% completed//   4% completed//   5% completed//   6% completed//   8% completed//   9% completed//  10% completed//  12% completed//  13% completed//  14% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  24% completed//  25% completed//  26% completed//  28% completed//  29% completed//  30% completed//  32% completed//  33% completed//  34% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  44% completed//  45% completed//  46% completed//  48% completed//  49% completed//  50% completed//  52% completed//  53% completed//  54% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  64% completed//  65% completed//  66% completed//  68% completed//  69% completed//  70% completed//  72% completed//  73% completed//  74% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  84% completed//  85% completed//  86% completed//  88% completed//  89% completed//  90% completed//  92% completed//  93% completed//  94% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_3_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            28     47        75      
--------------------------------------------------------------------------------
Revised           28     47        75      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 47 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 47 points, 0 Non-equivalent// 100% Comparing 47 out of 47 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           42        42      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         4         4       
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 747 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
cisc_decoder
// Command: set node $::env(NODE)
N_462
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/cisc_decoder.v ...
// Golden root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/cisc_decoder/N_462/cisc_decoder_temp.v ...
// Revised root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: echo $design
cisc_decoder
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'cisc_decoder'
// Command: setenv node $NODE
Set variable 'node' as 'N_462'
// Command: echo $design
cisc_decoder
// Command: echo  $node
N_462
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_1_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_18_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//   3% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 75
// Revised key points = 76
// Mapping key points ...
//   1% completed//   2% completed//   4% completed//   5% completed//   6% completed//   8% completed//   9% completed//  10% completed//  12% completed//  13% completed//  14% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  24% completed//  25% completed//  26% completed//  28% completed//  29% completed//  30% completed//  32% completed//  33% completed//  34% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  44% completed//  45% completed//  46% completed//  48% completed//  49% completed//  50% completed//  52% completed//  53% completed//  54% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  64% completed//  65% completed//  66% completed//  68% completed//  69% completed//  70% completed//  72% completed//  73% completed//  74% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  84% completed//  85% completed//  86% completed//  88% completed//  89% completed//  90% completed//  92% completed//  93% completed//  94% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_4_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            28     47        75      
--------------------------------------------------------------------------------
Revised           28     47        75      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 47 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 47 points, 0 Non-equivalent// 100% Comparing 47 out of 47 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           41        41      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         5         5       
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 747 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
cisc_decoder
// Command: set node $::env(NODE)
N_462
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/cisc_decoder.v ...
// Golden root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/cisc_decoder/N_462/cisc_decoder_temp.v ...
// Revised root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: echo $design
cisc_decoder
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'cisc_decoder'
// Command: setenv node $NODE
Set variable 'node' as 'N_462'
// Command: echo $design
cisc_decoder
// Command: echo  $node
N_462
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_1_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_18_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//   3% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 75
// Revised key points = 76
// Mapping key points ...
//   1% completed//   2% completed//   4% completed//   5% completed//   6% completed//   8% completed//   9% completed//  10% completed//  12% completed//  13% completed//  14% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  24% completed//  25% completed//  26% completed//  28% completed//  29% completed//  30% completed//  32% completed//  33% completed//  34% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  44% completed//  45% completed//  46% completed//  48% completed//  49% completed//  50% completed//  52% completed//  53% completed//  54% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  64% completed//  65% completed//  66% completed//  68% completed//  69% completed//  70% completed//  72% completed//  73% completed//  74% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  84% completed//  85% completed//  86% completed//  88% completed//  89% completed//  90% completed//  92% completed//  93% completed//  94% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_5_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            28     47        75      
--------------------------------------------------------------------------------
Revised           28     47        75      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 47 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 47 points, 0 Non-equivalent// 100% Comparing 47 out of 47 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           42        42      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         4         4       
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 747 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
cisc_decoder
// Command: set node $::env(NODE)
N_462
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/cisc_decoder.v ...
// Golden root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/cisc_decoder/N_462/cisc_decoder_temp.v ...
// Revised root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: echo $design
cisc_decoder
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'cisc_decoder'
// Command: setenv node $NODE
Set variable 'node' as 'N_462'
// Command: echo $design
cisc_decoder
// Command: echo  $node
N_462
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_1_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_18_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//   3% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 75
// Revised key points = 76
// Mapping key points ...
//   1% completed//   2% completed//   4% completed//   5% completed//   6% completed//   8% completed//   9% completed//  10% completed//  12% completed//  13% completed//  14% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  24% completed//  25% completed//  26% completed//  28% completed//  29% completed//  30% completed//  32% completed//  33% completed//  34% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  44% completed//  45% completed//  46% completed//  48% completed//  49% completed//  50% completed//  52% completed//  53% completed//  54% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  64% completed//  65% completed//  66% completed//  68% completed//  69% completed//  70% completed//  72% completed//  73% completed//  74% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  84% completed//  85% completed//  86% completed//  88% completed//  89% completed//  90% completed//  92% completed//  93% completed//  94% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_6_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            28     47        75      
--------------------------------------------------------------------------------
Revised           28     47        75      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 47 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 47 points, 0 Non-equivalent// 100% Comparing 47 out of 47 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           41        41      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         5         5       
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 747 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
cisc_decoder
// Command: set node $::env(NODE)
N_462
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/cisc_decoder.v ...
// Golden root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/cisc_decoder/N_462/cisc_decoder_temp.v ...
// Revised root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: echo $design
cisc_decoder
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'cisc_decoder'
// Command: setenv node $NODE
Set variable 'node' as 'N_462'
// Command: echo $design
cisc_decoder
// Command: echo  $node
N_462
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_1_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_18_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//   3% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 75
// Revised key points = 76
// Mapping key points ...
//   1% completed//   2% completed//   4% completed//   5% completed//   6% completed//   8% completed//   9% completed//  10% completed//  12% completed//  13% completed//  14% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  24% completed//  25% completed//  26% completed//  28% completed//  29% completed//  30% completed//  32% completed//  33% completed//  34% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  44% completed//  45% completed//  46% completed//  48% completed//  49% completed//  50% completed//  52% completed//  53% completed//  54% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  64% completed//  65% completed//  66% completed//  68% completed//  69% completed//  70% completed//  72% completed//  73% completed//  74% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  84% completed//  85% completed//  86% completed//  88% completed//  89% completed//  90% completed//  92% completed//  93% completed//  94% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_7_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            28     47        75      
--------------------------------------------------------------------------------
Revised           28     47        75      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 47 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 47 points, 0 Non-equivalent// 100% Comparing 47 out of 47 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           43        43      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         3         3       
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 747 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
cisc_decoder
// Command: set node $::env(NODE)
N_462
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/$design.v        			-golden
// Parsing file ../../files/benchfiles/cisc_decoder.v ...
// Golden root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/$node/${design}_temp.v -revised
// Parsing file ../../Results/cisc_decoder/N_462/cisc_decoder_temp.v ...
// Revised root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: echo $design
cisc_decoder
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'cisc_decoder'
// Command: setenv node $NODE
Set variable 'node' as 'N_462'
// Command: echo $design
cisc_decoder
// Command: echo  $node
N_462
// Command: dofile ../../Results/$design/$node/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_1_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_9_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_12_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_13_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_14_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_17_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_18_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//   3% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 75
// Revised key points = 76
// Mapping key points ...
//   1% completed//   2% completed//   4% completed//   5% completed//   6% completed//   8% completed//   9% completed//  10% completed//  12% completed//  13% completed//  14% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  24% completed//  25% completed//  26% completed//  28% completed//  29% completed//  30% completed//  32% completed//  33% completed//  34% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  44% completed//  45% completed//  46% completed//  48% completed//  49% completed//  50% completed//  52% completed//  53% completed//  54% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  64% completed//  65% completed//  66% completed//  68% completed//  69% completed//  70% completed//  72% completed//  73% completed//  74% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  84% completed//  85% completed//  86% completed//  88% completed//  89% completed//  90% completed//  92% completed//  93% completed//  94% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Primary input 'sfllKey_8_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            28     47        75      
--------------------------------------------------------------------------------
Revised           28     47        75      
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 47 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 47 points, 0 Non-equivalent// 100% Comparing 47 out of 47 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           43        43      
--------------------------------------------------------------------------------
Non-equivalent       1         1       
--------------------------------------------------------------------------------
Not-compared         3         3       
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/$node/lec_key_constraint_log
// Command: exit -force
    TARGET SECURITY ACHIEVED        
The NODE which attained security is: 	N_462
############# ENTERING LOCKED VERILOG ########### 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set design [getenv "DESIGN"]
cisc_decoder
set node [getenv "NODE"]
N_462
set compile_seqmap_propagate_constants     false
false
set target_library { /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db}
 /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db
set link_library   { /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db }
 /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db 
set_dont_use [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/*]
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'
1
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_*] dont_use false
Information: Attribute 'dont_use' is set on 27 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P5A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P7A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P7B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1P4A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1P4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X2A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X2B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X3A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X3B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X4A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X6A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X6B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X8A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X8B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X8M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_*] dont_use false
Information: Attribute 'dont_use' is set on 10 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X11M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X8M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 18 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X0P5A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X0P7A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X1A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X1P4A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X2A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X3A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X4A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X6A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X8A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X8M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_*] dont_use false
Information: Attribute 'dont_use' is set on 10 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X11M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X8M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 7 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X4M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 7 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X4M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_*] dont_use false
Information: Attribute 'dont_use' is set on 40 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P6B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P7B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P8B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P8M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X11B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X11M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X13B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X13M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X16B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X16M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P2B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P7B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X2B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X2P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X2P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X3B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X3P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X3P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X6B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X7P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X7P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X9B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X9M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_*] dont_use false
Information: Attribute 'dont_use' is set on 36 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X0P7B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X0P8B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X0P8M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X11B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X11M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X13B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X13M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X16B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X16M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P2B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P7B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X2B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X2P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X2P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X3B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X3P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X3P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X6B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X7P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X7P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X9B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X9M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFF*Q_*] dont_use false
Information: Attribute 'dont_use' is set on 36 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNRPQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNRPQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNRPQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSRPQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSRPQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSRPQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFQ_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFQ_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFRPQ_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFRPQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFRPQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFRPQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFRPQ_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSQ_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSQ_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSRPQ_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSRPQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSRPQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSRPQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSRPQ_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFYQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFYQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFYQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFYQ_X4M_A9TH
#read_verilog -netlist ../../Results/${design}/${node}/${design}_temp.v
read_verilog -netlist ../../Results/${design}/final/${design}_temp.v
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading verilog file '/home/projects/aspdac18/Results/cisc_decoder/final/cisc_decoder_temp.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/projects/aspdac18/Results/cisc_decoder/final/cisc_decoder_temp.v
Verilog netlist reader completed successfully.
Current design is now '/home/projects/aspdac18/Results/cisc_decoder/final/cisc_decoder.db:cisc_decoder'
Loaded 1 design.
Current design is 'cisc_decoder'.
cisc_decoder
set sfll_inp [get_attribute [get_ports *sfllKey*] full_name]
sfllKey_1_logic_1 sfllKey_2_logic_1 sfllKey_3_logic_0 sfllKey_4_logic_1 sfllKey_5_logic_0 sfllKey_6_logic_0 sfllKey_7_logic_1 sfllKey_8_logic_1 sfllKey_9_logic_1 sfllKey_10_logic_0 sfllKey_11_logic_0 sfllKey_12_logic_1 sfllKey_13_logic_1 sfllKey_14_logic_1 sfllKey_15_logic_0 sfllKey_16_logic_0 sfllKey_17_logic_1 sfllKey_18_logic_1
#set myfile ../../Results/$design/$node/key_constraints_final.do
set myfile ../../Results/$design/final/key_constraints_final.do
../../Results/cisc_decoder/final/key_constraints_final.do
set a [open $myfile]
file16
set lines [split [read $a] "\n"]
{add pin constraint 1 sfllKey_1_logic_1 -Revised} {add pin constraint 1 sfllKey_2_logic_1 -Revised} {add pin constraint 0 sfllKey_3_logic_0 -Revised} {add pin constraint 1 sfllKey_4_logic_1 -Revised} {add pin constraint 0 sfllKey_5_logic_0 -Revised} {add pin constraint 0 sfllKey_6_logic_0 -Revised} {add pin constraint 1 sfllKey_7_logic_1 -Revised} {add pin constraint 1 sfllKey_8_logic_1 -Revised} {}
close $a
set sfll_key 0
0
foreach line $lines {
	set ind [lindex $line 4]
	lappend sfll_key $ind
}
set sfll_key [lreplace $sfll_key 0 0]
sfllKey_1_logic_1 sfllKey_2_logic_1 sfllKey_3_logic_0 sfllKey_4_logic_1 sfllKey_5_logic_0 sfllKey_6_logic_0 sfllKey_7_logic_1 sfllKey_8_logic_1 {}
#puts $sfll_key
set not_keys 0
0
foreach in_port $sfll_inp {
	if {[regexp $in_port $sfll_key]} {
		puts $in_port
	} else {
		lappend not_keys $in_port
	}

}
sfllKey_1_logic_1
sfllKey_2_logic_1
sfllKey_3_logic_0
sfllKey_4_logic_1
sfllKey_5_logic_0
sfllKey_6_logic_0
sfllKey_7_logic_1
sfllKey_8_logic_1
set not_keys [lreplace $not_keys 0 0]
sfllKey_9_logic_1 sfllKey_10_logic_0 sfllKey_11_logic_0 sfllKey_12_logic_1 sfllKey_13_logic_1 sfllKey_14_logic_1 sfllKey_15_logic_0 sfllKey_16_logic_0 sfllKey_17_logic_1 sfllKey_18_logic_1
#puts $not_keys
#remove_port $not_keys
#set verilog_file ../../Results/${design}/${node}/${design}_temp.v
set verilog_file ../../Results/${design}/final/${design}_temp.v
../../Results/cisc_decoder/final/cisc_decoder_temp.v
set b [open $verilog_file r]
file16
set verilog_lines [split [read $b] "\n"]
///////////////////////////////////////////////////////////// {// Created by: Synopsys DC Ultra(TM) in wire load mode} {// Version   : M-2016.12-SP2} {// Date      : Fri Oct 18 07:39:17 2019} ///////////////////////////////////////////////////////////// {} {} {module cisc_decoder ( RESET_N, SUPERVISOR, IR15, IR14, IR13, IR12, IR11, IR10, } {        IR9, IR8, IR7, IR6, IR5, IR4, IR3, IR2, IR1, IR0, EA_TYPE3, EA_TYPE2, } {        EA_TYPE1, EA_TYPE0, EA_MOD2, EA_MOD1, EA_MOD0, EA_REG2, EA_REG1, } {        EA_REG0, DECODER_TRAP3, DECODER_TRAP2, DECODER_TRAP1, DECODER_TRAP0, } {        DECODER_MICROPC8, DECODER_MICROPC7, DECODER_MICROPC6, DECODER_MICROPC5, } {        DECODER_MICROPC4, DECODER_MICROPC3, DECODER_MICROPC2, DECODER_MICROPC1, } {        DECODER_MICROPC0, DECODER_ALU17, DECODER_ALU16, DECODER_ALU15, } {        DECODER_ALU14, DECODER_ALU13, DECODER_ALU12, DECODER_ALU11, } {        DECODER_ALU10, DECODER_ALU9, DECODER_ALU8, DECODER_ALU7, DECODER_ALU6, } {        DECODER_ALU5, DECODER_ALU4, DECODER_ALU3, DECODER_ALU2, DECODER_ALU1, } {        DECODER_ALU0, SAVE_EA6, SAVE_EA5, SAVE_EA4, LOAD_EA6, LOAD_EA5, } {        LOAD_EA4, LOAD_EA3, LOAD_EA2, LOAD_EA1, LOAD_EA0, PERFORM_EA_WRITE2, } {        PERFORM_EA_WRITE1, PERFORM_EA_WRITE0, PERFORM_EA_READ3, } {        PERFORM_EA_READ2, PERFORM_EA_READ1, sfllKey_1_logic_1, } {        sfllKey_2_logic_1, sfllKey_3_logic_0, sfllKey_4_logic_1, } {        sfllKey_5_logic_0, sfllKey_6_logic_0, sfllKey_7_logic_1, } {        sfllKey_8_logic_1, sfllKey_9_logic_1, sfllKey_10_logic_0, } {        sfllKey_11_logic_0, sfllKey_12_logic_1, sfllKey_13_logic_1, } {        sfllKey_14_logic_1, sfllKey_15_logic_0, sfllKey_16_logic_0, } {        sfllKey_17_logic_1, sfllKey_18_logic_1 );} {  input RESET_N, SUPERVISOR, IR15, IR14, IR13, IR12, IR11, IR10, IR9, IR8, IR7,} {         IR6, IR5, IR4, IR3, IR2, IR1, IR0, EA_TYPE3, EA_TYPE2, EA_TYPE1,} {         EA_TYPE0, EA_MOD2, EA_MOD1, EA_MOD0, EA_REG2, EA_REG1, EA_REG0,} {         sfllKey_1_logic_1, sfllKey_2_logic_1, sfllKey_3_logic_0,} {         sfllKey_4_logic_1, sfllKey_5_logic_0, sfllKey_6_logic_0,} {         sfllKey_7_logic_1, sfllKey_8_logic_1, sfllKey_9_logic_1,} {         sfllKey_10_logic_0, sfllKey_11_logic_0, sfllKey_12_logic_1,} {         sfllKey_13_logic_1, sfllKey_14_logic_1, sfllKey_15_logic_0,} {         sfllKey_16_logic_0, sfllKey_17_logic_1, sfllKey_18_logic_1;} {  output DECODER_TRAP3, DECODER_TRAP2, DECODER_TRAP1, DECODER_TRAP0,} {         DECODER_MICROPC8, DECODER_MICROPC7, DECODER_MICROPC6,} {         DECODER_MICROPC5, DECODER_MICROPC4, DECODER_MICROPC3,} {         DECODER_MICROPC2, DECODER_MICROPC1, DECODER_MICROPC0, DECODER_ALU17,} {         DECODER_ALU16, DECODER_ALU15, DECODER_ALU14, DECODER_ALU13,} {         DECODER_ALU12, DECODER_ALU11, DECODER_ALU10, DECODER_ALU9,} {         DECODER_ALU8, DECODER_ALU7, DECODER_ALU6, DECODER_ALU5, DECODER_ALU4,} {         DECODER_ALU3, DECODER_ALU2, DECODER_ALU1, DECODER_ALU0, SAVE_EA6,} {         SAVE_EA5, SAVE_EA4, LOAD_EA6, LOAD_EA5, LOAD_EA4, LOAD_EA3, LOAD_EA2,} {         LOAD_EA1, LOAD_EA0, PERFORM_EA_WRITE2, PERFORM_EA_WRITE1,} {         PERFORM_EA_WRITE0, PERFORM_EA_READ3, PERFORM_EA_READ2,} {         PERFORM_EA_READ1;} {  wire   \eco/DECODER_MICROPC2_1 , n371, n372, n373, n374, n375, n376, n377,} {         n378, n379, n380, n381, n382, n383, n384, n385, n386, n387, n388,} {         n389, n390, n391, n392, n393, n394, n395, n396, n397, n398, n399,} {         n400, n401, n402, n403, n404, n405, n406, n407, n408, n409, n410,} {         n411, n412, n413, n414, n415, n416, n417, n418, n419, n420, n421,} {         n422, n423, n424, n425, n426, n427, n428, n429, n430, n431, n432,} {         n433, n434, n435, n436, n437, n438, n439, n440, n441, n442, n443,} {         n444, n445, n446, n447, n448, n449, n450, n451, n452, n453, n454,} {         n455, n456, n457, n458, n459, n460, n461, n462, n463, n464, n465,} {         n466, n467, n468, n469, n470, n471, n472, n473, n474, n475, n476,} {         n477, n478, n479, n480, n481, n482, n483, n484, n485, n486, n487,} {         n488, n489, n490, n491, n492, n493, n494, n495, n496, n497, n498,} {         n499, n500, n501, n502, n503, n504, n505, n506, n507, n508, n509,} {         n510, n511, n512, n513, n514, n515, n516, n517, n518, n519, n520,} {         n521, n522, n523, n524, n525, n526, n527, n528, n529, n530, n531,} {         n532, n533, n534, n535, n536, n537, n538, n539, n540, n541, n542,} {         n543, n544, n545, n546, n547, n548, n549, n550, n551, n552, n553,} {         n554, n555, n556, n557, n558, n559, n560, n561, n562, n563, n564,} {         n565, n566, n567, n568, n569, n570, n571, n572, n573, n574, n575,} {         n576, n577, n578, n579, n580, n581, n582, n583, n584, n585, n586,} {         n587, n588, n589, n590, n591, n592, n593, n594, n595, n596, n597,} {         n598, n599, n600, n601, n602, n603, n604, n605, n606, n607, n608,} {         n609, n610, n611, n612, n613, n614, n615, n616, n617, n618, n619,} {         n620, n621, n622, n623, n624, n625, n626, n627, n628, n629, n630,} {         n631, n632, n633, n634, n635, n636, n637, n638, n639, n640, n641,} {         n642, n643, n644, n645, n646, n647, n648, n649, n650, n651, n652,} {         n653, n654, n655, n656, n657, n658, n659, n660, n661, n662, n663,} {         n664, n665, n666, n667, n668, n669, n670, n671, n672, n673, n674,} {         n675, n676, n677, n678, n679, n680, n681, n682, n683, n684, n685,} {         n686, n687, n688, n689, n690, n691, n692, n693, n694, n695, n696,} {         n697, n698, n699, n700, n701, n702, n703, n704, n705, n706, n707,} {         n708, n709, n710, n711, n712, n713, n714, n715, n716, n717, n718,} {         n719, n720, n721, n722, n723, n724, n725, n726, n727, n728, n729,} {         n730, n731, n732, n733;} {  wire   [17:0] sfllKey_4;} {  assign sfllKey_4[17] = sfllKey_1_logic_1;} {  assign sfllKey_4[16] = sfllKey_2_logic_1;} {  assign sfllKey_4[15] = sfllKey_3_logic_0;} {  assign sfllKey_4[14] = sfllKey_4_logic_1;} {  assign sfllKey_4[13] = sfllKey_5_logic_0;} {  assign sfllKey_4[12] = sfllKey_6_logic_0;} {  assign sfllKey_4[11] = sfllKey_7_logic_1;} {  assign sfllKey_4[10] = sfllKey_8_logic_1;} {  assign sfllKey_4[9] = sfllKey_9_logic_1;} {  assign sfllKey_4[8] = sfllKey_10_logic_0;} {  assign sfllKey_4[7] = sfllKey_11_logic_0;} {  assign sfllKey_4[6] = sfllKey_12_logic_1;} {  assign sfllKey_4[5] = sfllKey_13_logic_1;} {  assign sfllKey_4[4] = sfllKey_14_logic_1;} {  assign sfllKey_4[3] = sfllKey_15_logic_0;} {  assign sfllKey_4[2] = sfllKey_16_logic_0;} {  assign sfllKey_4[1] = sfllKey_17_logic_1;} {  assign sfllKey_4[0] = sfllKey_18_logic_1;} {  assign DECODER_MICROPC2 = \eco/DECODER_MICROPC2_1 ;} {} {  NAND4B_X0P7M_A9TH U417 ( .AN(n645), .B(n597), .C(n586), .D(n641), .Y(n494)} {         );} {  NAND4B_X0P7M_A9TH U418 ( .AN(n644), .B(n643), .C(n729), .D(n667), .Y(n682)} {         );} {  NAND4B_X0P7M_A9TH U419 ( .AN(n692), .B(n713), .C(n651), .D(n730), .Y(n652)} {         );} {  INV_X0P7M_A9TH U420 ( .A(n648), .Y(n727) );} {  NAND4B_X0P7M_A9TH U421 ( .AN(n689), .B(n621), .C(n620), .D(n671), .Y(n625)} {         );} {  NAND2_X0P5M_A9TH U422 ( .A(n497), .B(IR11), .Y(n453) );} {  NOR3_X0P5A_A9TH U423 ( .A(n403), .B(n402), .C(n401), .Y(n404) );} {  NAND2_X0P5M_A9TH U424 ( .A(IR8), .B(n660), .Y(n489) );} {  NAND2_X0P5M_A9TH U425 ( .A(IR12), .B(n511), .Y(n465) );} {  NAND2_X0P5M_A9TH U426 ( .A(n466), .B(IR14), .Y(n568) );} {  NAND2_X0P5M_A9TH U427 ( .A(n479), .B(n498), .Y(n548) );} {  NAND4_X0P5M_A9TH U428 ( .A(n731), .B(n730), .C(n729), .D(n728), .Y(n732) );} {  NOR2_X0P5M_A9TH U429 ( .A(n724), .B(n629), .Y(n630) );} {  AOI211_X0P5M_A9TH U430 ( .A0(n727), .A1(n625), .B0(n650), .C0(n733), .Y(n710) );} {  NOR3_X0P5A_A9TH U431 ( .A(n697), .B(n682), .C(n652), .Y(n658) );} {  NOR3_X0P5A_A9TH U432 ( .A(n683), .B(n682), .C(n681), .Y(n691) );} {  NOR2_X0P5M_A9TH U433 ( .A(n697), .B(n669), .Y(n678) );} {  NOR3_X0P5A_A9TH U434 ( .A(n698), .B(n697), .C(n696), .Y(n704) );} {  NAND4_X0P5M_A9TH U435 ( .A(n668), .B(n694), .C(n667), .D(n728), .Y(n669) );} {  NAND4_X0P5M_A9TH U436 ( .A(n680), .B(n679), .C(n694), .D(n728), .Y(n681) );} {  NAND3B_X0P5M_A9TH U437 ( .AN(n698), .B(n668), .C(n709), .Y(n724) );} {  NAND4_X0P5M_A9TH U438 ( .A(n714), .B(n730), .C(n695), .D(n694), .Y(n696) );} {  NAND2_X0P5M_A9TH U439 ( .A(n727), .B(n709), .Y(n702) );} {  OAI21_X0P5M_A9TH U440 ( .A0(n610), .A1(n609), .B0(n727), .Y(n667) );} {  OAI211_X0P5M_A9TH U441 ( .A0(n666), .A1(n665), .B0(n727), .C0(n664), .Y(n728) );} {  OAI211_X0P5M_A9TH U442 ( .A0(IR0), .A1(n602), .B0(n601), .C0(n727), .Y(n624)} {         );} {  NAND2_X0P5M_A9TH U443 ( .A(n633), .B(n632), .Y(n635) );} {  NOR2_X0P5M_A9TH U444 ( .A(n642), .B(n494), .Y(n501) );} {  NOR2XB_X0P7M_A9TH U445 ( .BN(n422), .A(DECODER_TRAP0), .Y(n483) );} {  INV_X0P5B_A9TH U446 ( .A(n626), .Y(n627) );} {  NAND2_X0P5M_A9TH U447 ( .A(n593), .B(n646), .Y(n695) );} {  NAND2_X0P5M_A9TH U448 ( .A(n661), .B(n626), .Y(n730) );} {  NAND3B_X0P5M_A9TH U449 ( .AN(n592), .B(n646), .C(n591), .Y(n647) );} {  NAND2_X0P5M_A9TH U450 ( .A(n646), .B(n645), .Y(n679) );} {  NOR2_X0P5M_A9TH U451 ( .A(n593), .B(n599), .Y(n640) );} {  NAND4B_X0P7M_A9TH U452 ( .AN(n585), .B(n584), .C(n583), .D(n582), .Y(n590)} {         );} {  NAND4B_X0P7M_A9TH U453 ( .AN(n579), .B(n673), .C(n621), .D(n631), .Y(n577)} {         );} {  NAND4_X0P5M_A9TH U454 ( .A(n686), .B(n540), .C(n539), .D(n649), .Y(n578) );} {  NOR3_X0P5A_A9TH U455 ( .A(n701), .B(n700), .C(n699), .Y(n703) );} {  INV_X0P5B_A9TH U456 ( .A(n699), .Y(n673) );} {  OAI211_X0P5M_A9TH U457 ( .A0(n479), .A1(n528), .B0(n584), .C0(n685), .Y(n420) );} {  NOR3_X0P5A_A9TH U458 ( .A(n693), .B(n628), .C(n536), .Y(n539) );} {  NOR3_X0P5A_A9TH U459 ( .A(n656), .B(n707), .C(n723), .Y(n657) );} {  NAND4_X0P5M_A9TH U460 ( .A(n720), .B(n622), .C(n671), .D(n550), .Y(n579) );} {  NOR3_X0P5A_A9TH U461 ( .A(n576), .B(n700), .C(n575), .Y(n631) );} {  OAI22_X0P5M_A9TH U462 ( .A0(n602), .A1(n674), .B0(n555), .B1(n553), .Y(n699)} {         );} {  NOR2_X0P5M_A9TH U463 ( .A(n701), .B(n529), .Y(n584) );} {  NOR2_X0P5M_A9TH U464 ( .A(IR0), .B(n721), .Y(n701) );} {  AOI22_X0P5M_A9TH U465 ( .A0(n602), .A1(n601), .B0(n476), .B1(n516), .Y(n473)} {         );} {  NOR2_X0P5M_A9TH U466 ( .A(n551), .B(IR0), .Y(n656) );} {  NAND2_X0P5M_A9TH U467 ( .A(n556), .B(n602), .Y(n721) );} {  NAND3_X0P5A_A9TH U468 ( .A(n676), .B(n717), .C(n654), .Y(n693) );} {  AND2_X0P5M_A9TH U469 ( .A(n484), .B(n417), .Y(n556) );} {  NAND2_X0P5M_A9TH U470 ( .A(IR1), .B(n417), .Y(n551) );} {  NOR2_X0P5M_A9TH U471 ( .A(n418), .B(n459), .Y(n529) );} {  NAND3_X0P5A_A9TH U472 ( .A(n583), .B(n612), .C(n653), .Y(n628) );} {  NAND4B_X0P7M_A9TH U473 ( .AN(n687), .B(n686), .C(n685), .D(n684), .Y(n688)} {         );} {  NOR2_X0P5M_A9TH U474 ( .A(n418), .B(n509), .Y(n417) );} {  AOI211_X0P5M_A9TH U475 ( .A0(IR8), .A1(n466), .B0(n465), .C0(n464), .Y(} {        DECODER_ALU6) );} {  NAND3_X0P5A_A9TH U476 ( .A(n497), .B(n522), .C(n709), .Y(n467) );} {  NAND3_X0P5A_A9TH U477 ( .A(n660), .B(n538), .C(n709), .Y(n470) );} {  NAND3_X0P5A_A9TH U478 ( .A(IR4), .B(n547), .C(n546), .Y(n622) );} {  NAND2_X0P5M_A9TH U479 ( .A(IR14), .B(n709), .Y(n464) );} {  NAND2_X0P5M_A9TH U480 ( .A(n416), .B(n478), .Y(n528) );} {  NAND2_X0P5M_A9TH U481 ( .A(IR5), .B(n547), .Y(n418) );} {  AOI22_X0P5M_A9TH U482 ( .A0(n506), .A1(n503), .B0(n502), .B1(n532), .Y(n686)} {         );} {  NAND4_X0P5M_A9TH U483 ( .A(IR5), .B(IR3), .C(n547), .D(n542), .Y(n685) );} {  NAND2_X0P5M_A9TH U484 ( .A(n532), .B(n499), .Y(n611) );} {  NOR2_X0P5M_A9TH U485 ( .A(n561), .B(n555), .Y(n547) );} {  NOR2_X0P5M_A9TH U486 ( .A(n486), .B(IR7), .Y(n645) );} {  NOR2_X0P5M_A9TH U487 ( .A(n453), .B(n461), .Y(n499) );} {  NOR3_X0P5A_A9TH U488 ( .A(n572), .B(n562), .C(n600), .Y(n593) );} {  NOR3_X0P5A_A9TH U489 ( .A(n561), .B(n552), .C(n505), .Y(n598) );} {  OAI21_X0P5M_A9TH U490 ( .A0(EA_MOD2), .A1(n437), .B0(n431), .Y(LOAD_EA5) );} {  OAI211_X0P5M_A9TH U491 ( .A0(n522), .A1(n498), .B0(n497), .C0(n525), .Y(n592) );} {  NOR2_X0P5M_A9TH U492 ( .A(PERFORM_EA_WRITE1), .B(PERFORM_EA_READ1), .Y(} {        PERFORM_EA_READ3) );} {  NAND2_X0P5M_A9TH U493 ( .A(n491), .B(n495), .Y(n586) );} {  NAND2_X0P5M_A9TH U494 ( .A(IR8), .B(n497), .Y(n600) );} {  NAND3_X0P5A_A9TH U495 ( .A(EA_MOD1), .B(n389), .C(n439), .Y(n437) );} {  AOI32_X0P5M_A9TH U496 ( .A0(n498), .A1(n490), .A2(n522), .B0(n489), .B1(n490), .Y(n597) );} {  NOR2_X0P5M_A9TH U497 ( .A(SAVE_EA5), .B(SAVE_EA4), .Y(n431) );} {  NOR3_X0P5A_A9TH U498 ( .A(n514), .B(n573), .C(n513), .Y(n610) );} {  OAI21_X0P5M_A9TH U499 ( .A0(EA_REG1), .A1(n385), .B0(PERFORM_EA_WRITE0), .Y(} {        PERFORM_EA_READ1) );} {  NAND2_X0P5M_A9TH U500 ( .A(IR10), .B(n502), .Y(n474) );} {  NOR3_X1A_A9TH U501 ( .A(n410), .B(n409), .C(n408), .Y(n705) );} {  NAND4_X0P5M_A9TH U502 ( .A(n497), .B(n415), .C(n538), .D(n498), .Y(n486) );} {  NOR2_X0P5M_A9TH U503 ( .A(n663), .B(n496), .Y(n525) );} {  NOR2_X0P5M_A9TH U504 ( .A(n660), .B(n663), .Y(n532) );} {  AOI211_X0P5M_A9TH U505 ( .A0(n430), .A1(n429), .B0(EA_REG2), .C0(n440), .Y(} {        n450) );} {  NAND4_X0P5M_A9TH U506 ( .A(IR13), .B(n493), .C(n516), .D(n492), .Y(n641) );} {  NAND2_X0P5M_A9TH U507 ( .A(IR9), .B(n545), .Y(n555) );} {  NAND2_X0P5M_A9TH U508 ( .A(n388), .B(n387), .Y(n439) );} {  NOR2_X0P5M_A9TH U509 ( .A(n485), .B(n591), .Y(n491) );} {  NAND4_X0P5M_A9TH U510 ( .A(n407), .B(n406), .C(n405), .D(n404), .Y(n408) );} {  NOR2_X0P5M_A9TH U511 ( .A(IR11), .B(n521), .Y(n502) );} {  AOI211_X0P5M_A9TH U512 ( .A0(n379), .A1(n378), .B0(EA_MOD2), .C0(n377), .Y(} {        SAVE_EA4) );} {  NOR2_X0P5M_A9TH U513 ( .A(n412), .B(n521), .Y(n545) );} {  NOR3_X0P5A_A9TH U514 ( .A(EA_MOD2), .B(n371), .C(n372), .Y(PERFORM_EA_WRITE1) );} {  NOR3_X0P5A_A9TH U515 ( .A(n388), .B(n438), .C(n372), .Y(SAVE_EA5) );} {  NAND3_X0P5A_A9TH U516 ( .A(n442), .B(n423), .C(EA_REG2), .Y(n385) );} {  NOR2_X0P5M_A9TH U517 ( .A(n559), .B(IR8), .Y(n492) );} {  NOR2_X0P5M_A9TH U518 ( .A(n661), .B(n559), .Y(n570) );} {  AOI22_X0P5M_A9TH U519 ( .A0(n375), .A1(EA_TYPE2), .B0(n374), .B1(n373), .Y(} {        n379) );} {  NAND4_X0P5M_A9TH U520 ( .A(EA_MOD0), .B(n382), .C(n381), .D(n428), .Y(} {        PERFORM_EA_WRITE0) );} {  NAND2_X0P5M_A9TH U521 ( .A(n526), .B(n493), .Y(n485) );} {  AOI211_X0P5M_A9TH U522 ( .A0(EA_TYPE0), .A1(EA_TYPE3), .B0(n384), .C0(n383), } {        .Y(n423) );} {  NOR2_X0P5M_A9TH U523 ( .A(n397), .B(n396), .Y(n405) );} {  AOI211_X0P5M_A9TH U524 ( .A0(IR11), .A1(n479), .B0(n543), .C0(n414), .Y(n415) );} {  AOI32_X0P5M_A9TH U525 ( .A0(n374), .A1(EA_TYPE3), .A2(n425), .B0(EA_TYPE0), } {        .B1(n428), .Y(n388) );} {  NOR2_X0P5M_A9TH U526 ( .A(n661), .B(n571), .Y(n495) );} {  NOR2_X0P5M_A9TH U527 ( .A(n466), .B(n567), .Y(n666) );} {  NAND2_X0P5M_A9TH U528 ( .A(EA_MOD1), .B(n446), .Y(n384) );} {  NOR2_X0P5M_A9TH U529 ( .A(n623), .B(n512), .Y(n661) );} {  NOR2_X0P5M_A9TH U530 ( .A(IR8), .B(n660), .Y(n566) );} {  AOI221_X0P5M_A9TH U531 ( .A0(n428), .A1(n380), .B0(EA_TYPE3), .B1(n424), } {        .C0(EA_TYPE1), .Y(n376) );} {  OAI221_X0P5M_A9TH U532 ( .A0(n533), .A1(sfllKey_4[14]), .B0(n466), .B1(} {        sfllKey_4[15]), .C0(n391), .Y(n409) );} {  OAI221_X0P5M_A9TH U533 ( .A0(n481), .A1(sfllKey_4[17]), .B0(n522), .B1(} {        sfllKey_4[11]), .C0(n395), .Y(n396) );} {  AOI221_X0P5M_A9TH U534 ( .A0(n479), .A1(sfllKey_4[9]), .B0(sfllKey_4[10]), } {        .B1(n498), .C0(n393), .Y(n406) );} {  OAI221_X0P5M_A9TH U535 ( .A0(n542), .A1(sfllKey_4[4]), .B0(n623), .B1(} {        sfllKey_4[3]), .C0(n390), .Y(n410) );} {  AOI221_X0P5M_A9TH U536 ( .A0(n475), .A1(sfllKey_4[0]), .B0(sfllKey_4[2]), } {        .B1(n602), .C0(n392), .Y(n407) );} {  OAI221_X0P5M_A9TH U537 ( .A0(n538), .A1(sfllKey_4[8]), .B0(n603), .B1(} {        sfllKey_4[7]), .C0(n398), .Y(n403) );} {  NAND2_X0P5M_A9TH U538 ( .A(n380), .B(n386), .Y(n424) );} {  NOR2_X0P5M_A9TH U539 ( .A(n515), .B(IR7), .Y(n516) );} {  NAND2_X0P5M_A9TH U540 ( .A(IR4), .B(n623), .Y(n509) );} {  NOR2_X0P5M_A9TH U541 ( .A(n498), .B(IR9), .Y(n433) );} {  NAND2_X0P5M_A9TH U542 ( .A(n411), .B(IR13), .Y(n567) );} {  NOR2_X0P5M_A9TH U543 ( .A(EA_TYPE3), .B(n425), .Y(n373) );} {  NAND2_X0P5M_A9TH U544 ( .A(n546), .B(n542), .Y(n512) );} {  AOI22_X0P5M_A9TH U545 ( .A0(n533), .A1(sfllKey_4[14]), .B0(n466), .B1(} {        sfllKey_4[15]), .Y(n391) );} {  AOI22_X0P5M_A9TH U546 ( .A0(n542), .A1(sfllKey_4[4]), .B0(n623), .B1(} {        sfllKey_4[3]), .Y(n390) );} {  OAI221_X0P5M_A9TH U547 ( .A0(EA_TYPE2), .A1(EA_TYPE1), .B0(n386), .B1(n425), } {        .C0(n428), .Y(n387) );} {  NAND2_X0P5M_A9TH U548 ( .A(n515), .B(n603), .Y(n572) );} {  NOR2_X0P5M_A9TH U549 ( .A(n438), .B(n389), .Y(n446) );} {  NAND2_X0P5M_A9TH U550 ( .A(n511), .B(n411), .Y(n487) );} {  OAI211_X0P5M_A9TH U551 ( .A0(EA_TYPE0), .A1(EA_TYPE3), .B0(n425), .C0(n386), } {        .Y(n383) );} {  AOI211_X0P5M_A9TH U552 ( .A0(n484), .A1(n602), .B0(n542), .C0(n541), .Y(n571) );} {  NAND2_X0P5M_A9TH U553 ( .A(n425), .B(EA_TYPE2), .Y(n426) );} {  NOR3_X0P5A_A9TH U554 ( .A(IR14), .B(n466), .C(n534), .Y(n563) );} {  NAND2_X0P5M_A9TH U555 ( .A(n447), .B(n389), .Y(n372) );} {  NAND2_X0P5M_A9TH U556 ( .A(EA_MOD1), .B(EA_MOD0), .Y(n377) );} {  NAND4_X0P5M_A9TH U557 ( .A(IR13), .B(IR12), .C(IR15), .D(IR14), .Y(n500) );} {  NAND2_X0P5M_A9TH U558 ( .A(IR10), .B(IR11), .Y(n412) );} {  NOR2_X0P5M_A9TH U559 ( .A(IR15), .B(IR14), .Y(n493) );} {  NAND2_X0P5M_A9TH U560 ( .A(IR6), .B(IR7), .Y(n664) );} {  NOR2_X0P5M_A9TH U561 ( .A(EA_MOD2), .B(EA_MOD1), .Y(n382) );} {  NAND2_X0P5M_A9TH U562 ( .A(IR3), .B(IR5), .Y(n541) );} {  AOI211_X0P5M_A9TH U563 ( .A0(n727), .A1(n726), .B0(n725), .C0(n724), .Y(n731) );} {  NOR2_X0P5M_A9TH U564 ( .A(n705), .B(n604), .Y(n618) );} {  AOI211_X0P5M_A9TH U565 ( .A0(n727), .A1(n616), .B0(n615), .C0(n683), .Y(n617) );} {  OAI21_X0P5M_A9TH U566 ( .A0(n673), .A1(n648), .B0(n624), .Y(n733) );} {  OAI211_X0P5M_A9TH U567 ( .A0(n648), .A1(n638), .B0(n680), .C0(n619), .Y(n629) );} {  INV_X0P5B_A9TH U568 ( .A(n667), .Y(n615) );} {  OAI211_X0P5M_A9TH U569 ( .A0(n603), .A1(n730), .B0(n647), .C0(n624), .Y(n604) );} {  AOI22_X0P5M_A9TH U570 ( .A0(n640), .A1(n639), .B0(n727), .B1(n589), .Y(n619)} {         );} {  NAND4_X0P5M_A9TH U571 ( .A(n661), .B(n660), .C(n727), .D(n659), .Y(n694) );} {  NOR2_X0P5M_A9TH U572 ( .A(n706), .B(n650), .Y(n651) );} {  AOI32_X0P5M_A9TH U573 ( .A0(n605), .A1(n727), .A2(n719), .B0(n595), .B1(n727), .Y(n708) );} {  AOI22_X0P5M_A9TH U574 ( .A0(n633), .A1(n632), .B0(n727), .B1(n587), .Y(n680)} {         );} {  OAI22_X0P5M_A9TH U575 ( .A0(n686), .A1(n648), .B0(n663), .B1(n627), .Y(n698)} {         );} {  AOI32_X0P5M_A9TH U576 ( .A0(n636), .A1(n635), .A2(n634), .B0(n648), .B1(n635), .Y(n697) );} {  OAI211_X0P5M_A9TH U577 ( .A0(n649), .A1(n648), .B0(n679), .C0(n647), .Y(n692) );} {  NOR3_X0P5A_A9TH U578 ( .A(n623), .B(n648), .C(n622), .Y(n650) );} {  NOR2_X0P5M_A9TH U579 ( .A(n642), .B(n597), .Y(n725) );} {  NOR2_X0P5M_A9TH U580 ( .A(n642), .B(n611), .Y(n706) );} {  OAI211_X0P7M_A9TH U581 ( .A0(n571), .A1(n600), .B0(n640), .C0(n588), .Y(n642) );} {  NOR2_X0P5M_A9TH U582 ( .A(n600), .B(n599), .Y(n626) );} {  NOR3_X0P5A_A9TH U583 ( .A(n705), .B(n500), .C(n599), .Y(DECODER_TRAP0) );} {  OAI211_X0P7M_A9TH U584 ( .A0(IR14), .A1(n421), .B0(RESET_N), .C0(n482), .Y(} {        n599) );} {  NAND4_X0P5M_A9TH U585 ( .A(n620), .B(n535), .C(n551), .D(n638), .Y(n536) );} {  NAND4_X0P5M_A9TH U586 ( .A(RESET_N), .B(n666), .C(n533), .D(n709), .Y(n422)} {         );} {  NAND2_X0P5M_A9TH U587 ( .A(n566), .B(n709), .Y(n468) );} {  NAND4_X0P5M_A9TH U588 ( .A(n526), .B(n525), .C(n524), .D(n523), .Y(n612) );} {  NOR2_X0P5M_A9TH U589 ( .A(n705), .B(n514), .Y(n456) );} {  NOR3_X0P5A_A9TH U590 ( .A(n507), .B(n538), .C(n512), .Y(n609) );} {  NOR2_X0P5M_A9TH U591 ( .A(n562), .B(n664), .Y(n416) );} {  NOR3_X0P5A_A9TH U592 ( .A(n521), .B(n664), .C(n663), .Y(n549) );} {  NAND4B_X0P7M_A9TH U593 ( .AN(n661), .B(n506), .C(n491), .D(n543), .Y(n588)} {         );} {  AOI211_X0P5M_A9TH U594 ( .A0(n661), .A1(n511), .B0(n559), .C0(n488), .Y(n490) );} {  NAND3B_X0P5M_A9TH U595 ( .AN(n559), .B(n660), .C(n531), .Y(n670) );} {  NOR3_X0P5A_A9TH U596 ( .A(n559), .B(n664), .C(n530), .Y(n587) );} {  OAI211_X0P5M_A9TH U597 ( .A0(IR8), .A1(n561), .B0(n493), .C0(n487), .Y(n488)} {         );} {  OAI221_X0P5M_A9TH U598 ( .A0(n484), .A1(sfllKey_4[1]), .B0(n419), .B1(} {        sfllKey_4[16]), .C0(n400), .Y(n401) );} {  OAI221_X0P5M_A9TH U599 ( .A0(n546), .A1(sfllKey_4[5]), .B0(n515), .B1(} {        sfllKey_4[6]), .C0(n399), .Y(n402) );} {  OAI221_X0P5M_A9TH U600 ( .A0(n411), .A1(sfllKey_4[12]), .B0(n511), .B1(} {        sfllKey_4[13]), .C0(n394), .Y(n397) );} {  AOI22_X0P5M_A9TH U601 ( .A0(n411), .A1(sfllKey_4[12]), .B0(n511), .B1(} {        sfllKey_4[13]), .Y(n394) );} {  NAND2_X0P5M_A9TH U602 ( .A(n484), .B(n475), .Y(n414) );} {  AOI22_X0P5M_A9TH U603 ( .A0(n481), .A1(sfllKey_4[17]), .B0(n522), .B1(} {        sfllKey_4[11]), .Y(n395) );} {  OAI22_X0P5M_A9TH U604 ( .A0(n479), .A1(sfllKey_4[9]), .B0(n498), .B1(} {        sfllKey_4[10]), .Y(n393) );} {  OAI22_X0P5M_A9TH U605 ( .A0(n475), .A1(sfllKey_4[0]), .B0(n602), .B1(} {        sfllKey_4[2]), .Y(n392) );} {  NOR2_X0P5M_A9TH U606 ( .A(EA_TYPE3), .B(n380), .Y(n375) );} {  AOI22_X0P5M_A9TH U607 ( .A0(n546), .A1(sfllKey_4[5]), .B0(n515), .B1(} {        sfllKey_4[6]), .Y(n399) );} {  NAND2_X0P5M_A9TH U608 ( .A(n623), .B(n542), .Y(n459) );} {  AOI22_X0P5M_A9TH U609 ( .A0(n538), .A1(sfllKey_4[8]), .B0(n603), .B1(} {        sfllKey_4[7]), .Y(n398) );} {  AOI22_X0P5M_A9TH U610 ( .A0(n484), .A1(sfllKey_4[1]), .B0(sfllKey_4[16]), } {        .B1(n419), .Y(n400) );} {  INV_X0P5B_A9TH U611 ( .A(n551), .Y(n601) );} {  AOI21_X0P7M_A9TH U612 ( .A0(n598), .A1(n727), .B0(n725), .Y(n713) );} {  INV_X0P5B_A9TH U613 ( .A(IR6), .Y(n515) );} {  INV_X0P5B_A9TH U614 ( .A(IR5), .Y(n546) );} {  INV_X0P5B_A9TH U615 ( .A(IR12), .Y(n411) );} {  INV_X0P5B_A9TH U616 ( .A(EA_TYPE2), .Y(n386) );} {  INV_X0P5B_A9TH U617 ( .A(EA_MOD0), .Y(n389) );} {  INV_X0P5B_A9TH U618 ( .A(n487), .Y(n526) );} {  INV_X0P5B_A9TH U619 ( .A(n485), .Y(n497) );} {  INV_X0P5B_A9TH U620 ( .A(IR11), .Y(n522) );} {  INV_X0P5B_A9TH U621 ( .A(IR13), .Y(n511) );} {  INV_X0P5B_A9TH U622 ( .A(IR10), .Y(n498) );} {  INV_X0P5B_A9TH U623 ( .A(n570), .Y(n562) );} {  AOI21_X0P7M_A9TH U624 ( .A0(n484), .A1(n475), .B0(n543), .Y(n559) );} {  INV_X0P5B_A9TH U625 ( .A(n599), .Y(n646) );} {  NAND3_X0P5A_A9TH U626 ( .A(n570), .B(n558), .C(n557), .Y(n613) );} {  INV_X0P5B_A9TH U627 ( .A(n642), .Y(n633) );} {  INV_X0P5B_A9TH U628 ( .A(IR7), .Y(n603) );} {  AOI21B_X0P7M_A9TH U629 ( .A0(n727), .A1(n628), .B0N(n695), .Y(n668) );} {  NAND3_X0P5A_A9TH U630 ( .A(IR0), .B(IR2), .C(n556), .Y(n716) );} {  NAND2XB_X0P5M_A9TH U631 ( .BN(n555), .A(n554), .Y(n634) );} {  INV_X0P5B_A9TH U632 ( .A(n516), .Y(n561) );} {  NAND2_X0P5M_A9TH U633 ( .A(n543), .B(n504), .Y(n552) );} {  AO21B_X0P5M_A9TH U634 ( .A0(n532), .A1(n659), .B0N(n670), .Y(n589) );} {  INV_X0P5B_A9TH U635 ( .A(n495), .Y(n663) );} {  INV_X0P5B_A9TH U636 ( .A(SUPERVISOR), .Y(n419) );} {  INV_X0P5B_A9TH U637 ( .A(IR3), .Y(n623) );} {  INV_X0P5B_A9TH U638 ( .A(IR14), .Y(n533) );} {  INV_X0P5B_A9TH U639 ( .A(EA_TYPE1), .Y(n425) );} {  INV_X0P5B_A9TH U640 ( .A(EA_TYPE3), .Y(n428) );} {  INV_X0P5B_A9TH U641 ( .A(EA_TYPE0), .Y(n380) );} {  INV_X0P5B_A9TH U642 ( .A(EA_MOD1), .Y(n447) );} {  INV_X0P5B_A9TH U643 ( .A(EA_REG0), .Y(n442) );} {  OAI211_X0P5M_A9TH U644 ( .A0(n438), .A1(n437), .B0(n436), .C0(} {        PERFORM_EA_READ3), .Y(n445) );} {  OAI21_X0P5M_A9TH U645 ( .A0(n443), .A1(n447), .B0(n441), .Y(n715) );} {  INV_X0P5B_A9TH U646 ( .A(EA_MOD2), .Y(n438) );} {  INV_X0P5B_A9TH U647 ( .A(IR15), .Y(n466) );} {  NAND2_X0P5M_A9TH U648 ( .A(IR3), .B(n456), .Y(n458) );} {  INV_X0P5B_A9TH U649 ( .A(n433), .Y(n461) );} {  INV_X0P5B_A9TH U650 ( .A(n456), .Y(n452) );} {  INV_X0P5B_A9TH U651 ( .A(IR4), .Y(n542) );} {  INV_X0P5B_A9TH U652 ( .A(n566), .Y(n496) );} {  INV_X0P5B_A9TH U653 ( .A(IR8), .Y(n538) );} {  INV_X0P5B_A9TH U654 ( .A(n664), .Y(n660) );} {  INV_X0P5B_A9TH U655 ( .A(n474), .Y(n478) );} {  INV_X0P5B_A9TH U656 ( .A(IR9), .Y(n479) );} {  INV_X0P5B_A9TH U657 ( .A(n486), .Y(n476) );} {  INV_X0P5B_A9TH U658 ( .A(IR0), .Y(n475) );} {  INV_X0P5B_A9TH U659 ( .A(IR2), .Y(n602) );} {  OAI21_X0P5M_A9TH U660 ( .A0(n565), .A1(n564), .B0(n563), .Y(n672) );} {  INV_X0P5B_A9TH U661 ( .A(n656), .Y(n674) );} {  NAND2XB_X0P5M_A9TH U662 ( .BN(n529), .A(n528), .Y(n608) );} {  AOI211_X0P5M_A9TH U663 ( .A0(n541), .A1(n509), .B0(n571), .C0(n508), .Y(n687) );} {  AOI31_X0P5M_A9TH U664 ( .A0(n621), .A1(n613), .A2(n612), .B0(n648), .Y(n614)} {         );} {  NAND2_X0P5M_A9TH U665 ( .A(n640), .B(n639), .Y(n643) );} {  AOI31_X0P5M_A9TH U666 ( .A0(n638), .A1(n637), .A2(n720), .B0(n648), .Y(n644)} {         );} {  AOI21_X0P7M_A9TH U667 ( .A0(n727), .A1(n693), .B0(n692), .Y(n714) );} {  NAND2_X0P5M_A9TH U668 ( .A(n721), .B(n653), .Y(n707) );} {  INV_X0P5B_A9TH U669 ( .A(n705), .Y(n709) );} {  INV_X0P5B_A9TH U670 ( .A(n666), .Y(n421) );} {  INV_X0P5B_A9TH U671 ( .A(RESET_N), .Y(n481) );} {  INV_X0P5B_A9TH U672 ( .A(PERFORM_EA_READ3), .Y(PERFORM_EA_READ2) );} {  OA211_X0P5M_A9TH U673 ( .A0(n380), .A1(n425), .B0(n424), .C0(n426), .Y(n381)} {         );} {  AOI31_X0P5M_A9TH U674 ( .A0(EA_TYPE2), .A1(n373), .A2(n380), .B0(n376), .Y(} {        n371) );} {  INV_X0P5B_A9TH U675 ( .A(n376), .Y(n378) );} {  AOI222_X0P5M_A9TH U676 ( .A0(n479), .A1(n478), .B0(n601), .B1(n477), .C0(} {        n506), .C1(n476), .Y(n480) );} {  AOI21_X0P7M_A9TH U677 ( .A0(n727), .A1(n590), .B0(n629), .Y(n596) );} {  AOI21_X0P7M_A9TH U678 ( .A0(n727), .A1(n707), .B0(n706), .Y(n712) );} {  INV_X0P5B_A9TH U679 ( .A(IR1), .Y(n484) );} {  INV_X0P5B_A9TH U680 ( .A(n586), .Y(n632) );} {  INV_X0P5B_A9TH U681 ( .A(LOAD_EA5), .Y(n444) );} {  INV_X0P5B_A9TH U682 ( .A(n424), .Y(n374) );} {  INV_X0P5B_A9TH U683 ( .A(n572), .Y(n506) );} {  INV_X0P5B_A9TH U684 ( .A(PERFORM_EA_WRITE1), .Y(PERFORM_EA_WRITE2) );} {  INV_X0P5B_A9TH U685 ( .A(n431), .Y(SAVE_EA6) );} {  OR2_X0P5M_A9TH U686 ( .A(n487), .B(n568), .Y(n537) );} {  OR2_X0P5M_A9TH U687 ( .A(IR8), .B(n537), .Y(n521) );} {  OR2_X0P5M_A9TH U688 ( .A(n542), .B(n541), .Y(n413) );} {  OR2_X0P5M_A9TH U689 ( .A(n602), .B(n413), .Y(n543) );} {  OAI2XB1_X0P5M_A9TH U690 ( .A1N(n473), .A0(n420), .B0(n419), .Y(n482) );} {  INV_X0P5B_A9TH U691 ( .A(n483), .Y(DECODER_TRAP1) );} {  INV_X0P5B_A9TH U692 ( .A(n423), .Y(n430) );} {  OAI22_X0P5M_A9TH U693 ( .A0(EA_TYPE0), .A1(n426), .B0(n425), .B1(n424), .Y(} {        n427) );} {  NAND4_X0P5M_A9TH U694 ( .A(EA_MOD1), .B(n446), .C(n428), .D(n427), .Y(n429)} {         );} {  INV_X0P5B_A9TH U695 ( .A(EA_REG1), .Y(n440) );} {  INV_X0P5B_A9TH U696 ( .A(n450), .Y(n441) );} {  NAND3_X0P5A_A9TH U697 ( .A(n431), .B(n437), .C(n441), .Y(LOAD_EA2) );} {  NOR2_X0P5M_A9TH U698 ( .A(LOAD_EA5), .B(PERFORM_EA_READ2), .Y(LOAD_EA6) );} {  NAND2_X0P5M_A9TH U699 ( .A(IR13), .B(IR12), .Y(n534) );} {  AOI21_X0P7M_A9TH U700 ( .A0(n566), .A1(n563), .B0(n499), .Y(n432) );} {  NAND4_X0P5M_A9TH U701 ( .A(IR8), .B(n661), .C(n563), .D(n664), .Y(n607) );} {  AOI21_X0P7M_A9TH U702 ( .A0(n432), .A1(n607), .B0(n705), .Y(DECODER_ALU5) );} {  NOR2_X0P5M_A9TH U703 ( .A(n568), .B(n465), .Y(n659) );} {  NOR2_X0P5M_A9TH U704 ( .A(n466), .B(n465), .Y(n531) );} {  AOI22_X0P5M_A9TH U705 ( .A0(IR8), .A1(n659), .B0(n531), .B1(n533), .Y(n462)} {         );} {  INV_X0P5B_A9TH U706 ( .A(n563), .Y(n530) );} {  AOI21_X0P7M_A9TH U707 ( .A0(n462), .A1(n530), .B0(n705), .Y(DECODER_ALU7) );} {  AOI31_X0P5M_A9TH U708 ( .A0(n660), .A1(n433), .A2(n538), .B0(n705), .Y(n434)} {         );} {  OAI21_X0P5M_A9TH U709 ( .A0(n509), .A1(n496), .B0(n434), .Y(DECODER_ALU15)} {         );} {  NAND2_X0P5M_A9TH U710 ( .A(n446), .B(n439), .Y(n435) );} {  OR2_X0P5M_A9TH U711 ( .A(EA_MOD1), .B(n435), .Y(n436) );} {  NAND4B_X0P7M_A9TH U712 ( .AN(EA_REG2), .B(n440), .C(n446), .D(n439), .Y(n443) );} {  NOR2_X0P5M_A9TH U713 ( .A(n445), .B(n715), .Y(LOAD_EA4) );} {  AOI21_X0P7M_A9TH U714 ( .A0(n442), .A1(n715), .B0(n445), .Y(LOAD_EA1) );} {  NAND3B_X0P5M_A9TH U715 ( .AN(n445), .B(n444), .C(n443), .Y(n451) );} {  AOI21_X0P7M_A9TH U716 ( .A0(n447), .A1(n446), .B0(SAVE_EA5), .Y(n449) );} {  NAND2_X0P5M_A9TH U717 ( .A(n450), .B(EA_REG0), .Y(n448) );} {  OAI211_X0P5M_A9TH U718 ( .A0(n451), .A1(n450), .B0(n449), .C0(n448), .Y(} {        LOAD_EA0) );} {  NAND2_X0P5M_A9TH U719 ( .A(IR8), .B(n664), .Y(n514) );} {  OR2_X0P5M_A9TH U720 ( .A(n705), .B(n489), .Y(n457) );} {  OAI22_X0P5M_A9TH U721 ( .A0(n459), .A1(n452), .B0(n548), .B1(n457), .Y(} {        DECODER_ALU8) );} {  OAI22_X0P5M_A9TH U722 ( .A0(n509), .A1(n452), .B0(n461), .B1(n457), .Y(} {        DECODER_ALU11) );} {  NAND2_X0P5M_A9TH U723 ( .A(n563), .B(n456), .Y(n455) );} {  NAND2_X0P5M_A9TH U724 ( .A(n498), .B(IR9), .Y(n469) );} {  INV_X0P5B_A9TH U725 ( .A(n469), .Y(n523) );} {  NAND2_X0P5M_A9TH U726 ( .A(n523), .B(n709), .Y(n454) );} {  OAI22_X0P5M_A9TH U727 ( .A0(n661), .A1(n455), .B0(n454), .B1(n453), .Y(} {        DECODER_ALU2) );} {  OAI22_X0P5M_A9TH U728 ( .A0(IR4), .A1(n458), .B0(n457), .B1(n469), .Y(} {        DECODER_ALU9) );} {  NAND2_X0P5M_A9TH U729 ( .A(IR9), .B(IR10), .Y(n471) );} {  OAI22_X0P5M_A9TH U730 ( .A0(n542), .A1(n458), .B0(n457), .B1(n471), .Y(} {        DECODER_ALU10) );} {  OAI22_X0P5M_A9TH U731 ( .A0(n459), .A1(n468), .B0(n548), .B1(n470), .Y(} {        DECODER_ALU12) );} {  NAND2_X0P5M_A9TH U732 ( .A(n526), .B(IR15), .Y(n463) );} {  INV_X0P5B_A9TH U733 ( .A(n463), .Y(n569) );} {  NAND2_X0P5M_A9TH U734 ( .A(n569), .B(n709), .Y(n460) );} {  OAI22_X0P5M_A9TH U735 ( .A0(IR14), .A1(n460), .B0(n467), .B1(n548), .Y(} {        DECODER_ALU0) );} {  OAI22_X0P5M_A9TH U736 ( .A0(n705), .A1(n462), .B0(n461), .B1(n467), .Y(} {        DECODER_ALU4) );} {  OAI22_X0P5M_A9TH U737 ( .A0(n463), .A1(n464), .B0(n469), .B1(n467), .Y(} {        DECODER_ALU1) );} {  OAI21B_X0P5M_A9TH U738 ( .A0(n467), .A1(n471), .B0N(DECODER_ALU6), .Y(} {        DECODER_ALU3) );} {  OR2_X0P5M_A9TH U739 ( .A(n623), .B(n468), .Y(n472) );} {  OAI22_X0P5M_A9TH U740 ( .A0(IR4), .A1(n472), .B0(n470), .B1(n469), .Y(} {        DECODER_ALU13) );} {  OAI22_X0P5M_A9TH U741 ( .A0(n542), .A1(n472), .B0(n471), .B1(n470), .Y(} {        DECODER_ALU14) );} {  OAI211_X0P5M_A9TH U742 ( .A0(n479), .A1(n474), .B0(n473), .C0(n709), .Y(} {        DECODER_ALU16) );} {  NOR2_X0P5M_A9TH U743 ( .A(n475), .B(n602), .Y(n477) );} {  NOR2_X0P5M_A9TH U744 ( .A(n705), .B(n480), .Y(DECODER_ALU17) );} {  AOI211_X0P5M_A9TH U745 ( .A0(n483), .A1(n482), .B0(n481), .C0(n705), .Y(} {        DECODER_TRAP3) );} {  OR2_X0P5M_A9TH U746 ( .A(n522), .B(n548), .Y(n591) );} {  NAND4_X1A_A9TH U747 ( .A(n501), .B(n592), .C(n500), .D(n611), .Y(n648) );} {  NOR2_X0P5M_A9TH U748 ( .A(n521), .B(n591), .Y(n520) );} {  INV_X0P5B_A9TH U749 ( .A(n520), .Y(n505) );} {  NOR2_X0P5M_A9TH U750 ( .A(n663), .B(n505), .Y(n503) );} {  NAND2_X0P5M_A9TH U751 ( .A(n541), .B(n509), .Y(n504) );} {  AOI22_X0P5M_A9TH U752 ( .A0(n506), .A1(n569), .B0(n531), .B1(n664), .Y(n507)} {         );} {  AO21_X0P5M_A9TH U753 ( .A0(n664), .A1(n666), .B0(n609), .Y(n595) );} {  NOR2_X0P5M_A9TH U754 ( .A(n598), .B(n595), .Y(n540) );} {  NAND2_X0P5M_A9TH U755 ( .A(IR7), .B(n520), .Y(n508) );} {  INV_X0P5B_A9TH U756 ( .A(n508), .Y(n510) );} {  AOI31_X0P5M_A9TH U757 ( .A0(IR5), .A1(n510), .A2(n542), .B0(n687), .Y(n676)} {         );} {  NAND2_X0P5M_A9TH U758 ( .A(IR15), .B(n511), .Y(n573) );} {  INV_X0P5B_A9TH U759 ( .A(n512), .Y(n527) );} {  NOR2_X0P5M_A9TH U760 ( .A(n527), .B(n571), .Y(n519) );} {  INV_X0P5B_A9TH U761 ( .A(n519), .Y(n513) );} {  NAND2_X0P5M_A9TH U762 ( .A(n515), .B(IR7), .Y(n560) );} {  INV_X0P5B_A9TH U763 ( .A(n560), .Y(n557) );} {  AOI22_X0P5M_A9TH U764 ( .A0(n527), .A1(n516), .B0(n661), .B1(n557), .Y(n518)} {         );} {  NAND3_X0P5A_A9TH U765 ( .A(IR8), .B(IR14), .C(n569), .Y(n517) );} {  NAND3_X0P5A_A9TH U766 ( .A(IR8), .B(n532), .C(n563), .Y(n637) );} {  OAI211_X0P5M_A9TH U767 ( .A0(n518), .A1(n517), .B0(n637), .C0(n607), .Y(n580) );} {  NOR2_X0P5M_A9TH U768 ( .A(n610), .B(n580), .Y(n717) );} {  NAND4_X0P5M_A9TH U769 ( .A(n660), .B(n666), .C(n519), .D(n522), .Y(n654) );} {  NAND4_X0P5M_A9TH U770 ( .A(n527), .B(n520), .C(n572), .D(n623), .Y(n684) );} {  NAND3_X0P5A_A9TH U771 ( .A(IR11), .B(n523), .C(n549), .Y(n606) );} {  AND2_X0P5M_A9TH U772 ( .A(n684), .B(n606), .Y(n583) );} {  NOR2_X0P5M_A9TH U773 ( .A(IR15), .B(n522), .Y(n524) );} {  NAND2_X0P5M_A9TH U774 ( .A(n527), .B(n547), .Y(n653) );} {  NOR2XB_X0P7M_A9TH U775 ( .BN(n685), .A(n608), .Y(n620) );} {  NOR2_X0P5M_A9TH U776 ( .A(n587), .B(n589), .Y(n535) );} {  OR3_X0P5M_A9TH U777 ( .A(n534), .B(n533), .C(IR8), .Y(n638) );} {  NOR2_X0P5M_A9TH U778 ( .A(n538), .B(n537), .Y(n558) );} {  NOR2_X0P5M_A9TH U779 ( .A(n664), .B(n552), .Y(n554) );} {  NAND2_X0P5M_A9TH U780 ( .A(n558), .B(n554), .Y(n649) );} {  AOI211_X0P5M_A9TH U781 ( .A0(n542), .A1(n541), .B0(IR9), .C0(n603), .Y(n544)} {         );} {  NAND3_X0P5A_A9TH U782 ( .A(n545), .B(n544), .C(n543), .Y(n720) );} {  NOR2_X0P5M_A9TH U783 ( .A(IR11), .B(n548), .Y(n594) );} {  NAND2_X0P5M_A9TH U784 ( .A(n549), .B(n594), .Y(n671) );} {  NAND2_X0P5M_A9TH U785 ( .A(IR0), .B(n601), .Y(n550) );} {  OR2_X0P5M_A9TH U786 ( .A(n560), .B(n552), .Y(n553) );} {  AND2_X0P5M_A9TH U787 ( .A(n634), .B(n716), .Y(n621) );} {  INV_X0P5B_A9TH U788 ( .A(n721), .Y(n576) );} {  AOI211_X0P5M_A9TH U789 ( .A0(n561), .A1(n560), .B0(n559), .C0(IR8), .Y(n565)} {         );} {  NOR3_X0P5A_A9TH U790 ( .A(IR7), .B(IR8), .C(n562), .Y(n564) );} {  NAND2_X0P5M_A9TH U791 ( .A(n613), .B(n672), .Y(n700) );} {  AOI22_X0P5M_A9TH U792 ( .A0(n570), .A1(n566), .B0(IR12), .B1(n565), .Y(n574)} {         );} {  NOR2_X0P5M_A9TH U793 ( .A(n568), .B(n567), .Y(n605) );} {  AOI31_X0P5M_A9TH U794 ( .A0(n660), .A1(n570), .A2(n569), .B0(n605), .Y(n636)} {         );} {  INV_X0P5B_A9TH U795 ( .A(n659), .Y(n662) );} {  NOR3_X0P5A_A9TH U796 ( .A(n571), .B(n664), .C(n662), .Y(n585) );} {  AOI31_X0P5M_A9TH U797 ( .A0(n661), .A1(n659), .A2(n572), .B0(n585), .Y(n655)} {         );} {  OAI211_X0P5M_A9TH U798 ( .A0(n574), .A1(n573), .B0(n636), .C0(n655), .Y(n575) );} {  NOR3_X0P5A_A9TH U799 ( .A(n702), .B(n578), .C(n577), .Y(DECODER_TRAP2) );} {  INV_X0P5B_A9TH U800 ( .A(n672), .Y(n581) );} {  NOR3_X0P5A_A9TH U801 ( .A(n581), .B(n580), .C(n579), .Y(n582) );} {  INV_X0P5B_A9TH U802 ( .A(n588), .Y(n639) );} {  AND2_X0P5M_A9TH U803 ( .A(IR8), .B(n594), .Y(n719) );} {  NAND4_X0P5M_A9TH U804 ( .A(n596), .B(n647), .C(n695), .D(n708), .Y(} {        \eco/DECODER_MICROPC2_1 ) );} {  INV_X0P5B_A9TH U805 ( .A(n605), .Y(n718) );} {  NAND4B_X0P7M_A9TH U806 ( .AN(n608), .B(n607), .C(n718), .D(n606), .Y(n616)} {         );} {  OR2_X0P5M_A9TH U807 ( .A(n706), .B(n614), .Y(n683) );} {  NAND4_X0P5M_A9TH U808 ( .A(n713), .B(n619), .C(n618), .D(n617), .Y(} {        DECODER_MICROPC3) );} {  NOR2_X0P5M_A9TH U809 ( .A(IR3), .B(n622), .Y(n689) );} {  OAI211_X0P5M_A9TH U810 ( .A0(n631), .A1(n648), .B0(n710), .C0(n630), .Y(} {        DECODER_MICROPC8) );} {  OR2_X0P5M_A9TH U811 ( .A(n642), .B(n641), .Y(n729) );} {  NAND2_X0P5M_A9TH U812 ( .A(n655), .B(n654), .Y(n723) );} {  OAI22_X0P5M_A9TH U813 ( .A0(n705), .A1(n658), .B0(n657), .B1(n702), .Y(} {        DECODER_MICROPC5) );} {  NOR2_X0P5M_A9TH U814 ( .A(n663), .B(n662), .Y(n665) );} {  AND4_X0P5M_A9TH U815 ( .A(n673), .B(n672), .C(n671), .D(n670), .Y(n675) );} {  AND4_X0P5M_A9TH U816 ( .A(n676), .B(n675), .C(n685), .D(n674), .Y(n677) );} {  OAI22_X0P5M_A9TH U817 ( .A0(n705), .A1(n678), .B0(n677), .B1(n702), .Y(} {        DECODER_MICROPC0) );} {  NOR2_X0P5M_A9TH U818 ( .A(n689), .B(n688), .Y(n690) );} {  OAI22_X0P5M_A9TH U819 ( .A0(n705), .A1(n691), .B0(n690), .B1(n702), .Y(} {        DECODER_MICROPC4) );} {  OAI22_X0P5M_A9TH U820 ( .A0(n705), .A1(n704), .B0(n703), .B1(n702), .Y(} {        DECODER_MICROPC1) );} {  AND4_X0P5M_A9TH U821 ( .A(n710), .B(n709), .C(n729), .D(n708), .Y(n711) );} {  NAND4_X0P5M_A9TH U822 ( .A(n714), .B(n713), .C(n712), .D(n711), .Y(} {        DECODER_MICROPC7) );} {  OR2_X0P5M_A9TH U823 ( .A(LOAD_EA5), .B(n715), .Y(LOAD_EA3) );} {  OA211_X0P5M_A9TH U824 ( .A0(n719), .A1(n718), .B0(n717), .C0(n716), .Y(n722)} {         );} {  NAND4B_X0P7M_A9TH U825 ( .AN(n723), .B(n722), .C(n721), .D(n720), .Y(n726)} {         );} {  OR2_X0P5M_A9TH U826 ( .A(n733), .B(n732), .Y(DECODER_MICROPC6) );} endmodule {} {}
close $b
#set verilog_write ../../Results/$design/${node}/${design}_temp_v1.v
set verilog_write ../../Results/$design/final/${design}_temp_v1.v
../../Results/cisc_decoder/final/cisc_decoder_temp_v1.v
set c [open $verilog_write "a"]
file16
foreach ver $verilog_lines {
	if {[regexp "assign*" $ver]} {
		puts $ver
		set wire [lindex $ver 3] 
		regsub {;} $wire {\1} wire
		puts $wire
		if {[regexp $wire $not_keys]} {
			set pqr [split $wire "_"]
			set key_val [lindex $pqr 3]
			set assign_val "1'b${key_val}"	
			regsub $wire $ver $assign_val ver
			puts "		REPLACED	"
			puts $ver
		}
	}
	puts $c $ver
}
  assign sfllKey_4[17] = sfllKey_1_logic_1;
sfllKey_1_logic_1
  assign sfllKey_4[16] = sfllKey_2_logic_1;
sfllKey_2_logic_1
  assign sfllKey_4[15] = sfllKey_3_logic_0;
sfllKey_3_logic_0
  assign sfllKey_4[14] = sfllKey_4_logic_1;
sfllKey_4_logic_1
  assign sfllKey_4[13] = sfllKey_5_logic_0;
sfllKey_5_logic_0
  assign sfllKey_4[12] = sfllKey_6_logic_0;
sfllKey_6_logic_0
  assign sfllKey_4[11] = sfllKey_7_logic_1;
sfllKey_7_logic_1
  assign sfllKey_4[10] = sfllKey_8_logic_1;
sfllKey_8_logic_1
  assign sfllKey_4[9] = sfllKey_9_logic_1;
sfllKey_9_logic_1
		REPLACED	
  assign sfllKey_4[9] = 1'b1;
  assign sfllKey_4[8] = sfllKey_10_logic_0;
sfllKey_10_logic_0
		REPLACED	
  assign sfllKey_4[8] = 1'b0;
  assign sfllKey_4[7] = sfllKey_11_logic_0;
sfllKey_11_logic_0
		REPLACED	
  assign sfllKey_4[7] = 1'b0;
  assign sfllKey_4[6] = sfllKey_12_logic_1;
sfllKey_12_logic_1
		REPLACED	
  assign sfllKey_4[6] = 1'b1;
  assign sfllKey_4[5] = sfllKey_13_logic_1;
sfllKey_13_logic_1
		REPLACED	
  assign sfllKey_4[5] = 1'b1;
  assign sfllKey_4[4] = sfllKey_14_logic_1;
sfllKey_14_logic_1
		REPLACED	
  assign sfllKey_4[4] = 1'b1;
  assign sfllKey_4[3] = sfllKey_15_logic_0;
sfllKey_15_logic_0
		REPLACED	
  assign sfllKey_4[3] = 1'b0;
  assign sfllKey_4[2] = sfllKey_16_logic_0;
sfllKey_16_logic_0
		REPLACED	
  assign sfllKey_4[2] = 1'b0;
  assign sfllKey_4[1] = sfllKey_17_logic_1;
sfllKey_17_logic_1
		REPLACED	
  assign sfllKey_4[1] = 1'b1;
  assign sfllKey_4[0] = sfllKey_18_logic_1;
sfllKey_18_logic_1
		REPLACED	
  assign sfllKey_4[0] = 1'b1;
  assign DECODER_MICROPC2 = \eco/DECODER_MICROPC2_1 ;
eco/DECODER_MICROPC2_1
close $c
#read_verilog -netlist ../../Results/${design}/${node}/${design}_temp_v1.v
read_verilog -netlist ../../Results/${design}/final/${design}_temp_v1.v
Loading verilog file '/home/projects/aspdac18/Results/cisc_decoder/final/cisc_decoder_temp_v1.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/projects/aspdac18/Results/cisc_decoder/final/cisc_decoder_temp_v1.v
Warning: Overwriting design file '/home/projects/aspdac18/Results/cisc_decoder/final/cisc_decoder'. (DDB-24)
Verilog netlist reader completed successfully.
Current design is now '/home/projects/aspdac18/Results/cisc_decoder/final/cisc_decoder.db:cisc_decoder'
Loaded 1 design.
Current design is 'cisc_decoder'.
cisc_decoder
remove_port $not_keys
Removing port 'sfllKey_9_logic_1' in design 'cisc_decoder'.
Removing port 'sfllKey_10_logic_0' in design 'cisc_decoder'.
Removing port 'sfllKey_11_logic_0' in design 'cisc_decoder'.
Removing port 'sfllKey_12_logic_1' in design 'cisc_decoder'.
Removing port 'sfllKey_13_logic_1' in design 'cisc_decoder'.
Removing port 'sfllKey_14_logic_1' in design 'cisc_decoder'.
Removing port 'sfllKey_15_logic_0' in design 'cisc_decoder'.
Removing port 'sfllKey_16_logic_0' in design 'cisc_decoder'.
Removing port 'sfllKey_17_logic_1' in design 'cisc_decoder'.
Removing port 'sfllKey_18_logic_1' in design 'cisc_decoder'.
1
check_design
1
create_clock -name VCLK -period 10  -waveform {0 5}
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
1
set input_ports  [all_inputs]
{RESET_N SUPERVISOR IR15 IR14 IR13 IR12 IR11 IR10 IR9 IR8 IR7 IR6 IR5 IR4 IR3 IR2 IR1 IR0 EA_TYPE3 EA_TYPE2 EA_TYPE1 EA_TYPE0 EA_MOD2 EA_MOD1 EA_MOD0 EA_REG2 EA_REG1 EA_REG0 sfllKey_1_logic_1 sfllKey_2_logic_1 sfllKey_3_logic_0 sfllKey_4_logic_1 sfllKey_5_logic_0 sfllKey_6_logic_0 sfllKey_7_logic_1 sfllKey_8_logic_1}
set output_ports [all_outputs]
{DECODER_TRAP3 DECODER_TRAP2 DECODER_TRAP1 DECODER_TRAP0 DECODER_MICROPC8 DECODER_MICROPC7 DECODER_MICROPC6 DECODER_MICROPC5 DECODER_MICROPC4 DECODER_MICROPC3 DECODER_MICROPC2 DECODER_MICROPC1 DECODER_MICROPC0 DECODER_ALU17 DECODER_ALU16 DECODER_ALU15 DECODER_ALU14 DECODER_ALU13 DECODER_ALU12 DECODER_ALU11 DECODER_ALU10 DECODER_ALU9 DECODER_ALU8 DECODER_ALU7 DECODER_ALU6 DECODER_ALU5 DECODER_ALU4 DECODER_ALU3 DECODER_ALU2 DECODER_ALU1 DECODER_ALU0 SAVE_EA6 SAVE_EA5 SAVE_EA4 LOAD_EA6 LOAD_EA5 LOAD_EA4 LOAD_EA3 LOAD_EA2 LOAD_EA1 LOAD_EA0 PERFORM_EA_WRITE2 PERFORM_EA_WRITE1 PERFORM_EA_WRITE0 PERFORM_EA_READ3 PERFORM_EA_READ2 PERFORM_EA_READ1}
set_input_delay -max 1 [get_ports $input_ports ] -clock VCLK
1
set_input_delay -min 0 [get_ports $input_ports ] -clock VCLK
1
set_output_delay -max 2 [get_ports $output_ports ] -clock VCLK
1
set_output_delay -min 1 [get_ports $output_ports ] -clock VCLK
1
ungroup -all -flatten
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
0
compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Loading db file '/opt/programs/synopsys/dc/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

  Simplifying Design 'cisc_decoder'

Loaded alib file './alib-52/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'cisc_decoder'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     939.2      0.00       0.0       0.0                              0.0305
    0:00:03     939.2      0.00       0.0       0.0                              0.0305
    0:00:03     939.2      0.00       0.0       0.0                              0.0305
    0:00:03     939.2      0.00       0.0       0.0                              0.0305

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03     939.2      0.00       0.0       0.0                              0.0304
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
    0:00:04     939.2      0.00       0.0       0.0                              0.0244


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04     939.2      0.00       0.0       0.0                              0.0244
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0229

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04     939.2      0.00       0.0       0.0                              0.0229
    0:00:04     939.2      0.00       0.0       0.0                              0.0192
    0:00:04     939.2      0.00       0.0       0.0                              0.0192
    0:00:04     939.2      0.00       0.0       0.0                              0.0192
    0:00:04     939.2      0.00       0.0       0.0                              0.0192
    0:00:04     939.2      0.00       0.0       0.0                              0.0192
    0:00:04     939.2      0.00       0.0       0.0                              0.0192
    0:00:04     939.2      0.00       0.0       0.0                              0.0192
    0:00:04     939.2      0.00       0.0       0.0                              0.0192
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#write -output  ../../Results/$design/${node}/${design}_final_combo.v -hierarchy -format verilog
write -output  ../../Results/$design/final/${design}_final_combo.v -hierarchy -format verilog
Writing verilog file '/home/projects/aspdac18/Results/cisc_decoder/final/cisc_decoder_final_combo.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
#write_sdc "../../Results/$design/${node}/${design}_final_combo.sdc"
write_sdc "../../Results/$design/final/${design}_final_combo.sdc"
1
exit

Thank you...
EQUIVALENCE BETWEEN LOCKED AND ORIGINAL CHECK
############ ENTERING LEC EQUIVALENT CHECKING ################
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 747 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
cisc_decoder
// Command: read_library -Both -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/benchfiles/${design}.v -golden
// Parsing file ../../files/benchfiles/cisc_decoder.v ...
// Golden root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/cisc_decoder/final/cisc_decoder_final_combo.v ...
// Revised root module is set to 'cisc_decoder'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: setenv design $DESIGN
Set variable 'design' as 'cisc_decoder'
// Command: dofile ../../Results/$design/final/key_constraints_final.do
// Command: add pin constraint 1 sfllKey_1_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_2_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_4_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_7_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_8_logic_1 -Revised
// Command: set system mode lec
// Processing Golden ...
//   3% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Mapping key points ...
//   1% completed//   2% completed//   4% completed//   5% completed//   6% completed//   8% completed//   9% completed//  10% completed//  12% completed//  13% completed//  14% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  24% completed//  25% completed//  26% completed//  28% completed//  29% completed//  30% completed//  32% completed//  33% completed//  34% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  44% completed//  45% completed//  46% completed//  48% completed//  49% completed//  50% completed//  52% completed//  53% completed//  54% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  64% completed//  65% completed//  66% completed//  68% completed//  69% completed//  70% completed//  72% completed//  73% completed//  74% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  84% completed//  85% completed//  86% completed//  88% completed//  89% completed//  90% completed//  92% completed//  93% completed//  94% completed//  96% completed//  97% completed//  98% completed// 100% completed================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            28     47        75      
--------------------------------------------------------------------------------
Revised           28     47        75      
================================================================================
// Command: add compared points -all
// 47 compared points added to compare list
// Command: compare
//   0% Comparing 0 out of 47 points, 0 Non-equivalent// 100% Comparing 47 out of 47 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           47        47      
================================================================================
// Command: exit -force
############# GENERATING APD ########### 

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set design   [getenv DESIGN]
cisc_decoder
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set timing_separate_clock_gating_group     true
true
set target_library { /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/ccs/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db}
 /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/ccs/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db
set link_library { /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/ccs/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db                     /home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db                         /home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db                    }
 /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/ccs/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db                     /home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db                         /home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db                    
set_dont_use [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/*]
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/ccs/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db'
1
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_*] dont_use false
Information: Attribute 'dont_use' is set on 27 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P5A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P7A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P7B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1P4A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1P4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X2A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X2B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X3A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X3B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X4A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X6A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X6B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X8A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X8B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NAND2_X8M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_*] dont_use false
Information: Attribute 'dont_use' is set on 10 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X11M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/AND2_X8M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 18 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X0P5A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X0P7A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X1A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X1P4A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X2A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X3A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X4A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X6A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X8A_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/NOR2_X8M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_*] dont_use false
Information: Attribute 'dont_use' is set on 10 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X11M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/OR2_X8M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 7 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XOR2_X4M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 7 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/XNOR2_X4M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_*] dont_use false
Information: Attribute 'dont_use' is set on 40 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P6B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P7B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P8B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X0P8M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X11B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X11M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X13B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X13M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X16B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X16M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P2B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P7B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X1P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X2B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X2P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X2P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X3B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X3P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X3P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X6B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X7P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X7P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X9B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/INV_X9M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_*] dont_use false
Information: Attribute 'dont_use' is set on 36 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X0P7B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X0P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X0P8B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X0P8M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X11B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X11M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X13B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X13M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X16B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X16M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P2B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P7B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X1P7M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X2B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X2P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X2P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X3B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X3P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X3P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X4B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X6B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X6M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X7P5B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X7P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X9B_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/BUF_X9M_A9TH
set_attribute [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFF*Q_*] dont_use false
Information: Attribute 'dont_use' is set on 36 objects. (UID-186)
sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNRPQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNRPQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNRPQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSRPQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSRPQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFNSRPQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFQ_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFQ_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFRPQ_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFRPQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFRPQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFRPQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFRPQ_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSQ_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSQ_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSRPQ_X0P5M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSRPQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSRPQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSRPQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFSRPQ_X4M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFYQ_X1M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFYQ_X2M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFYQ_X3M_A9TH sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/DFFYQ_X4M_A9TH
#read_verilog -netlist ../../Results/$design/final/${design}_final_combo.v
analyze -library WORK -format sverilog ../../Results/$design/final/${design}_final_combo.v
Running PRESTO HDLC
Compiling source file ../../Results/cisc_decoder/final/cisc_decoder_final_combo.v
Presto compilation completed successfully.
1
elaborate $design
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'cisc_decoder'.
1
set key_ports [get_attribute [get_ports sfllKey_*] full_name]
sfllKey_1_logic_1 sfllKey_2_logic_1 sfllKey_3_logic_0 sfllKey_4_logic_1 sfllKey_5_logic_0 sfllKey_6_logic_0 sfllKey_7_logic_1 sfllKey_8_logic_1
source ../../Results/$design/final/key.tcl
1 1 0 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 
puts $KEY
1 1 0 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 
#puts [lindex $KEY 2]
set len [llength $KEY]
18
for {set i 1} {$i <= $len} {incr i} {
	set key_bit [lindex $KEY $i-1]
	set_case_analysis $key_bit sfllKey_${i}_logic_${key_bit}
	#puts [lindex $KEY $i-1]
}
Warning: Can't find object 'sfllKey_9_logic_1' in design 'cisc_decoder'. (UID-95)
Error: Value for list 'port_or_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'sfllKey_10_logic_0' in design 'cisc_decoder'. (UID-95)
Error: Value for list 'port_or_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'sfllKey_11_logic_0' in design 'cisc_decoder'. (UID-95)
Error: Value for list 'port_or_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'sfllKey_12_logic_1' in design 'cisc_decoder'. (UID-95)
Error: Value for list 'port_or_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'sfllKey_13_logic_1' in design 'cisc_decoder'. (UID-95)
Error: Value for list 'port_or_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'sfllKey_14_logic_1' in design 'cisc_decoder'. (UID-95)
Error: Value for list 'port_or_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'sfllKey_15_logic_0' in design 'cisc_decoder'. (UID-95)
Error: Value for list 'port_or_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'sfllKey_16_logic_0' in design 'cisc_decoder'. (UID-95)
Error: Value for list 'port_or_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'sfllKey_17_logic_1' in design 'cisc_decoder'. (UID-95)
Error: Value for list 'port_or_pin_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'sfllKey_18_logic_1' in design 'cisc_decoder'. (UID-95)
Error: Value for list 'port_or_pin_list' must have 1 elements. (CMD-036)
create_clock -name VCLK -period 10  -waveform {0 5}
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
1
#create_clock -name VCLK [get_ports CK] -period 10 -waveform {0 5}
set input_ports  [all_inputs]
{RESET_N SUPERVISOR IR15 IR14 IR13 IR12 IR11 IR10 IR9 IR8 IR7 IR6 IR5 IR4 IR3 IR2 IR1 IR0 EA_TYPE3 EA_TYPE2 EA_TYPE1 EA_TYPE0 EA_MOD2 EA_MOD1 EA_MOD0 EA_REG2 EA_REG1 EA_REG0 sfllKey_1_logic_1 sfllKey_2_logic_1 sfllKey_3_logic_0 sfllKey_4_logic_1 sfllKey_5_logic_0 sfllKey_6_logic_0 sfllKey_7_logic_1 sfllKey_8_logic_1}
set output_ports [all_outputs]
{DECODER_TRAP3 DECODER_TRAP2 DECODER_TRAP1 DECODER_TRAP0 DECODER_MICROPC8 DECODER_MICROPC7 DECODER_MICROPC6 DECODER_MICROPC5 DECODER_MICROPC4 DECODER_MICROPC3 DECODER_MICROPC2 DECODER_MICROPC1 DECODER_MICROPC0 DECODER_ALU17 DECODER_ALU16 DECODER_ALU15 DECODER_ALU14 DECODER_ALU13 DECODER_ALU12 DECODER_ALU11 DECODER_ALU10 DECODER_ALU9 DECODER_ALU8 DECODER_ALU7 DECODER_ALU6 DECODER_ALU5 DECODER_ALU4 DECODER_ALU3 DECODER_ALU2 DECODER_ALU1 DECODER_ALU0 SAVE_EA6 SAVE_EA5 SAVE_EA4 LOAD_EA6 LOAD_EA5 LOAD_EA4 LOAD_EA3 LOAD_EA2 LOAD_EA1 LOAD_EA0 PERFORM_EA_WRITE2 PERFORM_EA_WRITE1 PERFORM_EA_WRITE0 PERFORM_EA_READ3 PERFORM_EA_READ2 PERFORM_EA_READ1}
set_input_delay -clock [get_clocks VCLK] -add_delay 1 [get_ports $input_ports]
1
set_output_delay -clock [get_clocks VCLK] -add_delay 1 [get_ports $output_ports]
1
#set_dont_touch $design
#source ../../Results/$design/final/${design}_final_combo.sdc
puts "THE LOCKED DESIGN SYNTHESIS"
THE LOCKED DESIGN SYNTHESIS
check_design
1
compile_ultra 
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/ccs/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db"
Library analysis succeeded.
Loading db file '/opt/programs/synopsys/dc/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'cisc_decoder'

Loaded alib file './alib-52/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'cisc_decoder'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     923.0      0.00       0.0       0.0                              0.0298
    0:00:09     923.0      0.00       0.0       0.0                              0.0298
    0:00:09     923.0      0.00       0.0       0.0                              0.0298
    0:00:09     923.0      0.00       0.0       0.0                              0.0298

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09     923.0      0.00       0.0       0.0                              0.0297
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
    0:00:09     923.0      0.00       0.0       0.0                              0.0216


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     923.0      0.00       0.0       0.0                              0.0216
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0204

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     923.0      0.00       0.0       0.0                              0.0204
    0:00:09     923.0      0.00       0.0       0.0                              0.0184
    0:00:09     923.0      0.00       0.0       0.0                              0.0184
    0:00:09     923.0      0.00       0.0       0.0                              0.0184
    0:00:09     923.0      0.00       0.0       0.0                              0.0183
    0:00:09     923.0      0.00       0.0       0.0                              0.0183
    0:00:09     923.0      0.00       0.0       0.0                              0.0183
    0:00:09     923.0      0.00       0.0       0.0                              0.0183
    0:00:09     923.0      0.00       0.0       0.0                              0.0183
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/ccs/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_timing > ../../Results/$design/final/locked_timing.rpt
report_area   > ../../Results/$design/final/locked_area.rpt
report_power  > ../../Results/$design/final/locked_power.rpt
remove_design -hier *
Removing design 'cisc_decoder'
1
puts "THE ORIGINAL DESIGN SYNTHESIS"
THE ORIGINAL DESIGN SYNTHESIS
analyze -library WORK -format sverilog ../../files/benchfiles/$design.v
Running PRESTO HDLC
Compiling source file ../../files/benchfiles/cisc_decoder.v
Presto compilation completed successfully.
1
elaborate $design
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'cisc_decoder'.
1
#current_design $design
create_clock -name VCLK -period 10  -waveform {0 5}
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
1
#create_clock -name VCLK [get_ports CK] -period 10 -waveform {0 5}
set input_ports  [all_inputs]
{RESET_N SUPERVISOR IR15 IR14 IR13 IR12 IR11 IR10 IR9 IR8 IR7 IR6 IR5 IR4 IR3 IR2 IR1 IR0 EA_TYPE3 EA_TYPE2 EA_TYPE1 EA_TYPE0 EA_MOD2 EA_MOD1 EA_MOD0 EA_REG2 EA_REG1 EA_REG0}
set output_ports [all_outputs]
{DECODER_TRAP3 DECODER_TRAP2 DECODER_TRAP1 DECODER_TRAP0 DECODER_MICROPC8 DECODER_MICROPC7 DECODER_MICROPC6 DECODER_MICROPC5 DECODER_MICROPC4 DECODER_MICROPC3 DECODER_MICROPC2 DECODER_MICROPC1 DECODER_MICROPC0 DECODER_ALU17 DECODER_ALU16 DECODER_ALU15 DECODER_ALU14 DECODER_ALU13 DECODER_ALU12 DECODER_ALU11 DECODER_ALU10 DECODER_ALU9 DECODER_ALU8 DECODER_ALU7 DECODER_ALU6 DECODER_ALU5 DECODER_ALU4 DECODER_ALU3 DECODER_ALU2 DECODER_ALU1 DECODER_ALU0 SAVE_EA6 SAVE_EA5 SAVE_EA4 LOAD_EA6 LOAD_EA5 LOAD_EA4 LOAD_EA3 LOAD_EA2 LOAD_EA1 LOAD_EA0 PERFORM_EA_WRITE2 PERFORM_EA_WRITE1 PERFORM_EA_WRITE0 PERFORM_EA_READ3 PERFORM_EA_READ2 PERFORM_EA_READ1}
set_input_delay -clock [get_clocks VCLK] -add_delay 1 [get_ports $input_ports]
1
set_output_delay -clock [get_clocks VCLK] -add_delay 1 [get_ports $output_ports]
1
#set_input_delay -max 1 [get_ports $input_ports ] -clock VCLK
#set_input_delay -min 0 [get_ports $input_ports ] -clock VCLK
#set_output_delay -max 2 [get_ports $output_ports ] -clock VCLK
#set_output_delay -min 1 [get_ports $output_ports ] -clock VCLK
check_design
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'cisc_decoder'

Loaded alib file './alib-52/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db.alib'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'cisc_decoder'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
  Global Optimization (Phase 64)
  Global Optimization (Phase 65)
  Global Optimization (Phase 66)
  Global Optimization (Phase 67)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     860.0      0.00       0.0       0.0                              0.0270
    0:00:09     860.0      0.00       0.0       0.0                              0.0270
    0:00:09     860.0      0.00       0.0       0.0                              0.0270
    0:00:09     860.0      0.00       0.0       0.0                              0.0270

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10     860.0      0.00       0.0       0.0                              0.0269
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
    0:00:10     860.0      0.00       0.0       0.0                              0.0203


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     860.0      0.00       0.0       0.0                              0.0203
  Global Optimization (Phase 68)
  Global Optimization (Phase 69)
  Global Optimization (Phase 70)
  Global Optimization (Phase 71)
  Global Optimization (Phase 72)
  Global Optimization (Phase 73)
  Global Optimization (Phase 74)
  Global Optimization (Phase 75)
  Global Optimization (Phase 76)
  Global Optimization (Phase 77)
  Global Optimization (Phase 78)
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0195

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     860.0      0.00       0.0       0.0                              0.0195
    0:00:10     860.0      0.00       0.0       0.0                              0.0170
    0:00:10     860.0      0.00       0.0       0.0                              0.0170
    0:00:10     860.0      0.00       0.0       0.0                              0.0170
    0:00:10     860.0      0.00       0.0       0.0                              0.0170
    0:00:10     860.0      0.00       0.0       0.0                              0.0170
    0:00:10     860.0      0.00       0.0       0.0                              0.0170
    0:00:10     860.0      0.00       0.0       0.0                              0.0170
    0:00:10     860.0      0.00       0.0       0.0                              0.0170
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/ccs/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
write -format verilog -output ../../files/benchfiles/${design}_syn.v
Writing verilog file '/home/projects/aspdac18/files/benchfiles/cisc_decoder_syn.v'.
1
read_verilog -netlist ../../files/benchfiles/${design}_syn.v
Loading verilog file '/home/projects/aspdac18/files/benchfiles/cisc_decoder_syn.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/projects/aspdac18/files/benchfiles/cisc_decoder_syn.v
Verilog netlist reader completed successfully.
Current design is now '/home/projects/aspdac18/files/benchfiles/cisc_decoder.db:cisc_decoder'
Loaded 1 design.
Current design is 'cisc_decoder'.
cisc_decoder
report_timing  > ../../Results/$design/final/orig_timing.rpt
report_area    > ../../Results/$design/final/orig_area.rpt
report_power   > ../../Results/$design/final/orig_power.rpt
exit

Thank you...
ELAPSED TIME:	374
