Info: Starting: Create simulation model
Info: qsys-generate C:\Users\Mahmoud\Desktop\ELEC391\Comms_ass\BCH_204_128_10_enc.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\Mahmoud\Desktop\ELEC391\Comms_ass\BCH_204_128_10_enc\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Comms_ass/BCH_204_128_10_enc.qsys
Progress: Reading input file
Progress: Adding bch_0 [altera_bch 16.1]
Progress: Parameterizing module bch_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: BCH_204_128_10_enc: Generating BCH_204_128_10_enc "BCH_204_128_10_enc" for SIM_VERILOG
Info: bch_0: Generating BCH generator polynomial
Info: bch_0: Generating support files for BCH encoder
Info: bch_0: ----Writing bch_enc_package.vhd
Info: bch_0: "BCH_204_128_10_enc" instantiated altera_bch "bch_0"
Info: BCH_204_128_10_enc: Done "BCH_204_128_10_enc" with 2 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\Mahmoud\Desktop\ELEC391\Comms_ass\BCH_204_128_10_enc\BCH_204_128_10_enc.spd --output-directory=C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/BCH_204_128_10_enc/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\Mahmoud\Desktop\ELEC391\Comms_ass\BCH_204_128_10_enc\BCH_204_128_10_enc.spd --output-directory=C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/BCH_204_128_10_enc/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/BCH_204_128_10_enc/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/BCH_204_128_10_enc/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/BCH_204_128_10_enc/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/BCH_204_128_10_enc/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/BCH_204_128_10_enc/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Mahmoud\Desktop\ELEC391\Comms_ass\BCH_204_128_10_enc.qsys --synthesis=VERILOG --output-directory=C:\Users\Mahmoud\Desktop\ELEC391\Comms_ass\BCH_204_128_10_enc\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Comms_ass/BCH_204_128_10_enc.qsys
Progress: Reading input file
Progress: Adding bch_0 [altera_bch 16.1]
Progress: Parameterizing module bch_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: BCH_204_128_10_enc: Generating BCH_204_128_10_enc "BCH_204_128_10_enc" for QUARTUS_SYNTH
Info: bch_0: Generating BCH generator polynomial
Info: bch_0: Generating support files for BCH encoder
Info: bch_0: ----Writing bch_enc_package.vhd
Info: bch_0: "BCH_204_128_10_enc" instantiated altera_bch "bch_0"
Info: BCH_204_128_10_enc: Done "BCH_204_128_10_enc" with 2 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
