#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d68d00 .scope module, "fourbitSRlatchTB" "fourbitSRlatchTB" 2 1;
 .timescale 0 0;
v0x1d98e10_0 .var "En", 0 0;
RS_0x7f9d18ce8348 .resolv tri, L_0x1d99420, L_0x1d99880, L_0x1d99e00, L_0x1d9a2f0;
v0x1d98eb0_0 .net8 "Q", 3 0, RS_0x7f9d18ce8348; 4 drivers
RS_0x7f9d18ce8378 .resolv tri, L_0x1d99560, L_0x1d99970, L_0x1d99f30, L_0x1d9a390;
v0x1d98f60_0 .net8 "Qbar", 3 0, RS_0x7f9d18ce8378; 4 drivers
v0x1d99010_0 .var "Reset", 3 0;
v0x1d990f0_0 .var "Set", 3 0;
S_0x1d98d20 .scope task, "initialize" "initialize" 2 20, 2 20, S_0x1d68d00;
 .timescale 0 0;
TD_fourbitSRlatchTB.initialize ;
    %set/v v0x1d990f0_0, 0, 4;
    %set/v v0x1d99010_0, 0, 4;
    %set/v v0x1d98e10_0, 1, 1;
    %end;
S_0x1d55360 .scope module, "DUT" "fourbitSRlatch" 2 11, 3 1, S_0x1d68d00;
 .timescale 0 0;
v0x1d98960_0 .net "En", 0 0, v0x1d98e10_0; 1 drivers
v0x1d98a90_0 .alias "Q", 3 0, v0x1d98eb0_0;
v0x1d98b30_0 .alias "Qbar", 3 0, v0x1d98f60_0;
v0x1d98bd0_0 .net "Reset", 3 0, v0x1d99010_0; 1 drivers
v0x1d98c80_0 .net "Set", 3 0, v0x1d990f0_0; 1 drivers
L_0x1d99260 .part v0x1d990f0_0, 0, 1;
L_0x1d99330 .part v0x1d99010_0, 0, 1;
L_0x1d99420 .part/pv v0x1d986d0_0, 0, 1, 4;
L_0x1d99560 .part/pv L_0x1d991a0, 0, 1, 4;
L_0x1d99700 .part v0x1d990f0_0, 1, 1;
L_0x1d997a0 .part v0x1d99010_0, 1, 1;
L_0x1d99880 .part/pv v0x1d98260_0, 1, 1, 4;
L_0x1d99970 .part/pv L_0x1d996a0, 1, 1, 4;
L_0x1d99b10 .part v0x1d990f0_0, 2, 1;
L_0x1d99c40 .part v0x1d99010_0, 2, 1;
L_0x1d99e00 .part/pv v0x1d97d90_0, 2, 1, 4;
L_0x1d99f30 .part/pv L_0x1d99ab0, 2, 1, 4;
L_0x1d9a0d0 .part v0x1d990f0_0, 3, 1;
L_0x1d9a1a0 .part v0x1d99010_0, 3, 1;
L_0x1d9a2f0 .part/pv v0x1d978c0_0, 3, 1, 4;
L_0x1d9a390 .part/pv L_0x1d99da0, 3, 1, 4;
S_0x1d984c0 .scope module, "Sr1" "onebitSRlatch" 3 10, 4 1, S_0x1d55360;
 .timescale 0 0;
L_0x1d991a0 .functor NOT 1, v0x1d986d0_0, C4<0>, C4<0>, C4<0>;
v0x1d98630_0 .alias "En", 0 0, v0x1d98960_0;
v0x1d986d0_0 .var "Q", 0 0;
v0x1d98770_0 .net "Qbar", 0 0, L_0x1d991a0; 1 drivers
v0x1d98810_0 .net "Reset", 0 0, L_0x1d99330; 1 drivers
v0x1d988c0_0 .net "Set", 0 0, L_0x1d99260; 1 drivers
E_0x1d985b0 .event edge, v0x1d6c320_0, v0x1d988c0_0, v0x1d98810_0, v0x1d986d0_0;
S_0x1d98000 .scope module, "Sr2" "onebitSRlatch" 3 11, 4 1, S_0x1d55360;
 .timescale 0 0;
L_0x1d996a0 .functor NOT 1, v0x1d98260_0, C4<0>, C4<0>, C4<0>;
v0x1d98170_0 .alias "En", 0 0, v0x1d98960_0;
v0x1d98260_0 .var "Q", 0 0;
v0x1d98300_0 .net "Qbar", 0 0, L_0x1d996a0; 1 drivers
v0x1d983a0_0 .net "Reset", 0 0, L_0x1d997a0; 1 drivers
v0x1d98420_0 .net "Set", 0 0, L_0x1d99700; 1 drivers
E_0x1d980f0 .event edge, v0x1d6c320_0, v0x1d98420_0, v0x1d983a0_0, v0x1d98260_0;
S_0x1d97b50 .scope module, "Sr3" "onebitSRlatch" 3 12, 4 1, S_0x1d55360;
 .timescale 0 0;
L_0x1d99ab0 .functor NOT 1, v0x1d97d90_0, C4<0>, C4<0>, C4<0>;
v0x1d97cc0_0 .alias "En", 0 0, v0x1d98960_0;
v0x1d97d90_0 .var "Q", 0 0;
v0x1d97e10_0 .net "Qbar", 0 0, L_0x1d99ab0; 1 drivers
v0x1d97eb0_0 .net "Reset", 0 0, L_0x1d99c40; 1 drivers
v0x1d97f60_0 .net "Set", 0 0, L_0x1d99b10; 1 drivers
E_0x1d97c40 .event edge, v0x1d6c320_0, v0x1d97f60_0, v0x1d97eb0_0, v0x1d97d90_0;
S_0x1d58830 .scope module, "Sr4" "onebitSRlatch" 3 13, 4 1, S_0x1d55360;
 .timescale 0 0;
L_0x1d99da0 .functor NOT 1, v0x1d978c0_0, C4<0>, C4<0>, C4<0>;
v0x1d6c320_0 .alias "En", 0 0, v0x1d98960_0;
v0x1d978c0_0 .var "Q", 0 0;
v0x1d97960_0 .net "Qbar", 0 0, L_0x1d99da0; 1 drivers
v0x1d97a00_0 .net "Reset", 0 0, L_0x1d9a1a0; 1 drivers
v0x1d97ab0_0 .net "Set", 0 0, L_0x1d9a0d0; 1 drivers
E_0x1d68ca0 .event edge, v0x1d6c320_0, v0x1d97ab0_0, v0x1d97a00_0, v0x1d978c0_0;
    .scope S_0x1d984c0;
T_1 ;
    %wait E_0x1d985b0;
    %load/v 8, v0x1d98630_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1d988c0_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %load/v 10, v0x1d98810_0, 1;
    %mov 11, 0, 1;
    %cmpi/u 10, 0, 2;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x1d986d0_0, 1;
    %set/v v0x1d986d0_0, 8, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x1d98630_0, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v0x1d988c0_0, 1;
    %load/v 9, v0x1d98810_0, 1;
    %cmp/u 8, 9, 1;
    %inv 4, 1;
    %jmp/0xz  T_1.4, 4;
    %load/v 8, v0x1d988c0_0, 1;
    %set/v v0x1d986d0_0, 8, 1;
    %jmp T_1.5;
T_1.4 ;
    %set/v v0x1d986d0_0, 2, 1;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1d98000;
T_2 ;
    %wait E_0x1d980f0;
    %load/v 8, v0x1d98170_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1d98420_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %load/v 10, v0x1d983a0_0, 1;
    %mov 11, 0, 1;
    %cmpi/u 10, 0, 2;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0x1d98260_0, 1;
    %set/v v0x1d98260_0, 8, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x1d98170_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v0x1d98420_0, 1;
    %load/v 9, v0x1d983a0_0, 1;
    %cmp/u 8, 9, 1;
    %inv 4, 1;
    %jmp/0xz  T_2.4, 4;
    %load/v 8, v0x1d98420_0, 1;
    %set/v v0x1d98260_0, 8, 1;
    %jmp T_2.5;
T_2.4 ;
    %set/v v0x1d98260_0, 2, 1;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1d97b50;
T_3 ;
    %wait E_0x1d97c40;
    %load/v 8, v0x1d97cc0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1d97f60_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %load/v 10, v0x1d97eb0_0, 1;
    %mov 11, 0, 1;
    %cmpi/u 10, 0, 2;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x1d97d90_0, 1;
    %set/v v0x1d97d90_0, 8, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x1d97cc0_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v0x1d97f60_0, 1;
    %load/v 9, v0x1d97eb0_0, 1;
    %cmp/u 8, 9, 1;
    %inv 4, 1;
    %jmp/0xz  T_3.4, 4;
    %load/v 8, v0x1d97f60_0, 1;
    %set/v v0x1d97d90_0, 8, 1;
    %jmp T_3.5;
T_3.4 ;
    %set/v v0x1d97d90_0, 2, 1;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1d58830;
T_4 ;
    %wait E_0x1d68ca0;
    %load/v 8, v0x1d6c320_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1d97ab0_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %load/v 10, v0x1d97a00_0, 1;
    %mov 11, 0, 1;
    %cmpi/u 10, 0, 2;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_4.0, 8;
    %load/v 8, v0x1d978c0_0, 1;
    %set/v v0x1d978c0_0, 8, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x1d6c320_0, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v0x1d97ab0_0, 1;
    %load/v 9, v0x1d97a00_0, 1;
    %cmp/u 8, 9, 1;
    %inv 4, 1;
    %jmp/0xz  T_4.4, 4;
    %load/v 8, v0x1d97ab0_0, 1;
    %set/v v0x1d978c0_0, 8, 1;
    %jmp T_4.5;
T_4.4 ;
    %set/v v0x1d978c0_0, 2, 1;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1d68d00;
T_5 ;
    %vpi_call 2 15 "$monitor", $time, "  Set = %b, Reset = %b, En = %b, Q = %b, Qbar = %b", v0x1d990f0_0, v0x1d99010_0, v0x1d98e10_0, v0x1d98eb0_0, v0x1d98f60_0;
    %vpi_call 2 16 "$dumpfile", "fourbitSRlatchwaveform.vcd";
    %vpi_call 2 17 "$dumpvars", 1'sb0, S_0x1d68d00;
    %end;
    .thread T_5;
    .scope S_0x1d68d00;
T_6 ;
    %fork TD_fourbitSRlatchTB.initialize, S_0x1d98d20;
    %join;
    %delay 5, 0;
    %set/v v0x1d990f0_0, 0, 4;
    %set/v v0x1d99010_0, 1, 4;
    %set/v v0x1d98e10_0, 1, 1;
    %delay 5, 0;
    %set/v v0x1d990f0_0, 0, 4;
    %set/v v0x1d99010_0, 0, 4;
    %set/v v0x1d98e10_0, 1, 1;
    %delay 5, 0;
    %movi 8, 5, 4;
    %set/v v0x1d990f0_0, 8, 4;
    %movi 8, 10, 4;
    %set/v v0x1d99010_0, 8, 4;
    %set/v v0x1d98e10_0, 1, 1;
    %delay 5, 0;
    %movi 8, 12, 4;
    %set/v v0x1d990f0_0, 8, 4;
    %set/v v0x1d99010_0, 0, 4;
    %set/v v0x1d98e10_0, 0, 1;
    %delay 5, 0;
    %set/v v0x1d990f0_0, 1, 4;
    %set/v v0x1d99010_0, 0, 4;
    %set/v v0x1d98e10_0, 1, 1;
    %delay 5, 0;
    %movi 8, 12, 4;
    %set/v v0x1d990f0_0, 8, 4;
    %movi 8, 3, 4;
    %set/v v0x1d99010_0, 8, 4;
    %set/v v0x1d98e10_0, 1, 1;
    %delay 5, 0;
    %movi 8, 12, 4;
    %set/v v0x1d990f0_0, 8, 4;
    %movi 8, 3, 4;
    %set/v v0x1d99010_0, 8, 4;
    %set/v v0x1d98e10_0, 1, 1;
    %delay 5, 0;
    %movi 8, 10, 4;
    %set/v v0x1d990f0_0, 8, 4;
    %movi 8, 5, 4;
    %set/v v0x1d99010_0, 8, 4;
    %set/v v0x1d98e10_0, 1, 1;
    %delay 5, 0;
    %vpi_call 2 54 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "4bitSRlatchTB.v";
    "4bitSRlatch.v";
    "1bitSRlatch.v";
