<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="APP_CANCFG" id="APP_CANCFG">
  
  
  <register acronym="SS_PID" description="SS_PID" id="SS_PID" offset="0x0" width="32">
    
  <bitfield begin="31" description="PID register scheme" end="30" id="SCHEME" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Business Unit: 10 = Processors" end="28" id="BU" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="27" description="Module ID" end="16" id="MODULE_ID" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="15" description="RTL revision. Will vary depending on release." end="11" id="RTL" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="Major revision" end="8" id="MAJOR" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="Custom" end="6" id="CUSTOM" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Minor revision" end="0" id="MINOR" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="SS_CTRL" description="SS_CTRL" id="SS_CTRL" offset="0x4" width="32">
    
  <bitfield begin="31" description="Reserved" end="7" id="NU0" rwaccess="R" width="25"></bitfield>
    
  <bitfield begin="6" description="External TimeStamp Counter Enable" end="6" id="EXT_TS_CNTR_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Automatic Wakeup Enable" end="5" id="AUTOWAKEUP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Wakeup Request Enable" end="4" id="WAKEUPREGEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="0-Honor Debug Suspend, 1-Disregard debug suspend" end="3" id="DBGSUSP_FREE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Reserved" end="0" id="NU" rwaccess="R" width="3"></bitfield>
  </register>
  
  
  <register acronym="SS_STAT" description="SS_STAT" id="SS_STAT" offset="0x8" width="32">
    
  <bitfield begin="31" description="Reserved" end="3" id="NU1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description="Reflects the value of mcanss_enable_fdoe configuration port x=mcanss_enable_fdoe" end="2" id="EN_FDOE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="0:Memory Initialization is in progress, 1:Memory Intialization Done" end="1" id="MMI_DONE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Reserved" end="0" id="NU" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="SS_ICS" description="SS_ICS" id="SS_ICS" offset="0xC" width="32">
    
  <bitfield begin="31" description="Reserved" end="1" id="NU2" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="This bit contains the External TimeStamp Counter Overflow Interrupt status. Write '1' to clear bits. (ICS - Interrupt Clear Shadow Register)" end="0" id="ICS" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="SS_IRS" description="SS_IRS" id="SS_IRS" offset="0x10" width="32">
    
  <bitfield begin="31" description="Reserved" end="1" id="NU3" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="External TimeStamp Counter Overflow Interrupt status. Read raw interrupt status. (IRS - Interrupt Raw Status Register)" end="0" id="IRS" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="SS_IECS" description="SS_IECS" id="SS_IECS" offset="0x14" width="32">
    
  <bitfield begin="31" description="Reserved" end="1" id="NU4" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="External TimeStamp Counter Overflow Interrupt. Write '1' to clear bits. (IECS - Interrupt Enable Clear Shadow Register)" end="0" id="IECS" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="SS_IE" description="SS_IE" id="SS_IE" offset="0x18" width="32">
    
  <bitfield begin="31" description="Reserved" end="1" id="NU5" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="External TimeStamp Counter Overflow Interrupt. Write '1' to set interrupt enable. Read returns interrupt enable. (IE - Interrupt Enable Register)" end="0" id="IE" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SS_IES" description="SS_IES" id="SS_IES" offset="0x1C" width="32">
    
  <bitfield begin="31" description="Reserved" end="1" id="NU6" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="External TimeStamp Counter Overflow Interrupt. Read Enabled Interrupts. (IES - Interrupt Enable Status)" end="0" id="IES" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="SS_EOI" description="SS_EOI" id="SS_EOI" offset="0x20" width="32">
    
  <bitfield begin="31" description="Reserved" end="8" id="NU7" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="Write with bit position of targeted interrupt. (E.g. Ext TS is bit 0). Upon write, level interrupt will clear and if unserviced interrupt counter > 1 will issue another pulse interrupt.  Field values:   ext_ts_eoi(0): EOI value for External TS interrupt   mcan_0_eoi(1): EOI value for mcan[0] interrupt   mcan_1_eoi(2): EOI value for mcan[1] interrupt (EOI - End Of Interrupt)" end="0" id="EOI" rwaccess="W" width="8"></bitfield>
  </register>
  
  
  <register acronym="SS_EXT_TS_PS" description="SS_EXT_TS_PS" id="SS_EXT_TS_PS" offset="0x24" width="32">
    
  <bitfield begin="31" description="Reserved" end="24" id="NU8" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="External Timestamp Prescaler reload value. External Timestamp count rate is host clock rate divided by this value with one exception: a value of 0 has the same effect as 1 ." end="0" id="PRESCALE" rwaccess="RW" width="24"></bitfield>
  </register>
  
  
  <register acronym="SS_EXT_TS_USIC" description="SS_EXT_TS_USIC" id="SS_EXT_TS_USIC" offset="0x28" width="32">
    
  <bitfield begin="31" description="Reserved" end="5" id="NU9" rwaccess="R" width="27"></bitfield>
    
  <bitfield begin="4" description="Number of unserviced rollover interrupts. If >1 an EOI write will issue another pulse interrupt (EXT_TS_USIC - External TImeStamp Unserviced Interrupts Counter)" end="0" id="EXT_TS_INTR_CNTR" rwaccess="R" width="5"></bitfield>
  </register>
  
  
  <register acronym="CREL" description="CREL" id="CREL" offset="0x200" width="32">
    
  <bitfield begin="31" description="Core Release" end="28" id="REL" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="27" description="Step of Core Release" end="24" id="STEP" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="23" description="Sub-Step of Core Release" end="20" id="SUBSTEP" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description="Time Stamp Year" end="16" id="YEAR" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="15" description="Time Stamp Month" end="8" id="MON" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Time Stamp Day" end="0" id="DAY" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="ENDN" description="ENDN" id="ENDN" offset="0x204" width="32">
    
  <bitfield begin="31" description="Endianess test value" end="0" id="ETV" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CUST" description="CUST" id="CUST" offset="0x208" width="32">
    
  <bitfield begin="31" description="Custom" end="0" id="CUST" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="DBTP" description="DBTP" id="DBTP" offset="0x20C" width="32">
    
  <bitfield begin="31" description="Reserved" end="24" id="NU13" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Transmitter Delay Compensation" end="23" id="TDC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Reserved" end="21" id="NU12" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="20" description="Data Baud Rate Prescaler" end="16" id="DBRP" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="13" id="NU11" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="12" description="Data time segment before smaple point" end="8" id="DTSEG1" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="7" description="Data time segment after sample point" end="4" id="DTSEG2" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="Data resynchronization Jump Width" end="0" id="DSJW" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="TEST" description="TEST" id="TEST" offset="0x210" width="32">
    
  <bitfield begin="31" description="Reserved" end="8" id="NU15" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description="Receive Pin" end="7" id="RX" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="Control of Transmit Pin" end="5" id="TX" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description="Loop Back Mode" end="4" id="LBCK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Reserved" end="0" id="NU14" rwaccess="R" width="4"></bitfield>
  </register>
  
  
  <register acronym="RWD" description="RWD" id="RWD" offset="0x214" width="32">
    
  <bitfield begin="31" description="Reserved" end="16" id="NU16" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Watchdog Value" end="8" id="WDV" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Watchdog Counter Value" end="0" id="WDC" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CCCR" description="CCCR" id="CCCR" offset="0x218" width="32">
    
  <bitfield begin="31" description="Reserved" end="15" id="NU18" rwaccess="R" width="17"></bitfield>
    
  <bitfield begin="14" description="Transmit Pause" end="14" id="TXP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Edge Filtering durign Bus Integration" end="13" id="EFBI" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Protocol Exception Handling Disable" end="12" id="PXHD" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Reserved" end="10" id="NU17" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="9" description="Bit Rate Switch Enable" end="9" id="BRSE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="FD Operation Enable" end="8" id="FDOE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Test Mode enable" end="7" id="TEST" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Disable Automatic Regransmission" end="6" id="DAR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Bus Monitoring Mode" end="5" id="MON" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Clock Stop Request" end="4" id="CSR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Clock Stop Acknowledge" end="3" id="CSA" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Restriced Operation Mode" end="2" id="ASM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Configuration Change Enable" end="1" id="CCE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Initialization" end="0" id="INIT" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="NBTP" description="NBTP" id="NBTP" offset="0x21C" width="32">
    
  <bitfield begin="31" description="Nominal Resynchronization Jump Width" end="25" id="NSJW" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="24" description="Nominal Baud Rate Prescaler" end="16" id="NBRP" rwaccess="RW" width="9"></bitfield>
    
  <bitfield begin="15" description="Nominal Time segment before sample point" end="8" id="NTSEG1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="7" id="NU19" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="Nominal Time segment after sample point" end="0" id="NTSEG2" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="TSCC" description="TSCC" id="TSCC" offset="0x220" width="32">
    
  <bitfield begin="31" description="Reserved" end="20" id="NU21" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="Timestamp Counter Prescaler" end="16" id="TCP" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="2" id="NU20" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description="Timestamp Select" end="0" id="TSS" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="TSCV" description="TSCV" id="TSCV" offset="0x224" width="32">
    
  <bitfield begin="31" description="Reserved" end="16" id="NU22" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Timestamp Counter" end="0" id="TSC" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="TOCC" description="TOCC" id="TOCC" offset="0x228" width="32">
    
  <bitfield begin="31" description="Timeout Period" end="16" id="TOP" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="3" id="NU23" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="2" description="Timeout Select" end="1" id="TOS" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="0" description="Enable Timeout Counter" end="0" id="ETOC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="TOCV" description="TOCV" id="TOCV" offset="0x22C" width="32">
    
  <bitfield begin="31" description="Reserved" end="16" id="NU24" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Timeout Counter" end="0" id="TOC" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RES00" description="RES00" id="RES00" offset="0x230" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RES00" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RES01" description="RES01" id="RES01" offset="0x234" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RES01" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RES02" description="RES02" id="RES02" offset="0x238" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RES02" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RES03" description="RES03" id="RES03" offset="0x23C" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RES03" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ECR" description="ECR" id="ECR" offset="0x240" width="32">
    
  <bitfield begin="31" description="Reserved" end="24" id="NU25" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="CAN Error Logging" end="16" id="CEL" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Recieve Error Passive" end="15" id="RP" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="Recieve Error Counter" end="8" id="REC" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="7" description="Transmit Error Counter" end="0" id="TEC" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="PSR" description="PSR" id="PSR" offset="0x244" width="32">
    
  <bitfield begin="31" description="Reserved" end="23" id="NU27" rwaccess="R" width="9"></bitfield>
    
  <bitfield begin="22" description="Transmitter Delay Compensation Value" end="16" id="TDCV" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="15" id="NU26" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="Protocol Exception Event" end="14" id="PXE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="Recieved a CAN FD Message" end="13" id="RFDF" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="BRS flag of last recieved CAN FD Message" end="12" id="RBRS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="ESI flag of last recieved CAN FD Message" end="11" id="RESI" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="Data Phase Last Error Code" end="8" id="DLEC" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="Bus_Off status" end="7" id="BO" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="Warning Status" end="6" id="EW" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="Error Passive" end="5" id="EP" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="Activity" end="3" id="ACT" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="2" description="Last Error Code" end="0" id="LEC" rwaccess="R" width="3"></bitfield>
  </register>
  
  
  <register acronym="TDCR" description="TDCR" id="TDCR" offset="0x248" width="32">
    
  <bitfield begin="31" description="Reserved" end="15" id="NU29" rwaccess="R" width="17"></bitfield>
    
  <bitfield begin="14" description="Transmitter Delay Compensation Offset" end="8" id="TDCO" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="7" id="NU28" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="Transmitter Delay Compensation Filter Window Length" end="0" id="TDCF" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="RES04" description="RES04" id="RES04" offset="0x24C" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RES04" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="IR" description="IR" id="IR" offset="0x250" width="32">
    
  <bitfield begin="31" description="Reserved" end="30" id="NU30" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Access to Reserved Address" end="29" id="ARA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Protocol Error in data Phase" end="28" id="PED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Protocol Error in Arbitration Phase" end="27" id="PEA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Watchdog Interrupt" end="26" id="WDI" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Bus_Off Status" end="25" id="BO" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Warning Status" end="24" id="EW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Error Passive" end="23" id="EP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Error Logging Overflow" end="22" id="ELO" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Bit Error Uncorrected" end="21" id="BEU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Bit Error Corrected" end="20" id="BEC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Message stored to Dedicated Rx Buffer" end="19" id="DRX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Timeout Occurred" end="18" id="TOO" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Message RAM Access Failure" end="17" id="MRAF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Timestamp Wraparound" end="16" id="TSW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Tx Event FIFO Element Lost" end="15" id="TEFL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Tx Event FIFO Full" end="14" id="TEFF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Tx Event FIFO Watermark Reached" end="13" id="TEFW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Tx Event FIFO New Entry" end="12" id="TEFN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Tx FIFO Empty" end="11" id="TFE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Transmission Cancellation Finished" end="10" id="TCF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Transmission Complete" end="9" id="TC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="High Priority Message" end="8" id="HPM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Rx FIFO 1 Message Lost" end="7" id="RF1L" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Rx FIFO 1 Full" end="6" id="RF1F" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Rx FIFO 1 Watermark Reached" end="5" id="RF1W" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Rx FIFO 1 New Message" end="4" id="RF1N" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Rx FIFO 0 Message Lost" end="3" id="RF0L" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Rx FIFO 0 Full" end="2" id="RF0F" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Rx FIFO 0 Watermark Reached" end="1" id="RF0W" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Rx FIFO 0 New Message" end="0" id="RF0N" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="IE" description="IE" id="IE" offset="0x254" width="32">
    
  <bitfield begin="31" description="Reserved" end="30" id="NU31" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Accees to Reserve Address Interrupt Enable" end="29" id="ARAE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Protocol Error in Data Phase Interrupt Enable" end="28" id="PEDE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Protocol Error in Arbitration Phase Interrupt Enable" end="27" id="PEAE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Watchdog Interrupt Enable" end="26" id="WDIE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Bus_Off Status Interrupt Enable" end="25" id="BOE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Warning Status Interrupt Enable" end="24" id="EWE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Error Passive Interrupt Enable" end="23" id="EPE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Error Logging Overflow Interrupt Enable" end="22" id="ELOE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Bit Error Uncorrected Interrupt Enable" end="21" id="BEUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Bit Error Corrected Interrupt Enable" end="20" id="BECE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Message stored to Dedicated Rx Buffer Interrupt Enable" end="19" id="DRX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Timeout Occurred Interrupt Enable" end="18" id="TOOE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Message RAM Access Failure Interrupt Enable" end="17" id="MRAFE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Timestamp Wraparound Interrupt Enable" end="16" id="TSWE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Tx Event FIFO Event Lost Interrupt Enable" end="15" id="TEFLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Tx Event FIFO Full Interrupt Enable" end="14" id="TEFFE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Tx Event FIFO Watermark Reached Interrupt enable" end="13" id="TEFWE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Tx Event FIFO New Entry Interrupt Enable" end="12" id="TEFNE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Tx FIFO Empty Interrupt Enable" end="11" id="TFEE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Transmission Cancellation Finishied Interrupt Enable" end="10" id="TCFE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Transmission Completed Interrupt Enable" end="9" id="TCE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="High Priority message Interrupt Enable" end="8" id="HPME" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="rx FIFO 1 Message Lost Interrupt Enable" end="7" id="RF1LE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Rx FIFO 1 Full Interrupt Enable" end="6" id="RF1FE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Rx FIFO 1 Watermark Reached Interrupt Enable" end="5" id="RF1WE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Rx FIFO 1 New Message Interrupt Enable" end="4" id="RF1NE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Rx FIFO 0 Message Lost Interrupt Enable" end="3" id="RF0LE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Rx FIFO 0 Full Interrupt Enable" end="2" id="RF0FE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Rx FIFO 0 Watermark Reached Interrupt Enable" end="1" id="RF0WE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Rx FIFO 0 New Message Interrupt Enable" end="0" id="RF0NE" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ILS" description="ILS" id="ILS" offset="0x258" width="32">
    
  <bitfield begin="31" description="Reserved" end="30" id="NU32" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Accees to Reserve Address Interrupt Line" end="29" id="ARAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Protocol Error in Data Phase Interrupt Line" end="28" id="PEDL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Protocol Error in Arbitration Phase Interrupt Line" end="27" id="PEAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Watchdog Interrupt Line" end="26" id="WDIL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Bus_Off Status Interrupt Line" end="25" id="BOL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Warning Status Interrupt Line" end="24" id="EWL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Error Passive Interrupt Line" end="23" id="EPL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Error Logging Overflow Interrupt Line" end="22" id="ELOL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Bit Error Uncorrected Interrupt Line" end="21" id="BEUL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Bit Error Corrected Interrupt Line" end="20" id="BECL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Message stored to Dedicated Rx Buffer Interrupt Line" end="19" id="DRXL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Timeout Occurred Interrupt Line" end="18" id="TOOL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Message RAM Access Failure Interrupt Line" end="17" id="MRAFL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Timestamp Wraparound Interrupt Line" end="16" id="TSWL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Tx Event FIFO Event Lost Interrupt Line" end="15" id="TEFLL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Tx Event FIFO Full Interrupt Line" end="14" id="TEFFL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Tx Event FIFO Watermark Reached Interrupt Line" end="13" id="TEFWL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Tx Event FIFO New Entry Interrupt Line" end="12" id="TEFNL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Tx FIFO Empty Interrupt Line" end="11" id="TFEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Transmission Cancellation Finishied Interrupt Line" end="10" id="TCFL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Transmission Completed Interrupt Line" end="9" id="TCL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="High Priority message Interrupt Line" end="8" id="HPML" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="rx FIFO 1 Message Lost Interrupt Line" end="7" id="RF1LL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Rx FIFO 1 Full Interrupt Line" end="6" id="RF1FL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Rx FIFO 1 Watermark Reached Interrupt Line" end="5" id="RF1WL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Rx FIFO 1 New Message Interrupt Line" end="4" id="RF1NL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Rx FIFO 0 Message Lost Interrupt Line" end="3" id="RF0LL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Rx FIFO 0 Full Interrupt Line" end="2" id="RF0FL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Rx FIFO 0 Watermark Reached Interrupt Line" end="1" id="RF0WL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Rx FIFO 0 New Message Interrupt Line" end="0" id="RF0NL" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ILE" description="ILE" id="ILE" offset="0x25C" width="32">
    
  <bitfield begin="31" description="Reserved" end="2" id="NU33" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description="Enable Interrupt Line 1" end="1" id="EINT1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Enable Interrupt Line 0" end="0" id="EINT0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RES05" description="RES05" id="RES05" offset="0x260" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RES05" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RES06" description="RES06" id="RES06" offset="0x264" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RES06" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RES07" description="RES07" id="RES07" offset="0x268" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RES07" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RES08" description="RES08" id="RES08" offset="0x26C" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RES08" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RES09" description="RES09" id="RES09" offset="0x270" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RES09" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RES10" description="RES10" id="RES10" offset="0x274" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RES10" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RES11" description="RES11" id="RES11" offset="0x278" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RES11" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RES12" description="RES12" id="RES12" offset="0x27C" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RES12" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="GFC" description="GFC" id="GFC" offset="0x280" width="32">
    
  <bitfield begin="31" description="Reserved" end="6" id="NU34" rwaccess="R" width="26"></bitfield>
    
  <bitfield begin="5" description="Accept Non-matching Frames Standard" end="4" id="ANFS" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="3" description="Accept Non-matching Frames Extended" end="2" id="ANFE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description="reject Remote Frames Standard" end="1" id="RRFS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="reject Remote Frames Extended" end="0" id="RRFE" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SIDFC" description="SIDFC" id="SIDFC" offset="0x284" width="32">
    
  <bitfield begin="31" description="Reserved" end="24" id="NU36" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="List Size Standard" end="16" id="LSS_S" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Filter List Standard Start Address" end="2" id="FLSSA_S" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="1" description="Reserved" end="0" id="NU35" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="XIDFC" description="XIDFC" id="XIDFC" offset="0x288" width="32">
    
  <bitfield begin="31" description="Reserved" end="23" id="NU38" rwaccess="R" width="9"></bitfield>
    
  <bitfield begin="22" description="List Size Standard" end="16" id="LSS_X" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="15" description="Filter List Standard Start Address" end="2" id="FLSSA_X" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="1" description="Reserved" end="0" id="NU37" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="RES13" description="RES13" id="RES13" offset="0x28C" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RES13" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="XIDAM" description="XIDAM" id="XIDAM" offset="0x290" width="32">
    
  <bitfield begin="31" description="Reserved" end="29" id="NU39" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="28" description="Extended ID Mask" end="0" id="EIDM" rwaccess="RW" width="29"></bitfield>
  </register>
  
  
  <register acronym="HPMS" description="HPMS" id="HPMS" offset="0x294" width="32">
    
  <bitfield begin="31" description="Reserved" end="16" id="NU40" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Filter List" end="15" id="FLST" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="Filter Index" end="8" id="FIDX" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="7" description="Message Storeage Indicator" end="6" id="MSI" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Buffer Index" end="0" id="BIDX" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="NDAT1" description="NDAT1" id="NDAT1" offset="0x298" width="32">
    
  <bitfield begin="31" description="New Data 0-31" end="0" id="ND0_31" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="NDAT2" description="NDAT2" id="NDAT2" offset="0x29C" width="32">
    
  <bitfield begin="31" description="New Data 32-63" end="0" id="ND32_63" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RXF0C" description="RXF0C" id="RXF0C" offset="0x2A0" width="32">
    
  <bitfield begin="31" description="Rx FIFO 0 Operation Mode" end="31" id="F0OM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Rx FIFO 0 Watermark" end="24" id="F0WM" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="23" id="NU42_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="Rx FIFO 0 Size" end="16" id="F0S" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="15" id="NU42" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="Rx FIFO 0 Start Address" end="2" id="F0SA" rwaccess="RW" width="13"></bitfield>
    
  <bitfield begin="1" description="Reserved" end="0" id="NU41" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="RXF0S" description="RXF0S" id="RXF0S" offset="0x2A4" width="32">
    
  <bitfield begin="31" description="Reserved" end="26" id="NU46" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description="Rx FIFO 0 Message Lost" end="25" id="RF0L" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="Rx FIFO 0 Full" end="24" id="F0F" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="22" id="NU45" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="Rx FIFO 0 Put Index" end="16" id="F0PI" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="14" id="NU44" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="Rx FIFO 0 Get Index" end="8" id="F0GI" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="7" id="NU43" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="Rx FIFO 0 Fill Level" end="0" id="F0FL" rwaccess="R" width="7"></bitfield>
  </register>
  
  
  <register acronym="RXF0A" description="RXF0A" id="RXF0A" offset="0x2A8" width="32">
    
  <bitfield begin="31" description="Reserved" end="6" id="NU47" rwaccess="R" width="26"></bitfield>
    
  <bitfield begin="5" description="Rx FIFO 0 Acknowledge Index" end="0" id="F0AI" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="RXBC" description="RXBC" id="RXBC" offset="0x2AC" width="32">
    
  <bitfield begin="31" description="Reserved" end="16" id="NU49" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Rx Buffer Start Address" end="2" id="RBSA" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="1" description="Reserved" end="0" id="NU48" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="RXF1C" description="RXF1C" id="RXF1C" offset="0x2B0" width="32">
    
  <bitfield begin="31" description="Rx FIFO 0 Operation Mode" end="31" id="F1OM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Rx FIFO 0 Watermark" end="24" id="F1WM" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="23" id="NU50_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description="Rx FIFO 0 Size" end="16" id="F1S" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="15" id="NU50" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="Rx FIFO 0 Start Address" end="2" id="F1SA" rwaccess="RW" width="13"></bitfield>
    
  <bitfield begin="1" description="Reserved" end="0" id="NU499" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="RXF1S" description="RXF1S" id="RXF1S" offset="0x2B4" width="32">
    
  <bitfield begin="31" description="Reserved" end="26" id="NU54" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description="Rx FIFO 0 Message Lost" end="25" id="RF1L" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="Rx FIFO 0 Full" end="24" id="F1F" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="22" id="NU53" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="Rx FIFO 0 Put Index" end="16" id="F1PI" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="14" id="NU52" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description="Rx FIFO 0 Get Index" end="8" id="F1GI" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="7" id="NU51" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="Rx FIFO 0 Fill Level" end="0" id="F1FL" rwaccess="R" width="7"></bitfield>
  </register>
  
  
  <register acronym="RXF1A" description="RXF1A" id="RXF1A" offset="0x2B8" width="32">
    
  <bitfield begin="31" description="Reserved" end="6" id="NU55" rwaccess="R" width="26"></bitfield>
    
  <bitfield begin="5" description="Rx FIFO 0 Acknowledge Index" end="0" id="F1AI" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="RXESC" description="RXESC" id="RXESC" offset="0x2BC" width="32">
    
  <bitfield begin="31" description="Reserved" end="11" id="NU58" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description="Rx Buffer data Field Size" end="8" id="RBDS" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="7" id="NU57" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="Rx FIFO 1 Data Field Size" end="4" id="F1DS" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description="Reserved" end="3" id="NU56" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Rx FIFO 0 Data Field Size" end="0" id="F0DS" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="TXBC" description="TXBC" id="TXBC" offset="0x2C0" width="32">
    
  <bitfield begin="31" description="Reserved" end="31" id="NU61" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="Tx FIFO/Queue Mode" end="30" id="TFQM" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="Transmit FIFO/Queue Size" end="24" id="TFQS" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="22" id="NU60" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="Number of Dedicated Transmit Buffers" end="16" id="NDTB" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="15" description="Tx Buffers Start Address" end="2" id="TBSA" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="1" description="Reserved" end="0" id="NU59" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="TXFQS" description="TXFQS" id="TXFQS" offset="0x2C4" width="32">
    
  <bitfield begin="31" description="Reserved" end="22" id="NU64" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="21" description="Tx FIFO/Queue Full" end="21" id="TFQF" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="20" description="Tx FIFO/Queue Put Index" end="16" id="TFQPI" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="13" id="NU63" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="12" description="Tx Queue Get Index" end="8" id="TFGI" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="6" id="NU62" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Tx FIFO Free Level" end="0" id="TFFL" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="TXESC" description="TXESC" id="TXESC" offset="0x2C8" width="32">
    
  <bitfield begin="31" description="Reserved" end="3" id="NU65" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description="Tx Buffer Data Field Size" end="0" id="TBDS" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="TXBRP" description="TXBRP" id="TXBRP" offset="0x2CC" width="32">
    
  <bitfield begin="31" description="Transmission Request Pending" end="0" id="TRP" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXBAR" description="TXBAR" id="TXBAR" offset="0x2D0" width="32">
    
  <bitfield begin="31" description="Add request" end="0" id="AR" rwaccess="" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXBCR" description="TXBCR" id="TXBCR" offset="0x2D4" width="32">
    
  <bitfield begin="31" description="Cancellation Request" end="0" id="CR" rwaccess="" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXBTO" description="TXBTO" id="TXBTO" offset="0x2D8" width="32">
    
  <bitfield begin="31" description="Transmission Occurred" end="0" id="TO" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXBCF" description="TXBCF" id="TXBCF" offset="0x2DC" width="32">
    
  <bitfield begin="31" description="Cancellation Finished" end="0" id="CF" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXBTIE" description="TXBTIE" id="TXBTIE" offset="0x2E0" width="32">
    
  <bitfield begin="31" description="Transmission Interrupt Enable" end="0" id="TIE" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXBCIE" description="TXBCIE" id="TXBCIE" offset="0x2E4" width="32">
    
  <bitfield begin="31" description="Cancellation Finished Interrupt Enable" end="0" id="CFIE" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RES14" description="RES14" id="RES14" offset="0x2E8" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RES14" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RES15" description="RES15" id="RES15" offset="0x2EC" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RES15" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXEFC" description="TXEFC" id="TXEFC" offset="0x2F0" width="32">
    
  <bitfield begin="31" description="Reserved" end="30" id="NU68" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="Event FIFO Watermark" end="24" id="EFWM" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="22" id="NU67" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description="Event FIFO Size" end="16" id="EFS" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description="Event FIFO Start Address" end="2" id="EFSA" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="1" description="Reserved" end="0" id="NU66" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="TXEFS" description="TXEFS" id="TXEFS" offset="0x2F4" width="32">
    
  <bitfield begin="31" description="Reserved" end="26" id="NU72" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description="Tx Event FIFO Element Lost" end="25" id="TEFL" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="Event FIFO Full" end="24" id="EFF" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="21" id="NU71" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="20" description="Event FIFO Put Index" end="16" id="EFPI" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="13" id="NU70" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="12" description="Event FIFO Get Index" end="8" id="EFGI" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="6" id="NU69" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Event FIFO FIll Level" end="0" id="EFFL" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="TXEFA" description="TXEFA" id="TXEFA" offset="0x2F8" width="32">
    
  <bitfield begin="31" description="Reserved" end="5" id="NU73" rwaccess="R" width="27"></bitfield>
    
  <bitfield begin="4" description="Event FIFO Acknowledge Index" end="0" id="EFAI" rwaccess="R" width="5"></bitfield>
  </register>
  
  
  <register acronym="RES16" description="RES16" id="RES16" offset="0x2FC" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="RES16" rwaccess="R" width="32"></bitfield>
  </register>
</module>
