Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Sun Dec  8 20:24:43 2024
| Host              : altair.seas.upenn.edu running 64-bit openSUSE Leap 15.6
| Command           : report_timing_summary -max_paths 10 -file u96v2_sbc_base_wrapper_timing_summary_routed.rpt -pb u96v2_sbc_base_wrapper_timing_summary_routed.pb -rpx u96v2_sbc_base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : u96v2_sbc_base_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.820        0.000                      0                95965        0.010        0.000                      0                95965        1.833        0.000                       0                 34707  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk_pl_0                                 {0.000 5.000}        10.000          100.000         
u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_u96v2_sbc_base_clk_wiz_0_0    {0.000 3.333}        6.667           150.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                       3.854        0.000                      0                40682        0.010        0.000                      0                40682        3.400        0.000                       0                 16001  
u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_u96v2_sbc_base_clk_wiz_0_0          0.820        0.000                      0                53951        0.010        0.000                      0                53951        1.833        0.000                       0                 18705  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           ----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                    clk_out1_u96v2_sbc_base_clk_wiz_0_0  clk_out1_u96v2_sbc_base_clk_wiz_0_0        4.636        0.000                      0                  468        0.112        0.000                      0                  468  
**async_default**                    clk_pl_0                             clk_pl_0                                   8.125        0.000                      0                  864        0.148        0.000                      0                  864  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/wrap_need_to_split_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 0.591ns (10.084%)  route 5.270ns (89.916%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 11.909 - 10.000 ) 
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.956ns (routing 0.814ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.736ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.956     2.163    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X6Y89          FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.259 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[62]/Q
                         net (fo=104, routed)         4.434     6.693    u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awlen[6]
    SLICE_X15Y141        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     6.731 r  u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q[7]_i_3/O
                         net (fo=2, routed)           0.058     6.789    u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q[7]_i_3_n_0
    SLICE_X15Y141        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.116     6.905 r  u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/wrap_unaligned_len_q[5]_i_1/O
                         net (fo=2, routed)           0.553     7.458    u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/wrap_unaligned_len[5]
    SLICE_X14Y142        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     7.606 r  u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/wrap_need_to_split_q_i_3/O
                         net (fo=1, routed)           0.203     7.809    u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/wrap_need_to_split_q_i_3_n_0
    SLICE_X13Y142        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     8.002 r  u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/wrap_need_to_split_q_i_1/O
                         net (fo=1, routed)           0.022     8.024    u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/wrap_need_to_split
    SLICE_X13Y142        FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/wrap_need_to_split_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.742    11.909    u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X13Y142        FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/wrap_need_to_split_q_reg/C
                         clock pessimism              0.118    12.027    
                         clock uncertainty           -0.176    11.851    
    SLICE_X13Y142        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    11.878    u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/wrap_need_to_split_q_reg
  -------------------------------------------------------------------
                         required time                         11.878    
                         arrival time                          -8.024    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.110ns (22.579%)  route 3.806ns (77.421%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 11.870 - 10.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.814ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.736ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.002     2.209    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X36Y99         FDSE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     2.306 r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.290     2.596    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X37Y98         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     2.792 r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2/O
                         net (fo=2, routed)           0.199     2.991    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2_n_0
    SLICE_X37Y98         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     3.030 r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.114     3.144    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X37Y99         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     3.208 r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=2, routed)           0.112     3.320    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X37Y100        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     3.437 r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=3, routed)           0.254     3.691    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_0
    SLICE_X36Y104        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.870 r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=1, routed)           1.056     4.926    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/m_axi_wready[9]
    SLICE_X10Y140        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     5.103 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.165     5.268    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_2_n_0
    SLICE_X10Y143        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     5.383 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.227     5.610    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X5Y142         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.126     5.736 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.389     7.125    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/maxigp0_wready
    PS8_X0Y0             PS8                                          r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.703    11.870    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.123    11.993    
                         clock uncertainty           -0.176    11.817    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.809    11.008    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         11.008    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DI[15]
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.550ns (12.318%)  route 3.915ns (87.682%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 12.015 - 10.000 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.814ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.736ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.016     2.223    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X30Y150        FDSE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y150        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.322 r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.250     2.572    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X28Y151        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     2.739 r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.223     2.962    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X28Y152        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     3.028 r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.299     3.327    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X30Y151        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     3.366 r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=23, routed)          1.383     4.749    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X7Y96          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     4.928 r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[15]_INST_0/O
                         net (fo=3, routed)           1.760     6.688    u96v2_sbc_base_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/s_axi_wdata[15]
    SYSMONE4_X0Y0        SYSMONE4                                     r  u96v2_sbc_base_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.848    12.015    u96v2_sbc_base_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  u96v2_sbc_base_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.183    12.198    
                         clock uncertainty           -0.176    12.022    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DI[15])
                                                     -1.276    10.746    u96v2_sbc_base_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.746    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 0.157ns (2.906%)  route 5.245ns (97.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 11.856 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.814ns, distribution 1.240ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.736ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.054     2.261    u96v2_sbc_base_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X39Y94         FDRE                                         r  u96v2_sbc_base_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.354 f  u96v2_sbc_base_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=247, routed)         3.087     5.441    u96v2_sbc_base_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X7Y124         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     5.505 r  u96v2_sbc_base_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[15]_i_1/O
                         net (fo=144, routed)         2.158     7.663    u96v2_sbc_base_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[15]_i_1_n_0
    SLICE_X16Y93         FDRE                                         r  u96v2_sbc_base_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.689    11.856    u96v2_sbc_base_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X16Y93         FDRE                                         r  u96v2_sbc_base_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg[6]/C
                         clock pessimism              0.176    12.032    
                         clock uncertainty           -0.176    11.856    
    SLICE_X16Y93         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072    11.784    u96v2_sbc_base_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         11.784    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[7].axi_rdata_int_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 0.157ns (2.906%)  route 5.245ns (97.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 11.856 - 10.000 ) 
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.814ns, distribution 1.240ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.736ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.054     2.261    u96v2_sbc_base_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X39Y94         FDRE                                         r  u96v2_sbc_base_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     2.354 f  u96v2_sbc_base_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=247, routed)         3.087     5.441    u96v2_sbc_base_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X7Y124         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     5.505 r  u96v2_sbc_base_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[15]_i_1/O
                         net (fo=144, routed)         2.158     7.663    u96v2_sbc_base_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID.axi_rid_int[15]_i_1_n_0
    SLICE_X16Y93         FDRE                                         r  u96v2_sbc_base_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[7].axi_rdata_int_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.689    11.856    u96v2_sbc_base_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X16Y93         FDRE                                         r  u96v2_sbc_base_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[7].axi_rdata_int_reg[7]/C
                         clock pessimism              0.176    12.032    
                         clock uncertainty           -0.176    11.856    
    SLICE_X16Y93         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.072    11.784    u96v2_sbc_base_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[7].axi_rdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         11.784    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 1.609ns (29.106%)  route 3.919ns (70.894%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 11.904 - 10.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.814ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.736ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.924     2.131    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARID[4])
                                                      0.619     2.750 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARID[4]
                         net (fo=17, routed)          1.814     4.564    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[4]
    SLICE_X4Y134         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.662 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[59]_i_17/O
                         net (fo=1, routed)           0.107     4.769    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[59]_i_17_n_0
    SLICE_X4Y135         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     4.916 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[59]_i_14/O
                         net (fo=1, routed)           0.354     5.270    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[59]_i_14_n_0
    SLICE_X2Y133         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.040     5.310 f  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[59]_i_6/O
                         net (fo=9, routed)           0.186     5.496    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_7
    SLICE_X1Y132         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     5.611 f  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_56/O
                         net (fo=1, routed)           0.110     5.721    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_56_n_0
    SLICE_X1Y132         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     5.838 f  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_31/O
                         net (fo=1, routed)           0.073     5.911    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_31_n_0
    SLICE_X1Y132         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     6.089 f  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_14/O
                         net (fo=3, routed)           0.304     6.393    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[10]_0
    SLICE_X2Y129         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     6.571 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_5/O
                         net (fo=3, routed)           0.661     7.232    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/st_aa_arvalid_qual
    SLICE_X16Y122        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     7.349 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[9]_i_2/O
                         net (fo=10, routed)          0.310     7.659    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[9]_i_2_n_0
    SLICE_X15Y123        FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.737    11.904    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X15Y123        FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/C
                         clock pessimism              0.118    12.022    
                         clock uncertainty           -0.176    11.846    
    SLICE_X15Y123        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    11.803    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]
  -------------------------------------------------------------------
                         required time                         11.803    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 1.609ns (29.101%)  route 3.920ns (70.899%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 11.904 - 10.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.814ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.736ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.924     2.131    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARID[4])
                                                      0.619     2.750 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARID[4]
                         net (fo=17, routed)          1.814     4.564    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[4]
    SLICE_X4Y134         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.662 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[59]_i_17/O
                         net (fo=1, routed)           0.107     4.769    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[59]_i_17_n_0
    SLICE_X4Y135         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     4.916 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[59]_i_14/O
                         net (fo=1, routed)           0.354     5.270    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[59]_i_14_n_0
    SLICE_X2Y133         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.040     5.310 f  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[59]_i_6/O
                         net (fo=9, routed)           0.186     5.496    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_7
    SLICE_X1Y132         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     5.611 f  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_56/O
                         net (fo=1, routed)           0.110     5.721    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_56_n_0
    SLICE_X1Y132         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     5.838 f  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_31/O
                         net (fo=1, routed)           0.073     5.911    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_31_n_0
    SLICE_X1Y132         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     6.089 f  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_14/O
                         net (fo=3, routed)           0.304     6.393    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[10]_0
    SLICE_X2Y129         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     6.571 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_5/O
                         net (fo=3, routed)           0.661     7.232    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/st_aa_arvalid_qual
    SLICE_X16Y122        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     7.349 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[9]_i_2/O
                         net (fo=10, routed)          0.311     7.660    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[9]_i_2_n_0
    SLICE_X15Y123        FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.737    11.904    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X15Y123        FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/C
                         clock pessimism              0.118    12.022    
                         clock uncertainty           -0.176    11.846    
    SLICE_X15Y123        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042    11.804    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]
  -------------------------------------------------------------------
                         required time                         11.804    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 1.440ns (26.163%)  route 4.064ns (73.837%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns = ( 11.917 - 10.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.814ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.736ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.924     2.131    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARID[2])
                                                      0.607     2.738 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARID[2]
                         net (fo=17, routed)          2.002     4.740    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X3Y135         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     4.917 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[35]_i_12/O
                         net (fo=1, routed)           0.046     4.963    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[35]_i_12_n_0
    SLICE_X3Y135         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     5.003 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[35]_i_8/O
                         net (fo=1, routed)           0.116     5.119    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[35]_i_8_n_0
    SLICE_X3Y134         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116     5.235 f  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[35]_i_5/O
                         net (fo=8, routed)           0.344     5.579    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_4
    SLICE_X2Y131         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     5.643 f  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_55/O
                         net (fo=1, routed)           0.101     5.744    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_55_n_0
    SLICE_X2Y131         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     5.844 f  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_28/O
                         net (fo=1, routed)           0.164     6.008    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_28_n_0
    SLICE_X2Y132         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     6.157 f  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_13/O
                         net (fo=3, routed)           0.176     6.333    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[10]
    SLICE_X2Y129         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     6.481 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[9]_i_5__0/O
                         net (fo=1, routed)           0.383     6.864    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[9]_0
    SLICE_X9Y125         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     6.903 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[9]_i_1/O
                         net (fo=10, routed)          0.732     7.635    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[9]_i_1_n_0
    SLICE_X16Y123        FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.750    11.917    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X16Y123        FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.118    12.035    
                         clock uncertainty           -0.176    11.859    
    SLICE_X16Y123        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    11.787    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         11.787    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  4.152    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 1.440ns (26.163%)  route 4.064ns (73.837%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns = ( 11.917 - 10.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.814ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.736ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.924     2.131    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARID[2])
                                                      0.607     2.738 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARID[2]
                         net (fo=17, routed)          2.002     4.740    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[2]
    SLICE_X3Y135         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     4.917 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[35]_i_12/O
                         net (fo=1, routed)           0.046     4.963    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[35]_i_12_n_0
    SLICE_X3Y135         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     5.003 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[35]_i_8/O
                         net (fo=1, routed)           0.116     5.119    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[35]_i_8_n_0
    SLICE_X3Y134         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116     5.235 f  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[35]_i_5/O
                         net (fo=8, routed)           0.344     5.579    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_4
    SLICE_X2Y131         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     5.643 f  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_55/O
                         net (fo=1, routed)           0.101     5.744    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_55_n_0
    SLICE_X2Y131         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     5.844 f  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_28/O
                         net (fo=1, routed)           0.164     6.008    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_28_n_0
    SLICE_X2Y132         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     6.157 f  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_13/O
                         net (fo=3, routed)           0.176     6.333    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[10]
    SLICE_X2Y129         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     6.481 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[9]_i_5__0/O
                         net (fo=1, routed)           0.383     6.864    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[9]_0
    SLICE_X9Y125         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     6.903 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[9]_i_1/O
                         net (fo=10, routed)          0.732     7.635    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[9]_i_1_n_0
    SLICE_X16Y123        FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.750    11.917    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X16Y123        FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.118    12.035    
                         clock uncertainty           -0.176    11.859    
    SLICE_X16Y123        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072    11.787    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         11.787    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  4.152    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.609ns (29.149%)  route 3.911ns (70.851%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.917ns = ( 11.917 - 10.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.814ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.736ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.924     2.131    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARID[4])
                                                      0.619     2.750 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARID[4]
                         net (fo=17, routed)          1.814     4.564    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[4]
    SLICE_X4Y134         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.662 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[59]_i_17/O
                         net (fo=1, routed)           0.107     4.769    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[59]_i_17_n_0
    SLICE_X4Y135         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     4.916 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[59]_i_14/O
                         net (fo=1, routed)           0.354     5.270    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[59]_i_14_n_0
    SLICE_X2Y133         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.040     5.310 f  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[59]_i_6/O
                         net (fo=9, routed)           0.186     5.496    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_7
    SLICE_X1Y132         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     5.611 f  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_56/O
                         net (fo=1, routed)           0.110     5.721    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_56_n_0
    SLICE_X1Y132         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     5.838 f  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_31/O
                         net (fo=1, routed)           0.073     5.911    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_31_n_0
    SLICE_X1Y132         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     6.089 f  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_14/O
                         net (fo=3, routed)           0.304     6.393    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[10]_0
    SLICE_X2Y129         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     6.571 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_5/O
                         net (fo=3, routed)           0.661     7.232    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/st_aa_arvalid_qual
    SLICE_X16Y122        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     7.349 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[9]_i_2/O
                         net (fo=10, routed)          0.302     7.651    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[9]_i_2_n_0
    SLICE_X16Y123        FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.750    11.917    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X16Y123        FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.118    12.035    
                         clock uncertainty           -0.176    11.859    
    SLICE_X16Y123        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044    11.815    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         11.815    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  4.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/skid_buffer_reg[137]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.072ns (39.130%)  route 0.112ns (60.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.740ns (routing 0.736ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.814ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.740     1.907    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X22Y126        FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     1.979 r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[6]/Q
                         net (fo=2, routed)           0.112     2.091    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/skid_buffer_reg[146]_0[6]
    SLICE_X24Y126        FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/skid_buffer_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.996     2.203    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/aclk
    SLICE_X24Y126        FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/skid_buffer_reg[137]/C
                         clock pessimism             -0.177     2.026    
    SLICE_X24Y126        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     2.081    u96v2_sbc_base_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r.r_pipe/skid_buffer_reg[137]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.071ns (44.099%)  route 0.090ns (55.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.804ns (routing 0.736ns, distribution 1.068ns)
  Clock Net Delay (Destination): 2.043ns (routing 0.814ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.804     1.971    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X31Y132        FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y132        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     2.042 r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.090     2.132    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[0]
    SLICE_X29Y132        FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.043     2.250    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X29Y132        FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -0.183     2.067    
    SLICE_X29Y132        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.055     2.122    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.072ns (34.615%)  route 0.136ns (65.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.818ns (routing 0.736ns, distribution 1.082ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.814ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.818     1.985    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y131        FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072     2.057 r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=50, routed)          0.136     2.193    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH1
    SLICE_X34Y130        RAMD32                                       r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.126     2.333    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X34Y130        RAMD32                                       r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
                         clock pessimism             -0.243     2.090    
    SLICE_X34Y130        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.183    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.072ns (34.615%)  route 0.136ns (65.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.818ns (routing 0.736ns, distribution 1.082ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.814ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.818     1.985    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y131        FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072     2.057 r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=50, routed)          0.136     2.193    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH1
    SLICE_X34Y130        RAMD32                                       r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.126     2.333    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X34Y130        RAMD32                                       r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
                         clock pessimism             -0.243     2.090    
    SLICE_X34Y130        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.183    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.072ns (34.615%)  route 0.136ns (65.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.818ns (routing 0.736ns, distribution 1.082ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.814ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.818     1.985    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y131        FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072     2.057 r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=50, routed)          0.136     2.193    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH1
    SLICE_X34Y130        RAMD32                                       r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.126     2.333    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X34Y130        RAMD32                                       r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
                         clock pessimism             -0.243     2.090    
    SLICE_X34Y130        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.183    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.072ns (34.615%)  route 0.136ns (65.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.818ns (routing 0.736ns, distribution 1.082ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.814ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.818     1.985    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y131        FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072     2.057 r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=50, routed)          0.136     2.193    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH1
    SLICE_X34Y130        RAMD32                                       r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.126     2.333    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X34Y130        RAMD32                                       r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
                         clock pessimism             -0.243     2.090    
    SLICE_X34Y130        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.183    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.072ns (34.615%)  route 0.136ns (65.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.818ns (routing 0.736ns, distribution 1.082ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.814ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.818     1.985    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y131        FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072     2.057 r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=50, routed)          0.136     2.193    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH1
    SLICE_X34Y130        RAMD32                                       r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.126     2.333    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X34Y130        RAMD32                                       r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
                         clock pessimism             -0.243     2.090    
    SLICE_X34Y130        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.183    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.072ns (34.615%)  route 0.136ns (65.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.818ns (routing 0.736ns, distribution 1.082ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.814ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.818     1.985    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y131        FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072     2.057 r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=50, routed)          0.136     2.193    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH1
    SLICE_X34Y130        RAMD32                                       r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.126     2.333    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X34Y130        RAMD32                                       r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/CLK
                         clock pessimism             -0.243     2.090    
    SLICE_X34Y130        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.183    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.072ns (34.615%)  route 0.136ns (65.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.818ns (routing 0.736ns, distribution 1.082ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.814ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.818     1.985    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y131        FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072     2.057 r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=50, routed)          0.136     2.193    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH1
    SLICE_X34Y130        RAMD32                                       r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.126     2.333    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X34Y130        RAMD32                                       r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD/CLK
                         clock pessimism             -0.243     2.090    
    SLICE_X34Y130        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.183    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.072ns (34.615%)  route 0.136ns (65.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.818ns (routing 0.736ns, distribution 1.082ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.814ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.818     1.985    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y131        FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072     2.057 r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=50, routed)          0.136     2.193    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH1
    SLICE_X34Y130        RAMD32                                       r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.126     2.333    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X34Y130        RAMD32                                       r  u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1/CLK
                         clock pessimism             -0.243     2.090    
    SLICE_X34Y130        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.183    u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK       n/a            4.000         10.000      6.000      SYSMONE4_X0Y0  u96v2_sbc_base_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y19   u96v2_sbc_base_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y19   u96v2_sbc_base_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y18   u96v2_sbc_base_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y18   u96v2_sbc_base_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y20   u96v2_sbc_base_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y20   u96v2_sbc_base_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y21   u96v2_sbc_base_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y21   u96v2_sbc_base_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  u96v2_sbc_base_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  u96v2_sbc_base_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X37Y102  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X37Y102  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X37Y102  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X37Y102  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X37Y102  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X37Y102  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/CLK
High Pulse Width  Fast    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  u96v2_sbc_base_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  u96v2_sbc_base_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X37Y102  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X37Y102  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X37Y102  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X37Y102  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X37Y102  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X37Y102  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
  To Clock:  u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y2  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y2  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_u96v2_sbc_base_clk_wiz_0_0
  To Clock:  clk_out1_u96v2_sbc_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_u96v2_sbc_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@6.667ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 0.096ns (1.756%)  route 5.371ns (98.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.534ns = ( 11.201 - 6.667 ) 
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.244ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.905ns (routing 1.129ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.263     4.377    u96v2_sbc_base_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X35Y87         FDRE                                         r  u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.473 f  u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=608, routed)         5.371     9.844    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]_0
    SLICE_X18Y1          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     6.667 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     8.400    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.044 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     9.272    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.296 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.905    11.201    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rlast_reg_0
    SLICE_X18Y1          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[4]/C
                         clock pessimism             -0.400    10.801    
                         clock uncertainty           -0.064    10.736    
    SLICE_X18Y1          FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.072    10.664    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.664    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_u96v2_sbc_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@6.667ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 0.096ns (1.756%)  route 5.371ns (98.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.534ns = ( 11.201 - 6.667 ) 
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.244ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.905ns (routing 1.129ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.263     4.377    u96v2_sbc_base_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X35Y87         FDRE                                         r  u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.473 f  u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=608, routed)         5.371     9.844    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]_0
    SLICE_X18Y1          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     6.667 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     8.400    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.044 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     9.272    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.296 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.905    11.201    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rlast_reg_0
    SLICE_X18Y1          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[5]/C
                         clock pessimism             -0.400    10.801    
                         clock uncertainty           -0.064    10.736    
    SLICE_X18Y1          FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072    10.664    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.664    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_u96v2_sbc_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@6.667ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 0.096ns (1.756%)  route 5.371ns (98.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.534ns = ( 11.201 - 6.667 ) 
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.244ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.905ns (routing 1.129ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.263     4.377    u96v2_sbc_base_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X35Y87         FDRE                                         r  u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.473 f  u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=608, routed)         5.371     9.844    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]_0
    SLICE_X18Y1          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     6.667 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     8.400    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.044 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     9.272    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.296 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.905    11.201    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rlast_reg_0
    SLICE_X18Y1          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[6]/C
                         clock pessimism             -0.400    10.801    
                         clock uncertainty           -0.064    10.736    
    SLICE_X18Y1          FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072    10.664    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.664    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_u96v2_sbc_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@6.667ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 0.096ns (1.756%)  route 5.371ns (98.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.534ns = ( 11.201 - 6.667 ) 
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.244ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.905ns (routing 1.129ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.263     4.377    u96v2_sbc_base_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X35Y87         FDRE                                         r  u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.473 f  u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=608, routed)         5.371     9.844    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]_0
    SLICE_X18Y1          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     6.667 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     8.400    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.044 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     9.272    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.296 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.905    11.201    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rlast_reg_0
    SLICE_X18Y1          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]/C
                         clock pessimism             -0.400    10.801    
                         clock uncertainty           -0.064    10.736    
    SLICE_X18Y1          FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072    10.664    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         10.664    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/rresp_wrap_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_u96v2_sbc_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@6.667ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.426ns  (logic 0.096ns (1.769%)  route 5.330ns (98.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 11.205 - 6.667 ) 
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.244ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.909ns (routing 1.129ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.263     4.377    u96v2_sbc_base_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X35Y87         FDRE                                         r  u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.473 f  u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=608, routed)         5.330     9.803    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]_0
    SLICE_X18Y2          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/rresp_wrap_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     6.667 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     8.400    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.044 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     9.272    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.296 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.909    11.205    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rlast_reg_0
    SLICE_X18Y2          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/rresp_wrap_reg/C
                         clock pessimism             -0.400    10.805    
                         clock uncertainty           -0.064    10.740    
    SLICE_X18Y2          FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.072    10.668    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/rresp_wrap_reg
  -------------------------------------------------------------------
                         required time                         10.668    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rresp_fifo_stall_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_u96v2_sbc_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@6.667ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.194ns (3.620%)  route 5.165ns (96.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.534ns = ( 11.201 - 6.667 ) 
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.244ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.905ns (routing 1.129ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.263     4.377    u96v2_sbc_base_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X35Y87         FDRE                                         r  u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.473 r  u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=608, routed)         5.106     9.579    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/out
    SLICE_X18Y3          LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     9.677 r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rresp_fifo_stall_i_1/O
                         net (fo=1, routed)           0.059     9.736    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rresp_fifo_stall_i_1_n_0
    SLICE_X18Y3          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rresp_fifo_stall_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     6.667 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     8.400    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.044 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     9.272    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.296 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.905    11.201    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rlast_reg_0
    SLICE_X18Y3          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rresp_fifo_stall_reg/C
                         clock pessimism             -0.400    10.801    
                         clock uncertainty           -0.064    10.736    
    SLICE_X18Y3          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    10.763    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rresp_fifo_stall_reg
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_u96v2_sbc_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@6.667ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 0.160ns (3.005%)  route 5.165ns (96.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.534ns = ( 11.201 - 6.667 ) 
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.244ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.905ns (routing 1.129ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.263     4.377    u96v2_sbc_base_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X35Y87         FDRE                                         r  u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.473 r  u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=608, routed)         5.107     9.580    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/out
    SLICE_X18Y3          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     9.644 r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rvalid_i_1/O
                         net (fo=1, routed)           0.058     9.702    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rvalid_i_1_n_0
    SLICE_X18Y3          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     6.667 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     8.400    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.044 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     9.272    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.296 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.905    11.201    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rlast_reg_0
    SLICE_X18Y3          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rvalid_reg/C
                         clock pessimism             -0.400    10.801    
                         clock uncertainty           -0.064    10.736    
    SLICE_X18Y3          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    10.763    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rvalid_reg
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_buf_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_u96v2_sbc_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@6.667ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 0.096ns (1.866%)  route 5.048ns (98.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 11.243 - 6.667 ) 
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.244ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.947ns (routing 1.129ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.263     4.377    u96v2_sbc_base_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X35Y87         FDRE                                         r  u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.473 f  u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=608, routed)         5.048     9.521    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]_0
    SLICE_X4Y12          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_buf_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     6.667 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     8.400    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.044 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     9.272    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.296 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.947    11.243    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rlast_reg_0
    SLICE_X4Y12          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_buf_reg[0]/C
                         clock pessimism             -0.400    10.843    
                         clock uncertainty           -0.064    10.778    
    SLICE_X4Y12          FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.072    10.706    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_buf_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_u96v2_sbc_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@6.667ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 0.096ns (1.866%)  route 5.048ns (98.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 11.243 - 6.667 ) 
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.244ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.947ns (routing 1.129ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.263     4.377    u96v2_sbc_base_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X35Y87         FDRE                                         r  u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.473 f  u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=608, routed)         5.048     9.521    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]_0
    SLICE_X4Y12          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_buf_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     6.667 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     8.400    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.044 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     9.272    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.296 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.947    11.243    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rlast_reg_0
    SLICE_X4Y12          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_buf_reg[1]/C
                         clock pessimism             -0.400    10.843    
                         clock uncertainty           -0.064    10.778    
    SLICE_X4Y12          FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072    10.706    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_buf_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_u96v2_sbc_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@6.667ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 0.096ns (1.866%)  route 5.048ns (98.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 11.243 - 6.667 ) 
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 1.244ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.947ns (routing 1.129ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.263     4.377    u96v2_sbc_base_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X35Y87         FDRE                                         r  u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.473 f  u96v2_sbc_base_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=608, routed)         5.048     9.521    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]_0
    SLICE_X4Y12          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_buf_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     6.667 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     8.400    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.044 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     9.272    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.296 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.947    11.243    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rlast_reg_0
    SLICE_X4Y12          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_buf_reg[2]/C
                         clock pessimism             -0.400    10.843    
                         clock uncertainty           -0.064    10.778    
    SLICE_X4Y12          FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.072    10.706    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  1.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/lzw_fpga_1/U0/gmem1_m_axi_U/bus_write/start_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/lzw_fpga_1/U0/gmem1_m_axi_U/bus_write/start_addr_buf_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_u96v2_sbc_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.070ns (31.963%)  route 0.149ns (68.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      1.904ns (routing 1.129ns, distribution 0.775ns)
  Clock Net Delay (Destination): 2.218ns (routing 1.244ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     1.733    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.377 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.605    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.629 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.904     4.533    u96v2_sbc_base_i/lzw_fpga_1/U0/gmem1_m_axi_U/bus_write/ap_clk
    SLICE_X28Y49         FDRE                                         r  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem1_m_axi_U/bus_write/start_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     4.603 r  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem1_m_axi_U/bus_write/start_addr_reg[17]/Q
                         net (fo=4, routed)           0.149     4.752    u96v2_sbc_base_i/lzw_fpga_1/U0/gmem1_m_axi_U/bus_write/start_addr_reg_n_9_[17]
    SLICE_X29Y48         FDRE                                         r  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem1_m_axi_U/bus_write/start_addr_buf_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.218     4.332    u96v2_sbc_base_i/lzw_fpga_1/U0/gmem1_m_axi_U/bus_write/ap_clk
    SLICE_X29Y48         FDRE                                         r  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem1_m_axi_U/bus_write/start_addr_buf_reg[17]/C
                         clock pessimism              0.357     4.689    
    SLICE_X29Y48         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.053     4.742    u96v2_sbc_base_i/lzw_fpga_1/U0/gmem1_m_axi_U/bus_write/start_addr_buf_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.742    
                         arrival time                           4.752    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/wreq_throttl/aggressive_gen.req_fifo/mem_reg[15][43]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_u96v2_sbc_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.072ns (35.644%)  route 0.130ns (64.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.303ns
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Net Delay (Source):      1.896ns (routing 1.129ns, distribution 0.767ns)
  Clock Net Delay (Destination): 2.189ns (routing 1.244ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     1.733    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.377 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.605    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.629 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.896     4.525    u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/bus_write/ap_clk
    SLICE_X22Y48         FDRE                                         r  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     4.597 r  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[43]/Q
                         net (fo=2, routed)           0.130     4.727    u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/wreq_throttl/aggressive_gen.req_fifo/q_reg[67]_0[41]
    SLICE_X24Y47         SRL16E                                       r  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/wreq_throttl/aggressive_gen.req_fifo/mem_reg[15][43]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.189     4.303    u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/wreq_throttl/aggressive_gen.req_fifo/ap_clk
    SLICE_X24Y47         SRL16E                                       r  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/wreq_throttl/aggressive_gen.req_fifo/mem_reg[15][43]_srl16/CLK
                         clock pessimism              0.360     4.663    
    SLICE_X24Y47         SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.054     4.717    u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/wreq_throttl/aggressive_gen.req_fifo/mem_reg[15][43]_srl16
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           4.727    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[17]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_u96v2_sbc_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.073ns (34.762%)  route 0.137ns (65.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Net Delay (Source):      1.957ns (routing 1.129ns, distribution 0.828ns)
  Clock Net Delay (Destination): 2.343ns (routing 1.244ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     1.733    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.377 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.605    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.629 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.957     4.586    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice/inst/r.r_pipe/aclk
    SLICE_X1Y15          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     4.659 r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i_reg[15]/Q
                         net (fo=1, routed)           0.137     4.796    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_rdata[15]
    RAMB36_X0Y3          RAMB36E2                                     r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.343     4.457    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X0Y3          RAMB36E2                                     r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.358     4.815    
    RAMB36_X0Y3          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[17])
                                                     -0.029     4.786    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -4.786    
                         arrival time                           4.796    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_u96v2_sbc_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.073ns (48.667%)  route 0.077ns (51.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Net Delay (Source):      1.937ns (routing 1.129ns, distribution 0.808ns)
  Clock Net Delay (Destination): 2.176ns (routing 1.244ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     1.733    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.377 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.605    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.629 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.937     4.566    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X16Y2          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     4.639 r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.077     4.716    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[6]
    SLICE_X15Y2          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.176     4.290    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X15Y2          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              0.360     4.650    
    SLICE_X15Y2          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     4.705    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.705    
                         arrival time                           4.716    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/wreq_throttl/aggressive_gen.req_fifo/mem_reg[15][46]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_u96v2_sbc_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.070ns (34.826%)  route 0.131ns (65.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.303ns
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Net Delay (Source):      1.896ns (routing 1.129ns, distribution 0.767ns)
  Clock Net Delay (Destination): 2.189ns (routing 1.244ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     1.733    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.377 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.605    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.629 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.896     4.525    u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/bus_write/ap_clk
    SLICE_X22Y48         FDRE                                         r  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     4.595 r  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[46]/Q
                         net (fo=2, routed)           0.131     4.726    u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/wreq_throttl/aggressive_gen.req_fifo/q_reg[67]_0[44]
    SLICE_X24Y47         SRL16E                                       r  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/wreq_throttl/aggressive_gen.req_fifo/mem_reg[15][46]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.189     4.303    u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/wreq_throttl/aggressive_gen.req_fifo/ap_clk
    SLICE_X24Y47         SRL16E                                       r  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/wreq_throttl/aggressive_gen.req_fifo/mem_reg[15][46]_srl16/CLK
                         clock pessimism              0.360     4.663    
    SLICE_X24Y47         SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.052     4.715    u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/wreq_throttl/aggressive_gen.req_fifo/mem_reg[15][46]_srl16
  -------------------------------------------------------------------
                         required time                         -4.715    
                         arrival time                           4.726    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_41/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_u96v2_sbc_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.070ns (39.773%)  route 0.106ns (60.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.387ns
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Net Delay (Source):      1.954ns (routing 1.129ns, distribution 0.825ns)
  Clock Net Delay (Destination): 2.273ns (routing 1.244ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     1.733    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.377 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.605    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.629 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.954     4.583    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X6Y15          FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     4.653 r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[7]/Q
                         net (fo=1, routed)           0.106     4.759    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_41/DID1
    SLICE_X5Y17          RAMD32                                       r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_41/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.273     4.387    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_41/WCLK
    SLICE_X5Y17          RAMD32                                       r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_41/RAMD_D1/CLK
                         clock pessimism              0.298     4.685    
    SLICE_X5Y17          RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.062     4.747    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_41/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.747    
                         arrival time                           4.759    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_u96v2_sbc_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.070ns (41.176%)  route 0.100ns (58.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.322ns
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Net Delay (Source):      1.949ns (routing 1.129ns, distribution 0.820ns)
  Clock Net Delay (Destination): 2.208ns (routing 1.244ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     1.733    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.377 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.605    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.629 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.949     4.578    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y3           FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     4.648 r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.100     4.748    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]_0[5]
    SLICE_X5Y3           FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.208     4.322    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y3           FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.361     4.683    
    SLICE_X5Y3           FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.053     4.736    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.736    
                         arrival time                           4.748    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/lzw_fpga_1/U0/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/lzw_fpga_1/U0/gmem_m_axi_U/bus_write/start_addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_u96v2_sbc_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.070ns (35.000%)  route 0.130ns (65.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.329ns
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Net Delay (Source):      1.928ns (routing 1.129ns, distribution 0.799ns)
  Clock Net Delay (Destination): 2.215ns (routing 1.244ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     1.733    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.377 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.605    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.629 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.928     4.557    u96v2_sbc_base_i/lzw_fpga_1/U0/gmem_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X13Y56         FDRE                                         r  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     4.627 r  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[17]/Q
                         net (fo=1, routed)           0.130     4.757    u96v2_sbc_base_i/lzw_fpga_1/U0/gmem_m_axi_U/bus_write/q[17]
    SLICE_X12Y56         FDRE                                         r  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem_m_axi_U/bus_write/start_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.215     4.329    u96v2_sbc_base_i/lzw_fpga_1/U0/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X12Y56         FDRE                                         r  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem_m_axi_U/bus_write/start_addr_reg[19]/C
                         clock pessimism              0.361     4.690    
    SLICE_X12Y56         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     4.745    u96v2_sbc_base_i/lzw_fpga_1/U0/gmem_m_axi_U/bus_write/start_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.745    
                         arrival time                           4.757    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/lzw_fpga_1/U0/copy_output_code_U0/local_output_size_read_reg_164_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/lzw_fpga_1/U0/gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_u96v2_sbc_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.070ns (28.926%)  route 0.172ns (71.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.352ns
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      1.906ns (routing 1.129ns, distribution 0.777ns)
  Clock Net Delay (Destination): 2.238ns (routing 1.244ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     1.733    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.377 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.605    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.629 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.906     4.535    u96v2_sbc_base_i/lzw_fpga_1/U0/copy_output_code_U0/ap_clk
    SLICE_X28Y53         FDRE                                         r  u96v2_sbc_base_i/lzw_fpga_1/U0/copy_output_code_U0/local_output_size_read_reg_164_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     4.605 r  u96v2_sbc_base_i/lzw_fpga_1/U0/copy_output_code_U0/local_output_size_read_reg_164_reg[1]/Q
                         net (fo=3, routed)           0.172     4.777    u96v2_sbc_base_i/lzw_fpga_1/U0/gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]_0[63]
    SLICE_X32Y54         FDRE                                         r  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.238     4.352    u96v2_sbc_base_i/lzw_fpga_1/U0/gmem1_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X32Y54         FDRE                                         r  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]/C
                         clock pessimism              0.357     4.709    
    SLICE_X32Y54         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     4.764    u96v2_sbc_base_i/lzw_fpga_1/U0/gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]
  -------------------------------------------------------------------
                         required time                         -4.764    
                         arrival time                           4.777    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/s03_regslice/inst/w.w_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINPBDINP[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_u96v2_sbc_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.071ns (31.982%)  route 0.151ns (68.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      1.894ns (routing 1.129ns, distribution 0.765ns)
  Clock Net Delay (Destination): 2.290ns (routing 1.244ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     1.733    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.377 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.605    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.629 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.894     4.523    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/s03_regslice/inst/w.w_pipe/aclk
    SLICE_X22Y27         FDRE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/s03_regslice/inst/w.w_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     4.594 r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/s03_regslice/inst/w.w_pipe/m_payload_i_reg[35]/Q
                         net (fo=4, routed)           0.151     4.745    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[35]
    RAMB36_X2Y5          RAMB36E2                                     r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINPBDINP[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.290     4.404    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E2                                     r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.357     4.761    
    RAMB36_X2Y5          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINPBDINP[3])
                                                     -0.029     4.732    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -4.732    
                         arrival time                           4.745    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_u96v2_sbc_base_clk_wiz_0_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         6.667       3.667      PS8_X0Y0      u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.667       3.667      PS8_X0Y0      u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.667       3.667      PS8_X0Y0      u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         6.667       4.928      RAMB18_X2Y18  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         6.667       4.928      RAMB18_X2Y18  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         6.667       4.928      RAMB18_X0Y1   u96v2_sbc_base_i/lzw_fpga_1/U0/gmem0_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         6.667       4.928      RAMB18_X0Y1   u96v2_sbc_base_i/lzw_fpga_1/U0/gmem0_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         6.667       4.928      RAMB18_X2Y16  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         6.667       4.928      RAMB18_X3Y18  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         6.667       4.928      RAMB18_X3Y18  u96v2_sbc_base_i/lzw_fpga_1/U0/gmem1_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X29Y36  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_84_96/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X29Y36  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_84_96/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X29Y36  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_84_96/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X29Y36  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_84_96/RAMD/CLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X5Y37   u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_70_83/RAMF/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X5Y37   u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_70_83/RAMF_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X5Y37   u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_70_83/RAMG/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X5Y37   u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_70_83/RAMG_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_u96v2_sbc_base_clk_wiz_0_0
  To Clock:  clk_out1_u96v2_sbc_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@6.667ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.273ns (15.494%)  route 1.489ns (84.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 11.218 - 6.667 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 1.244ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.922ns (routing 1.129ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.209     4.323    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y16         FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.422 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.237     4.659    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y16         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     4.833 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          1.252     6.085    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y19         FDPE                                         f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     6.667 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     8.400    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.044 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     9.272    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.296 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.922    11.218    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X13Y19         FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.360    10.857    
                         clock uncertainty           -0.064    10.793    
    SLICE_X13Y19         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.072    10.721    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@6.667ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.273ns (15.494%)  route 1.489ns (84.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 11.218 - 6.667 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 1.244ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.922ns (routing 1.129ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.209     4.323    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y16         FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.422 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.237     4.659    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y16         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     4.833 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          1.252     6.085    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y19         FDCE                                         f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     6.667 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     8.400    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.044 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     9.272    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.296 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.922    11.218    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X13Y19         FDCE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.360    10.857    
                         clock uncertainty           -0.064    10.793    
    SLICE_X13Y19         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072    10.721    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@6.667ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.273ns (15.494%)  route 1.489ns (84.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 11.218 - 6.667 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 1.244ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.922ns (routing 1.129ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.209     4.323    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y16         FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.422 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.237     4.659    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y16         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     4.833 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          1.252     6.085    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y19         FDCE                                         f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     6.667 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     8.400    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.044 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     9.272    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.296 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.922    11.218    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X13Y19         FDCE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.360    10.857    
                         clock uncertainty           -0.064    10.793    
    SLICE_X13Y19         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    10.721    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@6.667ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.273ns (15.494%)  route 1.489ns (84.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 11.218 - 6.667 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 1.244ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.922ns (routing 1.129ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.209     4.323    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y16         FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.422 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.237     4.659    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y16         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     4.833 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          1.252     6.085    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y19         FDCE                                         f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     6.667 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     8.400    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.044 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     9.272    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.296 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.922    11.218    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X13Y19         FDCE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.360    10.857    
                         clock uncertainty           -0.064    10.793    
    SLICE_X13Y19         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072    10.721    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@6.667ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.273ns (15.494%)  route 1.489ns (84.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 11.222 - 6.667 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 1.244ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.926ns (routing 1.129ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.209     4.323    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y16         FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.422 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.237     4.659    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y16         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     4.833 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          1.252     6.085    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y19         FDCE                                         f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     6.667 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     8.400    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.044 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     9.272    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.296 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.926    11.222    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X13Y19         FDCE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.361    10.861    
                         clock uncertainty           -0.064    10.797    
    SLICE_X13Y19         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    10.725    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.725    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@6.667ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.273ns (15.494%)  route 1.489ns (84.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 11.222 - 6.667 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 1.244ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.926ns (routing 1.129ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.209     4.323    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y16         FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.422 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.237     4.659    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y16         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     4.833 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          1.252     6.085    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y19         FDCE                                         f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     6.667 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     8.400    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.044 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     9.272    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.296 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.926    11.222    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X13Y19         FDCE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.361    10.861    
                         clock uncertainty           -0.064    10.797    
    SLICE_X13Y19         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    10.725    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.725    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@6.667ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.273ns (15.494%)  route 1.489ns (84.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 11.222 - 6.667 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 1.244ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.926ns (routing 1.129ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.209     4.323    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y16         FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.422 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.237     4.659    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y16         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     4.833 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          1.252     6.085    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y19         FDCE                                         f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     6.667 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     8.400    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.044 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     9.272    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.296 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.926    11.222    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X13Y19         FDCE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.361    10.861    
                         clock uncertainty           -0.064    10.797    
    SLICE_X13Y19         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072    10.725    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.725    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@6.667ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.273ns (15.494%)  route 1.489ns (84.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 11.222 - 6.667 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 1.244ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.926ns (routing 1.129ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.209     4.323    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y16         FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.422 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.237     4.659    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y16         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     4.833 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          1.252     6.085    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y19         FDCE                                         f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     6.667 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     8.400    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.044 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     9.272    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.296 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.926    11.222    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X13Y19         FDCE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.361    10.861    
                         clock uncertainty           -0.064    10.797    
    SLICE_X13Y19         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072    10.725    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.725    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@6.667ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.273ns (15.494%)  route 1.489ns (84.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 11.222 - 6.667 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 1.244ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.926ns (routing 1.129ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.209     4.323    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y16         FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.422 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.237     4.659    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y16         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     4.833 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          1.252     6.085    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y19         FDCE                                         f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     6.667 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     8.400    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.044 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     9.272    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.296 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.926    11.222    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X13Y19         FDCE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.361    10.861    
                         clock uncertainty           -0.064    10.797    
    SLICE_X13Y19         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.072    10.725    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.725    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@6.667ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.273ns (15.494%)  route 1.489ns (84.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 11.222 - 6.667 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 1.244ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.926ns (routing 1.129ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.935     1.935    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.829 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.257     2.086    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.114 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       2.209     4.323    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y16         FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.422 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.237     4.659    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y16         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     4.833 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          1.252     6.085    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y19         FDCE                                         f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     6.667 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.733     8.400    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     9.044 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     9.272    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.296 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.926    11.222    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X13Y19         FDCE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.361    10.861    
                         clock uncertainty           -0.064    10.797    
    SLICE_X13Y19         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072    10.725    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.725    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  4.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Net Delay (Source):      1.116ns (routing 0.635ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.711ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       0.979     0.979    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.209 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.355    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.372 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.116     2.488    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X12Y17         FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.528 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.069     2.597    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X12Y17         FDPE                                         f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.093     1.093    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.798 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.964    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.983 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.268     2.251    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X12Y17         FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.254     2.505    
    SLICE_X12Y17         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.485    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Net Delay (Source):      1.116ns (routing 0.635ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.711ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       0.979     0.979    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.209 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.355    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.372 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.116     2.488    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X12Y17         FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.528 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.069     2.597    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X12Y17         FDPE                                         f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.093     1.093    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.798 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.964    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.983 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.268     2.251    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X12Y17         FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.254     2.505    
    SLICE_X12Y17         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.485    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.040ns (35.714%)  route 0.072ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Net Delay (Source):      1.112ns (routing 0.635ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.711ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       0.979     0.979    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.209 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.355    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.372 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.112     2.484    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y40          FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.524 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.072     2.596    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y40          FDPE                                         f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.093     1.093    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.798 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.964    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.983 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.261     2.244    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X8Y40          FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.256     2.500    
    SLICE_X8Y40          FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.480    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.040ns (35.714%)  route 0.072ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Net Delay (Source):      1.112ns (routing 0.635ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.711ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       0.979     0.979    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.209 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.355    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.372 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.112     2.484    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y40          FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.524 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.072     2.596    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y40          FDPE                                         f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.093     1.093    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.798 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.964    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.983 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.261     2.244    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X8Y40          FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.256     2.500    
    SLICE_X8Y40          FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.480    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.122ns (routing 0.635ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.711ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       0.979     0.979    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.209 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.355    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.372 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.122     2.494    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y9           FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.533 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.102     2.635    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y9           FDPE                                         f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.093     1.093    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.798 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.964    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.983 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.263     2.246    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X8Y9           FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.291     2.537    
    SLICE_X8Y9           FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     2.517    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.122ns (routing 0.635ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.711ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       0.979     0.979    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.209 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.355    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.372 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.122     2.494    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y9           FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.533 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.102     2.635    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y9           FDPE                                         f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.093     1.093    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.798 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.964    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.983 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.263     2.246    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X8Y9           FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.291     2.537    
    SLICE_X8Y9           FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.517    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.122ns (routing 0.635ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.711ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       0.979     0.979    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.209 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.355    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.372 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.122     2.494    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y9           FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.533 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.102     2.635    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y9           FDPE                                         f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.093     1.093    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.798 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.964    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.983 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.263     2.246    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X8Y9           FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.291     2.537    
    SLICE_X8Y9           FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.517    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.040ns (26.144%)  route 0.113ns (73.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.463ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.091ns (routing 0.635ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.711ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       0.979     0.979    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.209 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.355    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.372 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.091     2.463    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X27Y36         FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.503 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.113     2.616    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X21Y36         FDPE                                         f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.093     1.093    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.798 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.964    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.983 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.235     2.218    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X21Y36         FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.291     2.509    
    SLICE_X21Y36         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     2.489    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.040ns (26.144%)  route 0.113ns (73.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.463ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.091ns (routing 0.635ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.711ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       0.979     0.979    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.209 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.355    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.372 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.091     2.463    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X27Y36         FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.503 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.113     2.616    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X21Y36         FDPE                                         f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.093     1.093    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.798 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.964    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.983 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.235     2.218    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X21Y36         FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.291     2.509    
    SLICE_X21Y36         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.489    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_u96v2_sbc_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns - clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.109ns (routing 0.635ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.711ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       0.979     0.979    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.209 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.355    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.372 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.109     2.481    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y8          FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.520 f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.119     2.639    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y7          FDPE                                         f  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_u96v2_sbc_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y67        BUFG_PS                      0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16002, routed)       1.093     1.093    u96v2_sbc_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.798 r  u96v2_sbc_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.964    u96v2_sbc_base_i/clk_wiz_0/inst/clk_out1_u96v2_sbc_base_clk_wiz_0_0
    BUFGCE_X0Y66         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.983 r  u96v2_sbc_base_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=18703, routed)       1.254     2.237    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X13Y7          FDPE                                         r  u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.291     2.528    
    SLICE_X13Y7          FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     2.508    u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.125ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.158ns (10.161%)  route 1.397ns (89.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 11.965 - 10.000 ) 
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.009ns (routing 0.814ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.736ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.009     2.216    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y96         FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.311 f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.757     3.068    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y96         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     3.131 f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.640     3.771    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y92         FDPE                                         f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.798    11.965    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y92         FDPE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.179    12.144    
                         clock uncertainty           -0.176    11.968    
    SLICE_X38Y92         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.072    11.896    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.125    

Slack (MET) :             8.125ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.158ns (10.161%)  route 1.397ns (89.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 11.965 - 10.000 ) 
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.009ns (routing 0.814ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.736ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.009     2.216    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y96         FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.311 f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.757     3.068    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y96         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     3.131 f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.640     3.771    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y92         FDCE                                         f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.798    11.965    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y92         FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.179    12.144    
                         clock uncertainty           -0.176    11.968    
    SLICE_X38Y92         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072    11.896    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.125    

Slack (MET) :             8.125ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.158ns (10.161%)  route 1.397ns (89.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 11.965 - 10.000 ) 
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.009ns (routing 0.814ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.736ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.009     2.216    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y96         FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.311 f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.757     3.068    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y96         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     3.131 f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.640     3.771    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y92         FDCE                                         f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.798    11.965    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y92         FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.179    12.144    
                         clock uncertainty           -0.176    11.968    
    SLICE_X38Y92         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    11.896    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.125    

Slack (MET) :             8.125ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.158ns (10.161%)  route 1.397ns (89.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 11.965 - 10.000 ) 
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.009ns (routing 0.814ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.736ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.009     2.216    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y96         FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.311 f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.757     3.068    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y96         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     3.131 f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.640     3.771    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y92         FDCE                                         f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.798    11.965    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y92         FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.179    12.144    
                         clock uncertainty           -0.176    11.968    
    SLICE_X38Y92         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072    11.896    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.125    

Slack (MET) :             8.129ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.158ns (10.161%)  route 1.397ns (89.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.969ns = ( 11.969 - 10.000 ) 
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.009ns (routing 0.814ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.736ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.009     2.216    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y96         FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.311 f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.757     3.068    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y96         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     3.131 f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.640     3.771    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y92         FDCE                                         f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.802    11.969    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y92         FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.179    12.148    
                         clock uncertainty           -0.176    11.972    
    SLICE_X38Y92         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    11.900    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.900    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.129    

Slack (MET) :             8.129ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.158ns (10.161%)  route 1.397ns (89.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.969ns = ( 11.969 - 10.000 ) 
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.009ns (routing 0.814ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.736ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.009     2.216    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y96         FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.311 f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.757     3.068    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y96         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     3.131 f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.640     3.771    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y92         FDCE                                         f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.802    11.969    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y92         FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.179    12.148    
                         clock uncertainty           -0.176    11.972    
    SLICE_X38Y92         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    11.900    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.900    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.129    

Slack (MET) :             8.129ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.158ns (10.161%)  route 1.397ns (89.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.969ns = ( 11.969 - 10.000 ) 
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.009ns (routing 0.814ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.736ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.009     2.216    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y96         FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.311 f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.757     3.068    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y96         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     3.131 f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.640     3.771    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y92         FDCE                                         f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.802    11.969    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y92         FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.179    12.148    
                         clock uncertainty           -0.176    11.972    
    SLICE_X38Y92         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072    11.900    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.900    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.129    

Slack (MET) :             8.129ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.158ns (10.161%)  route 1.397ns (89.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.969ns = ( 11.969 - 10.000 ) 
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.009ns (routing 0.814ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.736ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.009     2.216    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y96         FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.311 f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.757     3.068    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y96         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     3.131 f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.640     3.771    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y92         FDCE                                         f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.802    11.969    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y92         FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.179    12.148    
                         clock uncertainty           -0.176    11.972    
    SLICE_X38Y92         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072    11.900    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.900    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.129    

Slack (MET) :             8.129ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.158ns (10.161%)  route 1.397ns (89.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.969ns = ( 11.969 - 10.000 ) 
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.009ns (routing 0.814ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.736ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.009     2.216    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y96         FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.311 f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.757     3.068    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y96         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     3.131 f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.640     3.771    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y92         FDCE                                         f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.802    11.969    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y92         FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.179    12.148    
                         clock uncertainty           -0.176    11.972    
    SLICE_X38Y92         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.072    11.900    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.900    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.129    

Slack (MET) :             8.129ns  (required time - arrival time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.158ns (10.161%)  route 1.397ns (89.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.969ns = ( 11.969 - 10.000 ) 
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.009ns (routing 0.814ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.736ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       2.009     2.216    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y96         FDRE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.311 f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.757     3.068    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y96         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     3.131 f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.640     3.771    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y92         FDCE                                         f  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.802    11.969    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y92         FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.179    12.148    
                         clock uncertainty           -0.176    11.972    
    SLICE_X38Y92         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072    11.900    u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.900    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.054ns (28.723%)  route 0.134ns (71.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.009ns (routing 0.410ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.459ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.009     1.120    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y147        FDPE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y147        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.160 f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.215    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y147        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.229 f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.079     1.308    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X32Y147        FDCE                                         f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.154     1.292    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X32Y147        FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.112     1.180    
    SLICE_X32Y147        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.160    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.054ns (28.723%)  route 0.134ns (71.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.009ns (routing 0.410ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.459ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.009     1.120    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y147        FDPE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y147        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.160 f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.215    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y147        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.229 f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.079     1.308    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X32Y147        FDCE                                         f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.154     1.292    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X32Y147        FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.112     1.180    
    SLICE_X32Y147        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.160    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.054ns (27.692%)  route 0.141ns (72.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.009ns (routing 0.410ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.459ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.009     1.120    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y147        FDPE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y147        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.160 f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.215    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y147        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.229 f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.086     1.315    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y147        FDPE                                         f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.158     1.296    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y147        FDPE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.112     1.184    
    SLICE_X31Y147        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.164    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.054ns (27.692%)  route 0.141ns (72.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.009ns (routing 0.410ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.459ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.009     1.120    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y147        FDPE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y147        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.160 f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.215    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y147        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.229 f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.086     1.315    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y147        FDCE                                         f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.158     1.296    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y147        FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.112     1.184    
    SLICE_X31Y147        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.164    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.054ns (27.692%)  route 0.141ns (72.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.009ns (routing 0.410ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.459ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.009     1.120    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y147        FDPE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y147        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.160 f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.215    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y147        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.229 f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.086     1.315    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y147        FDCE                                         f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.158     1.296    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y147        FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.112     1.184    
    SLICE_X31Y147        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.164    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.054ns (27.692%)  route 0.141ns (72.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.009ns (routing 0.410ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.459ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.009     1.120    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y147        FDPE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y147        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.160 f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.215    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y147        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.229 f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.086     1.315    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y147        FDCE                                         f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.158     1.296    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y147        FDCE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.112     1.184    
    SLICE_X31Y147        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.164    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.054ns (27.835%)  route 0.140ns (72.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.009ns (routing 0.410ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.459ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.009     1.120    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y147        FDPE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y147        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.160 f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.215    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y147        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.229 f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.085     1.314    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y147        FDPE                                         f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.157     1.295    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y147        FDPE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.112     1.183    
    SLICE_X31Y147        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.163    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.054ns (27.835%)  route 0.140ns (72.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.009ns (routing 0.410ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.459ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.009     1.120    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y147        FDPE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y147        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.160 f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.215    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y147        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.229 f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.085     1.314    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y147        FDPE                                         f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.157     1.295    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y147        FDPE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.112     1.183    
    SLICE_X31Y147        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     1.163    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.054ns (27.835%)  route 0.140ns (72.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.009ns (routing 0.410ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.459ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.009     1.120    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y147        FDPE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y147        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.160 f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.215    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y147        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.229 f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.085     1.314    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y147        FDPE                                         f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.157     1.295    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y147        FDPE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.112     1.183    
    SLICE_X31Y147        FDPE (Remov_FFF_SLICEM_C_PRE)
                                                     -0.020     1.163    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.054ns (27.835%)  route 0.140ns (72.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      1.009ns (routing 0.410ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.459ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.009     1.120    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y147        FDPE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y147        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.160 f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.215    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y147        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.229 f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.085     1.314    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y147        FDPE                                         f  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96v2_sbc_base_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16002, routed)       1.157     1.295    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y147        FDPE                                         r  u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.112     1.183    
    SLICE_X31Y147        FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                     -0.020     1.163    u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.151    





