Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: ALU_display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU_display.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU_display"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : ALU_display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "T:/ALU_Display/single_number.vhd" in Library work.
Architecture behavioral of Entity single_number is up to date.
Compiling vhdl file "T:/ALU_Display/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "T:/ALU_Display/ALU_display.vhd" in Library work.
Architecture behavioral of Entity alu_display is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ALU_display> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <single_number> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ALU_display> in library <work> (Architecture <behavioral>).
Entity <ALU_display> analyzed. Unit <ALU_display> generated.

Analyzing Entity <single_number> in library <work> (Architecture <behavioral>).
Entity <single_number> analyzed. Unit <single_number> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "T:/ALU_Display/ALU.vhd" line 65: Mux is complete : default of case is discarded
Entity <ALU> analyzed. Unit <ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <single_number>.
    Related source file is "T:/ALU_Display/single_number.vhd".
    Found 16x8-bit ROM for signal <seg>.
    Summary:
	inferred   1 ROM(s).
Unit <single_number> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "T:/ALU_Display/ALU.vhd".
    Found 4-bit 8-to-1 multiplexer for signal <ALU_Result>.
    Found 4-bit addsub for signal <ALU_Result$addsub0000>.
    Found 4-bit shifter rotate right for signal <ALU_Result$shift0007> created at line 65.
    Found 4-bit shifter logical left for signal <ALU_Result$shift0008> created at line 59.
    Found 4-bit shifter logical right for signal <ALU_Result$shift0009> created at line 61.
    Found 4-bit shifter arithmetic right for signal <ALU_Result$shift0010> created at line 63.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
	inferred   4 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <ALU_display>.
    Related source file is "T:/ALU_Display/ALU_display.vhd".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <seg_mode> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <seg_mode> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <seg_mode>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <seg_mode> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <seg_mode> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <seg_mode> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <seg_mode> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <seg_mode> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <seg_mode> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 17-bit up counter for signal <clk_cnt>.
    Found 3-bit register for signal <seg_mode>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <ALU_display> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 1
 3-bit register                                        : 1
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 4
 4-bit shifter arithmetic right                        : 1
 4-bit shifter logical left                            : 1
 4-bit shifter logical right                           : 1
 4-bit shifter rotate right                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 4
 4-bit shifter arithmetic right                        : 1
 4-bit shifter logical left                            : 1
 4-bit shifter logical right                           : 1
 4-bit shifter rotate right                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit ALU : the following signal(s) form a combinatorial loop: ALU_Result_shift0006<3>.

Optimizing unit <ALU_display> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU_display, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU_display.ngr
Top Level Output File Name         : ALU_display
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 149
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 16
#      LUT2                        : 6
#      LUT3                        : 36
#      LUT4                        : 30
#      MUXCY                       : 21
#      MUXF5                       : 15
#      MUXF6                       : 4
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 20
#      FDE                         : 3
#      FDR                         : 17
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 11
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       49  out of    960     5%  
 Number of Slice Flip Flops:             20  out of   1920     1%  
 Number of 4 input LUTs:                 90  out of   1920     4%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of     83    28%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 20    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.843ns (Maximum Frequency: 206.484MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.709ns
   Maximum combinational path delay: 15.252ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.843ns (frequency: 206.484MHz)
  Total number of paths / destination ports: 496 / 40
-------------------------------------------------------------------------
Delay:               4.843ns (Levels of Logic = 5)
  Source:            clk_cnt_5 (FF)
  Destination:       clk_cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_cnt_5 to clk_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  clk_cnt_5 (clk_cnt_5)
     LUT4:I0->O            1   0.704   0.000  seg_mode_cmp_eq0000_wg_lut<1> (seg_mode_cmp_eq0000_wg_lut<1>)
     MUXCY:S->O            1   0.464   0.000  seg_mode_cmp_eq0000_wg_cy<1> (seg_mode_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  seg_mode_cmp_eq0000_wg_cy<2> (seg_mode_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  seg_mode_cmp_eq0000_wg_cy<3> (seg_mode_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O          20   0.331   1.102  seg_mode_cmp_eq0000_wg_cy<4> (seg_mode_cmp_eq0000)
     FDR:R                     0.911          clk_cnt_0
    ----------------------------------------
    Total                      4.843ns (3.119ns logic, 1.724ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 90 / 12
-------------------------------------------------------------------------
Offset:              8.709ns (Levels of Logic = 4)
  Source:            seg_mode_1 (FF)
  Destination:       PO_seg<0> (PAD)
  Source Clock:      clk rising

  Data Path: seg_mode_1 to PO_seg<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.591   0.836  seg_mode_1 (seg_mode_1)
     LUT4:I1->O            1   0.704   0.595  number<1>_SW0 (N21)
     LUT3:I0->O            7   0.704   0.883  number<1> (number<1>)
     LUT4:I0->O            1   0.704   0.420  I0/Mrom_seg61 (PO_seg_1_OBUF)
     OBUF:I->O                 3.272          PO_seg_1_OBUF (PO_seg<1>)
    ----------------------------------------
    Total                      8.709ns (5.975ns logic, 2.734ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1388 / 8
-------------------------------------------------------------------------
Delay:               15.252ns (Levels of Logic = 11)
  Source:            PI_b<2> (PAD)
  Destination:       PO_seg<5> (PAD)

  Data Path: PI_b<2> to PO_seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.218   1.108  PI_b_2_IBUF (PI_b_2_IBUF)
     LUT2:I0->O            6   0.704   0.704  I1/ALU_Result_shift0006<2>31 (I1/N8)
     LUT4:I2->O            1   0.704   0.424  I1/ALU_Result_shift0006<2>13 (I1/ALU_Result_shift0006<2>13)
     LUT4:I3->O            1   0.704   0.455  I1/ALU_Result_shift0006<2>24_SW1 (N50)
     LUT4:I2->O            1   0.704   0.499  I1/ALU_Result_shift0006<2>24 (I1/ALU_Result_shift0006<2>)
     LUT3:I1->O            1   0.704   0.000  I1/Mmux_ALU_Result_44 (I1/Mmux_ALU_Result_42)
     MUXF5:I1->O           1   0.321   0.000  I1/Mmux_ALU_Result_3_f5_1 (I1/Mmux_ALU_Result_3_f52)
     MUXF6:I1->O           1   0.521   0.499  I1/Mmux_ALU_Result_2_f6_1 (ALU_Result<2>)
     LUT3:I1->O            7   0.704   0.883  number<2> (number<2>)
     LUT4:I0->O            1   0.704   0.420  I0/Mrom_seg21 (PO_seg_5_OBUF)
     OBUF:I->O                 3.272          PO_seg_5_OBUF (PO_seg<5>)
    ----------------------------------------
    Total                     15.252ns (10.260ns logic, 4.992ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.67 secs
 
--> 

Total memory usage is 4536560 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    6 (   0 filtered)

