Time resolution is 1 ps
$finish called at time : 30 ns : File "C:/Users/beyza/Documents/GitHub/verilog/4_bit_register/4_bit_register.srcs/sim_1/new/tb.v" Line 25
