<h1 id="id-2019-06-07Progress:-Highlights:"><style>[data-colorid=xeoyu7bgwa]{color:#808080} html[data-color-mode=dark] [data-colorid=xeoyu7bgwa]{color:#7f7f7f}</style><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ol><li>Nightly and Weekly regressions scheduling sync meeting with Robin and MK to avoid our regression backlogs...<strong>&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160836/All+Regressions+Schedule" data-linked-resource-id="16160836" data-linked-resource-version="8" data-linked-resource-type="page">All Regressions Schedule:</a>&nbsp;</strong></li><li><strong>Script &quot;runsim -nf -exe 0x0ff&quot; new VERILATOR flow is released to Symphony design team</strong> for initial trial... currently facing a roadblock (<a class="external-link" href="https://arterisip.atlassian.net/browse/TACHL-71" rel="nofollow">TACHL-71</a>). We have temporary workaround but TACHL need to add this support.</li><li>Multiple &quot;top_apb_apb&quot; configurations added to exercise newly added features / parameters... found 3 new bugs.</li><li>Continue bring-up &quot;top_axi_axi&quot; new configuration 1x4 with all new AXI &amp; CTL interface format and parameters cleanup... found 2 new bugs.</li><li>Received <strong>VC buffered switch RTL_TOP</strong> from design team... Bring-up postpone to start next week due to runsim new flow release.</li><li>Multiple dynamic RESETs in top_smi testbench support completion got delayed till 6/21 due to shift in priority to performance modeling. Goal is to seamlessly reuse in other testbenches (top_atp, top_axi &amp; top_ctl) as well.</li><li>Continued on CTL layer splitting feature... Found couple of more DV bugs... please finish this splitting feature verification by end of next week.</li><li>Continued bring-up CTL_layer 1x4 testbench configuration (to verify striping feature).</li><li>Continued working on IPXACT &amp; RAL integration flow into Symphony simulation environment.<ol><li>Waiting on top_atp RTL_TOP from design team.</li><li>Continued working on RAL code generation and integration into APB VIP.</li></ol></li><li>Symphony <span class="legacy-color-text-default"><strong>RTL only bugs</strong> s</span>tatistics in last week: <strong>Created=8 (&nbsp;<span class="legacy-color-text-pink2"><span data-colorid="xeoyu7bgwa">APB_ATU=3, AXI_ATU=2, CTL_layer=3&nbsp;</span></span>)</strong><strong>, Resolved=8, Updated=12.</strong></li><li>Symphony&nbsp;<strong>RTL+DV&nbsp;bugs</strong>&nbsp;statistics in last week:&nbsp;<strong>Created=11, Resolved=9, Updated=17.</strong>&nbsp;Details at <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12000" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12000</a></li><li>Symphony nightly regression passing rate are now 94% (<strong>drop due to AXI_ATU and CTL failures</strong>).</li><li>We need regular Symphony parameters entry sync-up between Maestro and Symphony architecture teams.</li><li>Symphony DV candidate went well. Worked with candidate offer and Q/A.&nbsp;</li><li>Reminder about new SGE setup to utilize our licenses efficiently.</li><li><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16163650/licenses.jpg?api=v2" /></span></li></ol><h1 id="id-2019-06-07Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><h2 style="margin-left: 30.0px;" id="id-2019-06-07Progress:-Blocker/CriticalIssues:Livelink>>>ClickHere:"><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11812" rel="nofollow">Click Here</a></strong></u>:</h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16163650/blockers.jpg?api=v2" /></span></p><h2 style="margin-left: 30.0px;" id="id-2019-06-07Progress:-BugsStatistics:Livelink>>>ClickHere:"><u><strong>Bugs Statistics : Live link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16163650/bugs_table.jpg?api=v2" /></span></p><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16163650/bugs_trend.jpg?api=v2" /></span></p><p style="margin-left: 60.0px;">&nbsp;</p><h2 style="margin-left: 30.0px;" id="id-2019-06-07Progress:-Symphonyregressiontrendanddetails:Livelink>>>ClickHere:"><strong><u>Symphony regression trend and details: Live link &gt;&gt;&gt;&nbsp;<a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16163650/regr.jpg?api=v2" /></span></p><p style="margin-left: 60.0px;">&nbsp;</p><h2 style="margin-left: 30.0px;" id="id-2019-06-07Progress:-LegatoTACHLCoverageDetails:Livelink>>>ClickHere:"><strong><u>Legato TACHL Coverage Details: Live link &gt;&gt;&gt;&nbsp;<a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16163650/tachl_cov.jpg?api=v2" /></span></p><h2 style="margin-left: 30.0px;" id="id-2019-06-07Progress:-FunctionalVerification:"><u><strong>Functional Verification:</strong></u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li><p><span class="legacy-color-text-default">TACHLizing top_axi* environments done. Now Archit/Prayank need to complete total migration of all configs to new interface format.</span></p></li><li><p>Debugging out-of-sync CTL messages for SYM-1069/SYM-1067</p></li><li><p>Fixed a missing field interface field in SYM-1081</p></li><li><p>Supported Boon in his arb_fifo verification</p></li><li><p>Planned bench support for striping feature</p></li><li><p>Debug failed tests from regression list.</p></li><li><p>Migration AXI* configs into new interface format - Ongoing(1010)</p></li><li><p>Checked in below configs in top_axi_axi_ni env:</p></li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li style="list-style-type: none;background-image: none;"><ul><li>top_axi_atu</li><li>top_axi_atu1x2</li><li>top_axi_atu2x2</li><li>top_axi_atu_ring3x3</li><li>top_axi_atu_8x8</li><li>top_11x8</li><li>top_axi_atu_mesh16x16</li><li>top_axi_atu_ring16x16</li></ul></li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>JIRA :<ul><li>1073 - Debug RTL issue.</li><li>1051 - Debug RTL/TB issue.</li><li>1010 - Debug RTL/TB issue.</li><li>1056/1043 - top_apb_apb multiple configs added</li><li>1010 - axi4-vip fixes</li><li>1048 - TB changes/cleanup&nbsp;<span>for RAL integration</span>&nbsp;- ongoing.</li><li>1075 - TB changes for top_axi_axi to&nbsp;support tb_wrapper</li><li>1066 - work/debug RTL issue</li><li>1070 -&nbsp;<span>TB changes for top_apb_apb to&nbsp;</span><span>support tb_wrapper</span></li><li><span>1071 -&nbsp;<span>TB changes for top_axi_apb to&nbsp;</span><span>support tb_wrapper</span></span></li><li><span>1072 - work/debug RTL issue</span></li><li><span>1074 - work/debug RTL issue</span></li></ul></li></ul></li></ul><p>&nbsp;</p><p style="margin-left: 30.0px;"><u><strong style="font-size: 20.0px;">Formal Verification</strong>:</u></p><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>No progress this week.</p></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-06-07Progress:-ToolDevelopment&amp;Support:"><u><strong>Tool Development &amp; Support</strong>:</u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>Added option to run any processes defined by user.</p></li><li><p>Fixes to the new runsim flow. Awk command for flist modification was behaving in an uncertain way, replaced that with pure javascript modification.</p></li><li><p>Added few functional programming approach to make code maintenance easier. Still want to refactor code for easier future enhancements.</p></li><li><p>Made changes in internal data structures to support new changes.</p></li><li><p>Added new columns to signify verilator fail/ pure rtl tachl fail.</p></li><li><p><span class="legacy-color-text-default">Monitoring issues with nightly regressions.</span></p></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-06-07Progress:-Miscellaneousitems:"><u><strong>Miscellaneous items</strong></u>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Sync-up meeting with Robin &amp; MK on regression scheduling and cleanup...&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160836/All+Regressions+Schedule" data-linked-resource-id="16160836" data-linked-resource-version="8" data-linked-resource-type="page">All Regressions Schedule:</a></li><li>Sync-up meetings with India team on RAL integration into Symphony DV environment.</li><li>Couple of Q/A calls with Aniq Shahid (DV candidate for Symphony).</li><li>Skype interviews with Aaron (DV candidate for Ncore).</li><li>CTL verification meetings with Andrew.</li><li>Runsim new flow sync-up meetings with Kavish.</li><li>Regular DV Sync-up meeting with DV and Design team.</li><li>Frequent Sync-up meetings with Archit &amp; Prayank (our Consultants from AumRaj India) to make sure we all are in-sync with progress and priorities.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-06-07Progress:-Travel/Vacation:"><strong><u>Travel / Vacation</u></strong>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Archit&nbsp;&ndash; PTO 6/14.</li><li>Andrew &ndash; PTO: 7/3.</li><li>Saad&nbsp;&ndash; PTO: Two weeks in August 2019 (dates are not confirmed yet)</li><li>Saad&nbsp;&ndash; Travel to Campbell for 3 days 6/12 to 6/15.</li><li>Chandra&nbsp;&ndash; 6/12 to 6/18.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-06-07Progress:-LegatoDeliveryStatus:"><u><strong>Legato Delivery Status:</strong></u></h2><p style="margin-left: 30.0px;"><u><strong><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16163650/legato_status.jpg?api=v2" /></span><br /></strong></u></p>