Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun 26 14:37:30 2023
| Host         : Benjamin running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_SCPU_control_sets_placed.rpt
| Design       : top_SCPU
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   309 |
| Unused register locations in slices containing registers |  1338 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      2 |           13 |
|      3 |          109 |
|      4 |          170 |
|      8 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             102 |           54 |
| No           | No                    | Yes                    |             388 |          138 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               8 |            6 |
| Yes          | No                    | Yes                    |            1152 |          714 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------+-----------------------------------------+------------------+----------------+
|        Clock Signal       |          Enable Signal          |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+---------------------------+---------------------------------+-----------------------------------------+------------------+----------------+
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[28][31]_i_1_n_3 | U1_SCPU/U_RF/AR[0]                      |                1 |              1 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[30][31]_i_1_n_3 | U1_SCPU/U_RF/AR[0]                      |                1 |              1 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[31][31]_i_1_n_3 | U1_SCPU/U_RF/AR[0]                      |                1 |              1 |
|  IO_clk_i_BUFG            |                                 |                                         |                1 |              1 |
|  clkdiv_BUFG[6]           |                                 |                                         |                1 |              1 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[28][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                1 |              2 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[0][31]_i_1_n_3  | U1_SCPU/U_RF/AR[1]                      |                2 |              2 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[30][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                1 |              2 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[1][31]_i_1_n_3  | U1_SCPU/U_RF/AR[1]                      |                2 |              2 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[2][31]_i_1_n_3  | U1_SCPU/U_RF/AR[1]                      |                2 |              2 |
|  clkdiv_BUFG[6]           |                                 | U9_Counter/AR[0]                        |                2 |              2 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[5][31]_i_1_n_3  | U1_SCPU/U_RF/AR[1]                      |                2 |              2 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[3][31]_i_1_n_3  | U1_SCPU/U_RF/AR[1]                      |                2 |              2 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[4][31]_i_1_n_3  | U1_SCPU/U_RF/AR[1]                      |                2 |              2 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[31][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                1 |              2 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[7][31]_i_1_n_3  | U1_SCPU/U_RF/AR[1]                      |                2 |              2 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[6][31]_i_1_n_3  | U1_SCPU/U_RF/AR[1]                      |                2 |              2 |
|  IO_clk_i_BUFG            |                                 | U9_Counter/AR[0]                        |                1 |              2 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[29][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[29][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[29][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[21][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[28][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[22][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[22][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[21][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[22][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[21][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[2][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[21][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[25][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[2][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[25][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[25][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[25][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[23][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[17][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[30][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[10][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[30][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[10][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[17][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[17][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[17][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[26][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[23][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[30][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[26][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[26][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[26][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[23][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[27][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[23][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[11][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[12][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[27][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[27][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[27][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[0][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[0][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[10][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[19][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[28][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[12][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[12][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[12][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[19][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[19][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[13][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[13][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[13][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[14][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[14][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[14][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[14][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[18][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[18][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[18][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[18][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[15][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[15][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[15][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[15][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[20][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[20][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[20][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[20][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[24][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[24][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[24][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[24][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[16][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[16][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[16][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[16][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[5][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[19][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[13][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[3][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[3][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[29][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[4][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[4][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[11][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[31][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[31][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[31][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[11][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[11][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[8][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[8][31]_i_1_n_3  | U1_SCPU/U_RF/AR[1]                      |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[5][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[8][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[7][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[7][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[22][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[9][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[9][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[9][31]_i_1_n_3  | U1_SCPU/U_RF/AR[1]                      |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[9][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[6][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[6][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[28][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[1][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[1][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                1 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[10][31]_i_1_n_3 | U1_SCPU/U_RF/AR[1]                      |                2 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[8][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                3 |              3 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[22][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[22][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[22][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[22][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[22][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[23][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[23][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[23][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[23][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[23][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[28][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[28][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[28][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[28][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[28][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[0][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[0][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[0][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[0][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[0][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[0][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[10][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[10][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[10][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[10][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[10][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[11][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[11][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[11][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[11][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[11][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[13][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[13][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[13][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[13][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[13][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                3 |              4 |
|                           |                                 | U3_dm_controller/wea_mem_reg[3]_i_2_n_3 |                1 |              4 |
|  U6_SSeg7/flash_IBUF_BUFG |                                 |                                         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[1][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[14][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[1][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[14][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[14][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[14][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[14][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[1][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[1][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[1][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[18][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[1][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[18][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[18][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[18][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[18][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[21][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[21][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[21][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[15][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[21][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[15][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[15][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[15][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[15][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[21][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[25][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[25][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[25][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[20][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[20][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[20][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[25][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[25][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[17][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[20][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[20][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[17][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[24][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[24][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[24][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[17][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[17][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[17][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[24][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[24][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[16][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[26][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[16][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[16][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[26][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[16][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[26][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[16][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[26][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[5][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[5][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[26][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[27][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[5][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[5][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[27][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[5][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[5][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[3][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[3][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[27][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[27][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[3][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[3][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[27][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[3][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[3][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[4][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[4][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[19][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[19][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[4][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[4][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[19][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[4][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[4][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[19][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[31][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[31][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[31][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[19][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[29][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[29][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[29][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[31][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[31][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[8][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[29][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[8][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[8][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[8][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[8][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[29][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[2][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[2][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[7][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[7][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[2][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[2][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[7][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[7][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[2][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[7][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[7][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[9][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[9][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[2][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[30][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[9][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[9][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[30][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[30][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                1 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[9][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                4 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[6][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[6][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][18]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[30][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[30][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[6][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[6][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[12][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][14]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[6][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][29]_i_1_n_3         |                2 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[6][31]_i_1_n_3  | U1_SCPU/U_RF/rf[31][7]_i_1_n_3          |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[12][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][22]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[12][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][11]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[12][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][25]_i_1_n_3         |                3 |              4 |
| ~Clk_CPU_BUFG             | U1_SCPU/U_RF/rf[12][31]_i_1_n_3 | U1_SCPU/U_RF/rf[31][3]_i_1_n_3          |                3 |              4 |
|  U6_SSeg7/flash_IBUF_BUFG | U6_SSeg7/seg_sout[7]_i_1_n_0    |                                         |                6 |              8 |
|  U7_SPIO/clk_IBUF_BUFG    | U4_MIO_BUS/GPIOf0000000_we_OBUF | U9_Counter/AR[0]                        |               15 |             32 |
|  IO_clk_i_BUFG            | U4_MIO_BUS/GPIOe0000000_we_OBUF | U1_SCPU/U_RF/AR[0]                      |               21 |             32 |
|  IO_clk_i_BUFG            | U9_Counter/counter0_Lock_0      | U9_Counter/AR[0]                        |                7 |             32 |
|  n_0_1442_BUFG            |                                 |                                         |               19 |             32 |
|  n_1_1533_BUFG            |                                 |                                         |               21 |             32 |
|  n_2_1706_BUFG            |                                 |                                         |               10 |             32 |
|  clk_IBUF_BUFG            |                                 | U9_Counter/AR[0]                        |                8 |             32 |
|  Clk_CPU_BUFG             |                                 | U1_SCPU/U_RF/AR[1]                      |               15 |             32 |
|  clkdiv_BUFG[6]           | U9_Counter/counter0[31]         | U9_Counter/AR[0]                        |               10 |             32 |
|  U6_SSeg7/clk_IBUF_BUFG   |                                 | U1_SCPU/U_RF/AR[0]                      |               23 |             48 |
|  IO_clk_i_BUFG            |                                 | U1_SCPU/U_RF/AR[0]                      |               89 |            272 |
+---------------------------+---------------------------------+-----------------------------------------+------------------+----------------+


