
*** Running vivado
    with args -log vp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vp.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vp.tcl -notrace
Command: synth_design -top vp -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3393 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1316.535 ; gain = 85.996 ; free physical = 3809 ; free virtual = 21920
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vp' [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:23]
INFO: [Synth 8-638] synthesizing module 'rgb2ycbcr_0' [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.runs/synth_1/.Xil/Vivado-3386-debian/realtime/rgb2ycbcr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycbcr_0' (1#1) [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.runs/synth_1/.Xil/Vivado-3386-debian/realtime/rgb2ycbcr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'ycbcr2bin_0' [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.runs/synth_1/.Xil/Vivado-3386-debian/realtime/ycbcr2bin_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ycbcr2bin_0' (2#1) [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.runs/synth_1/.Xil/Vivado-3386-debian/realtime/ycbcr2bin_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'centroid_0' [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.runs/synth_1/.Xil/Vivado-3386-debian/realtime/centroid_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'centroid_0' (3#1) [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.runs/synth_1/.Xil/Vivado-3386-debian/realtime/centroid_0_stub.v:6]
WARNING: [Synth 8-3848] Net de_mux[7] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:41]
WARNING: [Synth 8-3848] Net de_mux[6] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:41]
WARNING: [Synth 8-3848] Net de_mux[5] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:41]
WARNING: [Synth 8-3848] Net de_mux[4] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:41]
WARNING: [Synth 8-3848] Net de_mux[3] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:41]
WARNING: [Synth 8-3848] Net h_sync_mux[7] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:42]
WARNING: [Synth 8-3848] Net h_sync_mux[6] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:42]
WARNING: [Synth 8-3848] Net h_sync_mux[5] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:42]
WARNING: [Synth 8-3848] Net h_sync_mux[4] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:42]
WARNING: [Synth 8-3848] Net h_sync_mux[3] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:42]
WARNING: [Synth 8-3848] Net v_sync_mux[7] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:43]
WARNING: [Synth 8-3848] Net v_sync_mux[6] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:43]
WARNING: [Synth 8-3848] Net v_sync_mux[5] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:43]
WARNING: [Synth 8-3848] Net v_sync_mux[4] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:43]
WARNING: [Synth 8-3848] Net v_sync_mux[3] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:43]
WARNING: [Synth 8-3848] Net rgb_mux[7] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:40]
WARNING: [Synth 8-3848] Net rgb_mux[6] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:40]
WARNING: [Synth 8-3848] Net rgb_mux[5] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:40]
WARNING: [Synth 8-3848] Net rgb_mux[4] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:40]
WARNING: [Synth 8-3848] Net rgb_mux[3] in module/entity vp does not have driver. [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:40]
INFO: [Synth 8-256] done synthesizing module 'vp' (4#1) [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/good_vp/src/vp.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1358.066 ; gain = 127.527 ; free physical = 3820 ; free virtual = 21932
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1358.066 ; gain = 127.527 ; free physical = 3822 ; free virtual = 21933
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.runs/synth_1/.Xil/Vivado-3386-debian/dcp3/ycbcr2bin_0_in_context.xdc] for cell 'my_conv_bin'
Finished Parsing XDC File [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.runs/synth_1/.Xil/Vivado-3386-debian/dcp3/ycbcr2bin_0_in_context.xdc] for cell 'my_conv_bin'
Parsing XDC File [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.runs/synth_1/.Xil/Vivado-3386-debian/dcp4/rgb2ycbcr_0_in_context.xdc] for cell 'my_conv'
Finished Parsing XDC File [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.runs/synth_1/.Xil/Vivado-3386-debian/dcp4/rgb2ycbcr_0_in_context.xdc] for cell 'my_conv'
Parsing XDC File [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.runs/synth_1/.Xil/Vivado-3386-debian/dcp5/centroid_0_in_context.xdc] for cell 'my_centro'
Finished Parsing XDC File [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.runs/synth_1/.Xil/Vivado-3386-debian/dcp5/centroid_0_in_context.xdc] for cell 'my_centro'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1666.848 ; gain = 0.000 ; free physical = 3582 ; free virtual = 21692
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1666.848 ; gain = 436.309 ; free physical = 3655 ; free virtual = 21761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1666.848 ; gain = 436.309 ; free physical = 3655 ; free virtual = 21761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for my_centro. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_conv. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_conv_bin. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1666.848 ; gain = 436.309 ; free physical = 3656 ; free virtual = 21763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1666.848 ; gain = 436.309 ; free physical = 3655 ; free virtual = 21761
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1666.848 ; gain = 436.309 ; free physical = 3639 ; free virtual = 21745
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1666.848 ; gain = 436.309 ; free physical = 3512 ; free virtual = 21617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1666.848 ; gain = 436.309 ; free physical = 3512 ; free virtual = 21617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1669.848 ; gain = 439.309 ; free physical = 3511 ; free virtual = 21616
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1669.848 ; gain = 439.309 ; free physical = 3511 ; free virtual = 21617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1669.848 ; gain = 439.309 ; free physical = 3511 ; free virtual = 21617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1669.848 ; gain = 439.309 ; free physical = 3512 ; free virtual = 21618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1669.848 ; gain = 439.309 ; free physical = 3512 ; free virtual = 21618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1669.848 ; gain = 439.309 ; free physical = 3512 ; free virtual = 21618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1669.848 ; gain = 439.309 ; free physical = 3512 ; free virtual = 21618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |rgb2ycbcr_0   |         1|
|2     |ycbcr2bin_0   |         1|
|3     |centroid_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |centroid_0  |     1|
|2     |rgb2ycbcr_0 |     1|
|3     |ycbcr2bin_0 |     1|
|4     |BUFG        |     1|
|5     |LUT6        |    27|
|6     |FDRE        |     3|
|7     |IBUF        |    31|
|8     |OBUF        |    27|
+------+------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   207|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1669.848 ; gain = 439.309 ; free physical = 3512 ; free virtual = 21618
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1669.848 ; gain = 130.527 ; free physical = 3570 ; free virtual = 21675
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1669.855 ; gain = 439.309 ; free physical = 3570 ; free virtual = 21675
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 1674.848 ; gain = 469.137 ; free physical = 3561 ; free virtual = 21667
INFO: [Common 17-1381] The checkpoint '/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.tmp/vp_v1_0_project/vp_v1_0_project.runs/synth_1/vp.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vp_utilization_synth.rpt -pb vp_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1674.848 ; gain = 0.000 ; free physical = 3562 ; free virtual = 21668
INFO: [Common 17-206] Exiting Vivado at Mon May 28 09:51:14 2018...
