#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5aebd6a6f1c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5aebd6a44a60 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x5aebd6a48ac0 .functor NOT 1, L_0x5aebd6a91830, C4<0>, C4<0>, C4<0>;
L_0x5aebd6a91610 .functor XOR 9, L_0x5aebd6a91440, L_0x5aebd6a91570, C4<000000000>, C4<000000000>;
L_0x5aebd6a91720 .functor XOR 9, L_0x5aebd6a91610, L_0x5aebd6a91680, C4<000000000>, C4<000000000>;
v0x5aebd6a8f4b0_0 .net *"_ivl_10", 8 0, L_0x5aebd6a91680;  1 drivers
v0x5aebd6a8f5b0_0 .net *"_ivl_12", 8 0, L_0x5aebd6a91720;  1 drivers
v0x5aebd6a8f690_0 .net *"_ivl_2", 8 0, L_0x5aebd6a91310;  1 drivers
v0x5aebd6a8f750_0 .net *"_ivl_4", 8 0, L_0x5aebd6a91440;  1 drivers
v0x5aebd6a8f830_0 .net *"_ivl_6", 8 0, L_0x5aebd6a91570;  1 drivers
v0x5aebd6a8f960_0 .net *"_ivl_8", 8 0, L_0x5aebd6a91610;  1 drivers
v0x5aebd6a8fa40_0 .net "a", 7 0, v0x5aebd6a8e4f0_0;  1 drivers
v0x5aebd6a8fb00_0 .net "b", 7 0, v0x5aebd6a8e5b0_0;  1 drivers
v0x5aebd6a8fbc0_0 .var "clk", 0 0;
v0x5aebd6a8fcf0_0 .net "overflow_dut", 0 0, L_0x5aebd6a60700;  1 drivers
v0x5aebd6a8fd90_0 .net "overflow_ref", 0 0, L_0x5aebd6a49510;  1 drivers
v0x5aebd6a8fe30_0 .net "s_dut", 7 0, L_0x5aebd6a91220;  1 drivers
v0x5aebd6a8ff00_0 .net "s_ref", 7 0, L_0x5aebd6a90800;  1 drivers
v0x5aebd6a8ffd0_0 .var/2u "stats1", 223 0;
v0x5aebd6a90070_0 .var/2u "strobe", 0 0;
v0x5aebd6a90110_0 .net "tb_match", 0 0, L_0x5aebd6a91830;  1 drivers
v0x5aebd6a901d0_0 .net "tb_mismatch", 0 0, L_0x5aebd6a48ac0;  1 drivers
v0x5aebd6a90290_0 .net "wavedrom_enable", 0 0, v0x5aebd6a8e6f0_0;  1 drivers
v0x5aebd6a90360_0 .net "wavedrom_title", 511 0, v0x5aebd6a8e790_0;  1 drivers
L_0x5aebd6a91310 .concat [ 1 8 0 0], L_0x5aebd6a49510, L_0x5aebd6a90800;
L_0x5aebd6a91440 .concat [ 1 8 0 0], L_0x5aebd6a49510, L_0x5aebd6a90800;
L_0x5aebd6a91570 .concat [ 1 8 0 0], L_0x5aebd6a60700, L_0x5aebd6a91220;
L_0x5aebd6a91680 .concat [ 1 8 0 0], L_0x5aebd6a49510, L_0x5aebd6a90800;
L_0x5aebd6a91830 .cmp/eeq 9, L_0x5aebd6a91310, L_0x5aebd6a91720;
S_0x5aebd6a5a1d0 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x5aebd6a44a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x5aebd6a48e30 .functor XOR 1, L_0x5aebd6a90970, L_0x5aebd6a90a10, C4<0>, C4<0>;
L_0x5aebd6a491a0 .functor XOR 1, L_0x5aebd6a90c80, L_0x5aebd6a90d70, C4<0>, C4<0>;
L_0x5aebd6a49510 .functor AND 1, L_0x5aebd6a90b90, L_0x5aebd6a491a0, C4<1>, C4<1>;
v0x5aebd6a481b0_0 .net *"_ivl_0", 8 0, L_0x5aebd6a90490;  1 drivers
v0x5aebd6a484f0_0 .net *"_ivl_13", 0 0, L_0x5aebd6a90970;  1 drivers
v0x5aebd6a48860_0 .net *"_ivl_15", 0 0, L_0x5aebd6a90a10;  1 drivers
v0x5aebd6a48bd0_0 .net *"_ivl_16", 0 0, L_0x5aebd6a48e30;  1 drivers
v0x5aebd6a48f40_0 .net *"_ivl_19", 0 0, L_0x5aebd6a90b90;  1 drivers
v0x5aebd6a492b0_0 .net *"_ivl_21", 0 0, L_0x5aebd6a90c80;  1 drivers
v0x5aebd6a49620_0 .net *"_ivl_23", 0 0, L_0x5aebd6a90d70;  1 drivers
v0x5aebd6a8d540_0 .net *"_ivl_24", 0 0, L_0x5aebd6a491a0;  1 drivers
L_0x75d8f1d9a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5aebd6a8d600_0 .net *"_ivl_3", 0 0, L_0x75d8f1d9a018;  1 drivers
v0x5aebd6a8d6e0_0 .net *"_ivl_4", 8 0, L_0x5aebd6a90590;  1 drivers
L_0x75d8f1d9a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5aebd6a8d7c0_0 .net *"_ivl_7", 0 0, L_0x75d8f1d9a060;  1 drivers
v0x5aebd6a8d8a0_0 .net "a", 7 0, v0x5aebd6a8e4f0_0;  alias, 1 drivers
v0x5aebd6a8d980_0 .net "b", 7 0, v0x5aebd6a8e5b0_0;  alias, 1 drivers
v0x5aebd6a8da60_0 .net "overflow", 0 0, L_0x5aebd6a49510;  alias, 1 drivers
v0x5aebd6a8db20_0 .net "s", 7 0, L_0x5aebd6a90800;  alias, 1 drivers
v0x5aebd6a8dc00_0 .net "sum", 8 0, L_0x5aebd6a90710;  1 drivers
L_0x5aebd6a90490 .concat [ 8 1 0 0], v0x5aebd6a8e4f0_0, L_0x75d8f1d9a018;
L_0x5aebd6a90590 .concat [ 8 1 0 0], v0x5aebd6a8e5b0_0, L_0x75d8f1d9a060;
L_0x5aebd6a90710 .arith/sum 9, L_0x5aebd6a90490, L_0x5aebd6a90590;
L_0x5aebd6a90800 .part L_0x5aebd6a90710, 0, 8;
L_0x5aebd6a90970 .part v0x5aebd6a8e4f0_0, 7, 1;
L_0x5aebd6a90a10 .part v0x5aebd6a8e5b0_0, 7, 1;
L_0x5aebd6a90b90 .reduce/nor L_0x5aebd6a48e30;
L_0x5aebd6a90c80 .part v0x5aebd6a8e4f0_0, 7, 1;
L_0x5aebd6a90d70 .part L_0x5aebd6a90800, 7, 1;
S_0x5aebd6a8dd60 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0x5aebd6a44a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x5aebd6a8e4f0_0 .var "a", 7 0;
v0x5aebd6a8e5b0_0 .var "b", 7 0;
v0x5aebd6a8e650_0 .net "clk", 0 0, v0x5aebd6a8fbc0_0;  1 drivers
v0x5aebd6a8e6f0_0 .var "wavedrom_enable", 0 0;
v0x5aebd6a8e790_0 .var "wavedrom_title", 511 0;
E_0x5aebd6a58fd0/0 .event negedge, v0x5aebd6a8e650_0;
E_0x5aebd6a58fd0/1 .event posedge, v0x5aebd6a8e650_0;
E_0x5aebd6a58fd0 .event/or E_0x5aebd6a58fd0/0, E_0x5aebd6a58fd0/1;
E_0x5aebd6a58d10 .event negedge, v0x5aebd6a8e650_0;
E_0x5aebd6a594c0 .event posedge, v0x5aebd6a8e650_0;
S_0x5aebd6a8dff0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x5aebd6a8dd60;
 .timescale -12 -12;
v0x5aebd6a8e1f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5aebd6a8e2f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x5aebd6a8dd60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5aebd6a8e960 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0x5aebd6a44a60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x5aebd6a60700 .functor XOR 1, L_0x5aebd6a90fa0, L_0x5aebd6a91040, C4<0>, C4<0>;
v0x5aebd6a8eb60_0 .net *"_ivl_1", 0 0, L_0x5aebd6a90fa0;  1 drivers
v0x5aebd6a8ec60_0 .net *"_ivl_3", 0 0, L_0x5aebd6a91040;  1 drivers
v0x5aebd6a8ed40_0 .net/s "a", 7 0, v0x5aebd6a8e4f0_0;  alias, 1 drivers
v0x5aebd6a8ee30_0 .net/s "b", 7 0, v0x5aebd6a8e5b0_0;  alias, 1 drivers
v0x5aebd6a8ef40_0 .net "overflow", 0 0, L_0x5aebd6a60700;  alias, 1 drivers
v0x5aebd6a8f050_0 .net/s "s", 7 0, L_0x5aebd6a91220;  alias, 1 drivers
v0x5aebd6a8f130_0 .var/s "sum", 8 0;
E_0x5aebd6a41760 .event anyedge, v0x5aebd6a8d980_0, v0x5aebd6a8d8a0_0;
L_0x5aebd6a90fa0 .part v0x5aebd6a8f130_0, 8, 1;
L_0x5aebd6a91040 .part v0x5aebd6a8f130_0, 7, 1;
L_0x5aebd6a91220 .part v0x5aebd6a8f130_0, 0, 8;
S_0x5aebd6a8f290 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0x5aebd6a44a60;
 .timescale -12 -12;
E_0x5aebd6a6f0f0 .event anyedge, v0x5aebd6a90070_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5aebd6a90070_0;
    %nor/r;
    %assign/vec4 v0x5aebd6a90070_0, 0;
    %wait E_0x5aebd6a6f0f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5aebd6a8dd60;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5aebd6a8e5b0_0, 0;
    %assign/vec4 v0x5aebd6a8e4f0_0, 0;
    %wait E_0x5aebd6a58d10;
    %wait E_0x5aebd6a594c0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5aebd6a8e5b0_0, 0;
    %assign/vec4 v0x5aebd6a8e4f0_0, 0;
    %wait E_0x5aebd6a594c0;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5aebd6a8e5b0_0, 0;
    %assign/vec4 v0x5aebd6a8e4f0_0, 0;
    %wait E_0x5aebd6a594c0;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5aebd6a8e5b0_0, 0;
    %assign/vec4 v0x5aebd6a8e4f0_0, 0;
    %wait E_0x5aebd6a594c0;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5aebd6a8e5b0_0, 0;
    %assign/vec4 v0x5aebd6a8e4f0_0, 0;
    %wait E_0x5aebd6a594c0;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5aebd6a8e5b0_0, 0;
    %assign/vec4 v0x5aebd6a8e4f0_0, 0;
    %wait E_0x5aebd6a594c0;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5aebd6a8e5b0_0, 0;
    %assign/vec4 v0x5aebd6a8e4f0_0, 0;
    %wait E_0x5aebd6a594c0;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5aebd6a8e5b0_0, 0;
    %assign/vec4 v0x5aebd6a8e4f0_0, 0;
    %wait E_0x5aebd6a58d10;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5aebd6a8e2f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5aebd6a58fd0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0x5aebd6a8e5b0_0, 0;
    %assign/vec4 v0x5aebd6a8e4f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5aebd6a8e960;
T_4 ;
    %wait E_0x5aebd6a41760;
    %load/vec4 v0x5aebd6a8ed40_0;
    %pad/s 9;
    %load/vec4 v0x5aebd6a8ee30_0;
    %pad/s 9;
    %add;
    %assign/vec4 v0x5aebd6a8f130_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5aebd6a44a60;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aebd6a8fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5aebd6a90070_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x5aebd6a44a60;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x5aebd6a8fbc0_0;
    %inv;
    %store/vec4 v0x5aebd6a8fbc0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x5aebd6a44a60;
T_7 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5aebd6a8e650_0, v0x5aebd6a901d0_0, v0x5aebd6a8fa40_0, v0x5aebd6a8fb00_0, v0x5aebd6a8ff00_0, v0x5aebd6a8fe30_0, v0x5aebd6a8fd90_0, v0x5aebd6a8fcf0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5aebd6a44a60;
T_8 ;
    %load/vec4 v0x5aebd6a8ffd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x5aebd6a8ffd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5aebd6a8ffd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_8.1 ;
    %load/vec4 v0x5aebd6a8ffd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x5aebd6a8ffd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5aebd6a8ffd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_8.3 ;
    %load/vec4 v0x5aebd6a8ffd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5aebd6a8ffd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5aebd6a8ffd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5aebd6a8ffd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x5aebd6a44a60;
T_9 ;
    %wait E_0x5aebd6a58fd0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5aebd6a8ffd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5aebd6a8ffd0_0, 4, 32;
    %load/vec4 v0x5aebd6a90110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5aebd6a8ffd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5aebd6a8ffd0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5aebd6a8ffd0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5aebd6a8ffd0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x5aebd6a8ff00_0;
    %load/vec4 v0x5aebd6a8ff00_0;
    %load/vec4 v0x5aebd6a8fe30_0;
    %xor;
    %load/vec4 v0x5aebd6a8ff00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x5aebd6a8ffd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5aebd6a8ffd0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x5aebd6a8ffd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5aebd6a8ffd0_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x5aebd6a8fd90_0;
    %load/vec4 v0x5aebd6a8fd90_0;
    %load/vec4 v0x5aebd6a8fcf0_0;
    %xor;
    %load/vec4 v0x5aebd6a8fd90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x5aebd6a8ffd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5aebd6a8ffd0_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x5aebd6a8ffd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5aebd6a8ffd0_0, 4, 32;
T_9.8 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates3_depth0/ece241_2014_q1c/iter0/response2/top_module.sv";
