#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x58983e383f60 .scope module, "tanh9slices_tb" "tanh9slices_tb" 2 3;
 .timescale -9 -12;
v0x58983e3bdbf0_0 .var "clk", 0 0;
v0x58983e3bdcb0_0 .var/i "i", 31 0;
v0x58983e3bdd70_0 .var/i "out_cnt", 31 0;
v0x58983e3bde30_0 .var "rst_n", 0 0;
v0x58983e3bded0_0 .var "valid_in", 0 0;
v0x58983e3bdf70_0 .net "valid_out", 0 0, v0x58983e3bd6b0_0;  1 drivers
v0x58983e3be010_0 .var/s "x0_in", 15 0;
v0x58983e3be0e0_0 .var/s "x1_in", 15 0;
v0x58983e3be1b0 .array/real "x_py", 19 0;
v0x58983e3be250_0 .net/s "y0_out", 15 0, v0x58983e3bd930_0;  1 drivers
v0x58983e3be320_0 .net/s "y1_out", 15 0, v0x58983e3bda10_0;  1 drivers
E_0x58983e366540 .event posedge, v0x58983e392c70_0;
S_0x58983e3840f0 .scope function.vec4.u16, "to_fixed" "to_fixed" 2 34, 2 34 0, S_0x58983e383f60;
 .timescale -9 -12;
; Variable to_fixed is vec4 return value of scope S_0x58983e3840f0
v0x58983e39afa0_0 .var/real "val", 0 0;
TD_tanh9slices_tb.to_fixed ;
    %load/real v0x58983e39afa0_0;
    %pushi/real 1073741824, 4077; load=2048.00
    %mul/wr;
    %vpi_func 2 37 "$rtoi" 32, W<0,r> {0 1 0};
    %pad/s 16;
    %ret/vec4 0, 0, 16;  Assign to to_fixed (store_vec4_to_lval)
    %end;
S_0x58983e3baaf0 .scope function.real, "to_real" "to_real" 2 42, 2 42 0, S_0x58983e383f60;
 .timescale -9 -12;
; Variable to_real is REAL return value of scope S_0x58983e3baaf0
v0x58983e3910b0_0 .var/s "val", 15 0;
TD_tanh9slices_tb.to_real ;
    %vpi_func/r 2 45 "$itor", v0x58983e3910b0_0 {0 0 0};
    %pushi/real 1073741824, 4077; load=2048.00
    %div/wr;
    %ret/real 0; Assign to to_real
    %end;
S_0x58983e3bad50 .scope module, "uut" "tanh9slices" 2 19, 3 3 0, S_0x58983e383f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "x0_in";
    .port_info 3 /INPUT 16 "x1_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 16 "y0_out";
    .port_info 6 /OUTPUT 16 "y1_out";
    .port_info 7 /OUTPUT 1 "valid_out";
P_0x58983e3baf30 .param/l "BP_0" 1 3 28, +C4<1110100000000000>;
P_0x58983e3baf70 .param/l "BP_1" 1 3 29, +C4<1110110101010101>;
P_0x58983e3bafb0 .param/l "BP_2" 1 3 30, +C4<1111001010101011>;
P_0x58983e3baff0 .param/l "BP_3" 1 3 31, +C4<1111100000000000>;
P_0x58983e3bb030 .param/l "BP_4" 1 3 32, +C4<1111110101010101>;
P_0x58983e3bb070 .param/l "BP_5" 1 3 33, +C4<0000001010101011>;
P_0x58983e3bb0b0 .param/l "BP_6" 1 3 34, +C4<0000100000000000>;
P_0x58983e3bb0f0 .param/l "BP_7" 1 3 35, +C4<0000110101010101>;
P_0x58983e3bb130 .param/l "BP_8" 1 3 36, +C4<0001001010101011>;
P_0x58983e3bb170 .param/l "BP_9" 1 3 37, +C4<0001100000000000>;
P_0x58983e3bb1b0 .param/l "C_0" 1 3 51, +C4<1111100010001000>;
P_0x58983e3bb1f0 .param/l "C_1" 1 3 52, +C4<1111100110001110>;
P_0x58983e3bb230 .param/l "C_2" 1 3 53, +C4<1111101111110001>;
P_0x58983e3bb270 .param/l "C_3" 1 3 54, +C4<1111111100110000>;
P_0x58983e3bb2b0 .param/l "C_4" 1 3 55, +C4<0000000000000000>;
P_0x58983e3bb2f0 .param/l "C_5" 1 3 56, +C4<0000000011010000>;
P_0x58983e3bb330 .param/l "C_6" 1 3 57, +C4<0000010000001111>;
P_0x58983e3bb370 .param/l "C_7" 1 3 58, +C4<0000011001110010>;
P_0x58983e3bb3b0 .param/l "C_8" 1 3 59, +C4<0000011101111000>;
P_0x58983e3bb3f0 .param/l "M_0" 1 3 40, +C4<0000000000101010>;
P_0x58983e3bb430 .param/l "M_1" 1 3 41, +C4<0000000010011010>;
P_0x58983e3bb470 .param/l "M_2" 1 3 42, +C4<0000001000001001>;
P_0x58983e3bb4b0 .param/l "M_3" 1 3 43, +C4<0000010101001000>;
P_0x58983e3bb4f0 .param/l "M_4" 1 3 44, +C4<0000011110110111>;
P_0x58983e3bb530 .param/l "M_5" 1 3 45, +C4<0000010101001000>;
P_0x58983e3bb570 .param/l "M_6" 1 3 46, +C4<0000001000001001>;
P_0x58983e3bb5b0 .param/l "M_7" 1 3 47, +C4<0000000010011010>;
P_0x58983e3bb5f0 .param/l "M_8" 1 3 48, +C4<0000000000101010>;
P_0x58983e3bb630 .param/l "SAT_HIGH" 1 3 63, +C4<0000011111110110>;
P_0x58983e3bb670 .param/l "SAT_LOW" 1 3 62, +C4<1111100000001010>;
v0x58983e392c70_0 .net "clk", 0 0, v0x58983e3bdbf0_0;  1 drivers
v0x58983e392d40_0 .var/s "mult_res0", 31 0;
v0x58983e3bc5a0_0 .var/s "mult_res1", 31 0;
v0x58983e3bc660_0 .net "rst_n", 0 0, v0x58983e3bde30_0;  1 drivers
v0x58983e3bc720_0 .var/s "s1_c0", 15 0;
v0x58983e3bc850_0 .var/s "s1_c1", 15 0;
v0x58983e3bc930_0 .var/s "s1_m0", 15 0;
v0x58983e3bca10_0 .var/s "s1_m1", 15 0;
v0x58983e3bcaf0_0 .var "s1_sat_high0", 0 0;
v0x58983e3bcbb0_0 .var "s1_sat_high1", 0 0;
v0x58983e3bcc70_0 .var "s1_sat_low0", 0 0;
v0x58983e3bcd30_0 .var "s1_sat_low1", 0 0;
v0x58983e3bcdf0_0 .var "s1_valid", 0 0;
v0x58983e3bceb0_0 .var/s "s1_x0", 15 0;
v0x58983e3bcf90_0 .var/s "s1_x1", 15 0;
v0x58983e3bd070_0 .var "s2_sat_high0", 0 0;
v0x58983e3bd130_0 .var "s2_sat_high1", 0 0;
v0x58983e3bd1f0_0 .var "s2_sat_low0", 0 0;
v0x58983e3bd2b0_0 .var "s2_sat_low1", 0 0;
v0x58983e3bd370_0 .var "s2_valid", 0 0;
v0x58983e3bd430_0 .var/s "s2_y0", 15 0;
v0x58983e3bd510_0 .var/s "s2_y1", 15 0;
v0x58983e3bd5f0_0 .net "valid_in", 0 0, v0x58983e3bded0_0;  1 drivers
v0x58983e3bd6b0_0 .var "valid_out", 0 0;
v0x58983e3bd770_0 .net/s "x0_in", 15 0, v0x58983e3be010_0;  1 drivers
v0x58983e3bd850_0 .net/s "x1_in", 15 0, v0x58983e3be0e0_0;  1 drivers
v0x58983e3bd930_0 .var/s "y0_out", 15 0;
v0x58983e3bda10_0 .var/s "y1_out", 15 0;
E_0x58983e3669b0/0 .event negedge, v0x58983e3bc660_0;
E_0x58983e3669b0/1 .event posedge, v0x58983e392c70_0;
E_0x58983e3669b0 .event/or E_0x58983e3669b0/0, E_0x58983e3669b0/1;
    .scope S_0x58983e3bad50;
T_2 ;
    %wait E_0x58983e3669b0;
    %load/vec4 v0x58983e3bc660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58983e3bcdf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58983e3bceb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58983e3bcf90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58983e3bc930_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58983e3bc720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58983e3bcc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58983e3bcaf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58983e3bca10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58983e3bc850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58983e3bcd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58983e3bcbb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x58983e3bd5f0_0;
    %assign/vec4 v0x58983e3bcdf0_0, 0;
    %load/vec4 v0x58983e3bd770_0;
    %assign/vec4 v0x58983e3bceb0_0, 0;
    %load/vec4 v0x58983e3bd850_0;
    %assign/vec4 v0x58983e3bcf90_0, 0;
    %load/vec4 v0x58983e3bd770_0;
    %cmpi/s 59392, 0, 16;
    %jmp/0xz  T_2.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58983e3bcc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58983e3bcaf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58983e3bc930_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58983e3bc720_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x58983e3bd770_0;
    %cmpi/s 6144, 0, 16;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58983e3bcc70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58983e3bcaf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58983e3bc930_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58983e3bc720_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58983e3bcc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58983e3bcaf0_0, 0;
    %load/vec4 v0x58983e3bd770_0;
    %cmpi/s 60757, 0, 16;
    %jmp/0xz  T_2.6, 5;
    %pushi/vec4 42, 0, 16;
    %assign/vec4 v0x58983e3bc930_0, 0;
    %pushi/vec4 63624, 0, 16;
    %assign/vec4 v0x58983e3bc720_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x58983e3bd770_0;
    %cmpi/s 62123, 0, 16;
    %jmp/0xz  T_2.8, 5;
    %pushi/vec4 154, 0, 16;
    %assign/vec4 v0x58983e3bc930_0, 0;
    %pushi/vec4 63886, 0, 16;
    %assign/vec4 v0x58983e3bc720_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x58983e3bd770_0;
    %cmpi/s 63488, 0, 16;
    %jmp/0xz  T_2.10, 5;
    %pushi/vec4 521, 0, 16;
    %assign/vec4 v0x58983e3bc930_0, 0;
    %pushi/vec4 64497, 0, 16;
    %assign/vec4 v0x58983e3bc720_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x58983e3bd770_0;
    %cmpi/s 64853, 0, 16;
    %jmp/0xz  T_2.12, 5;
    %pushi/vec4 1352, 0, 16;
    %assign/vec4 v0x58983e3bc930_0, 0;
    %pushi/vec4 65328, 0, 16;
    %assign/vec4 v0x58983e3bc720_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x58983e3bd770_0;
    %cmpi/s 683, 0, 16;
    %jmp/0xz  T_2.14, 5;
    %pushi/vec4 1975, 0, 16;
    %assign/vec4 v0x58983e3bc930_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58983e3bc720_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x58983e3bd770_0;
    %cmpi/s 2048, 0, 16;
    %jmp/0xz  T_2.16, 5;
    %pushi/vec4 1352, 0, 16;
    %assign/vec4 v0x58983e3bc930_0, 0;
    %pushi/vec4 208, 0, 16;
    %assign/vec4 v0x58983e3bc720_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0x58983e3bd770_0;
    %cmpi/s 3413, 0, 16;
    %jmp/0xz  T_2.18, 5;
    %pushi/vec4 521, 0, 16;
    %assign/vec4 v0x58983e3bc930_0, 0;
    %pushi/vec4 1039, 0, 16;
    %assign/vec4 v0x58983e3bc720_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0x58983e3bd770_0;
    %cmpi/s 4779, 0, 16;
    %jmp/0xz  T_2.20, 5;
    %pushi/vec4 154, 0, 16;
    %assign/vec4 v0x58983e3bc930_0, 0;
    %pushi/vec4 1650, 0, 16;
    %assign/vec4 v0x58983e3bc720_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 42, 0, 16;
    %assign/vec4 v0x58983e3bc930_0, 0;
    %pushi/vec4 1912, 0, 16;
    %assign/vec4 v0x58983e3bc720_0, 0;
T_2.21 ;
T_2.19 ;
T_2.17 ;
T_2.15 ;
T_2.13 ;
T_2.11 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
    %load/vec4 v0x58983e3bd850_0;
    %cmpi/s 59392, 0, 16;
    %jmp/0xz  T_2.22, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58983e3bcd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58983e3bcbb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58983e3bca10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58983e3bc850_0, 0;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0x58983e3bd850_0;
    %cmpi/s 6144, 0, 16;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.24, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58983e3bcd30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58983e3bcbb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58983e3bca10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58983e3bc850_0, 0;
    %jmp T_2.25;
T_2.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58983e3bcd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58983e3bcbb0_0, 0;
    %load/vec4 v0x58983e3bd850_0;
    %cmpi/s 60757, 0, 16;
    %jmp/0xz  T_2.26, 5;
    %pushi/vec4 42, 0, 16;
    %assign/vec4 v0x58983e3bca10_0, 0;
    %pushi/vec4 63624, 0, 16;
    %assign/vec4 v0x58983e3bc850_0, 0;
    %jmp T_2.27;
T_2.26 ;
    %load/vec4 v0x58983e3bd850_0;
    %cmpi/s 62123, 0, 16;
    %jmp/0xz  T_2.28, 5;
    %pushi/vec4 154, 0, 16;
    %assign/vec4 v0x58983e3bca10_0, 0;
    %pushi/vec4 63886, 0, 16;
    %assign/vec4 v0x58983e3bc850_0, 0;
    %jmp T_2.29;
T_2.28 ;
    %load/vec4 v0x58983e3bd850_0;
    %cmpi/s 63488, 0, 16;
    %jmp/0xz  T_2.30, 5;
    %pushi/vec4 521, 0, 16;
    %assign/vec4 v0x58983e3bca10_0, 0;
    %pushi/vec4 64497, 0, 16;
    %assign/vec4 v0x58983e3bc850_0, 0;
    %jmp T_2.31;
T_2.30 ;
    %load/vec4 v0x58983e3bd850_0;
    %cmpi/s 64853, 0, 16;
    %jmp/0xz  T_2.32, 5;
    %pushi/vec4 1352, 0, 16;
    %assign/vec4 v0x58983e3bca10_0, 0;
    %pushi/vec4 65328, 0, 16;
    %assign/vec4 v0x58983e3bc850_0, 0;
    %jmp T_2.33;
T_2.32 ;
    %load/vec4 v0x58983e3bd850_0;
    %cmpi/s 683, 0, 16;
    %jmp/0xz  T_2.34, 5;
    %pushi/vec4 1975, 0, 16;
    %assign/vec4 v0x58983e3bca10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58983e3bc850_0, 0;
    %jmp T_2.35;
T_2.34 ;
    %load/vec4 v0x58983e3bd850_0;
    %cmpi/s 2048, 0, 16;
    %jmp/0xz  T_2.36, 5;
    %pushi/vec4 1352, 0, 16;
    %assign/vec4 v0x58983e3bca10_0, 0;
    %pushi/vec4 208, 0, 16;
    %assign/vec4 v0x58983e3bc850_0, 0;
    %jmp T_2.37;
T_2.36 ;
    %load/vec4 v0x58983e3bd850_0;
    %cmpi/s 3413, 0, 16;
    %jmp/0xz  T_2.38, 5;
    %pushi/vec4 521, 0, 16;
    %assign/vec4 v0x58983e3bca10_0, 0;
    %pushi/vec4 1039, 0, 16;
    %assign/vec4 v0x58983e3bc850_0, 0;
    %jmp T_2.39;
T_2.38 ;
    %load/vec4 v0x58983e3bd850_0;
    %cmpi/s 4779, 0, 16;
    %jmp/0xz  T_2.40, 5;
    %pushi/vec4 154, 0, 16;
    %assign/vec4 v0x58983e3bca10_0, 0;
    %pushi/vec4 1650, 0, 16;
    %assign/vec4 v0x58983e3bc850_0, 0;
    %jmp T_2.41;
T_2.40 ;
    %pushi/vec4 42, 0, 16;
    %assign/vec4 v0x58983e3bca10_0, 0;
    %pushi/vec4 1912, 0, 16;
    %assign/vec4 v0x58983e3bc850_0, 0;
T_2.41 ;
T_2.39 ;
T_2.37 ;
T_2.35 ;
T_2.33 ;
T_2.31 ;
T_2.29 ;
T_2.27 ;
T_2.25 ;
T_2.23 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x58983e3bad50;
T_3 ;
    %wait E_0x58983e3669b0;
    %load/vec4 v0x58983e3bc660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58983e3bd370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58983e3bd430_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58983e3bd510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58983e3bd1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58983e3bd070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58983e3bd2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58983e3bd130_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x58983e3bcdf0_0;
    %assign/vec4 v0x58983e3bd370_0, 0;
    %load/vec4 v0x58983e3bcc70_0;
    %assign/vec4 v0x58983e3bd1f0_0, 0;
    %load/vec4 v0x58983e3bcaf0_0;
    %assign/vec4 v0x58983e3bd070_0, 0;
    %load/vec4 v0x58983e3bcd30_0;
    %assign/vec4 v0x58983e3bd2b0_0, 0;
    %load/vec4 v0x58983e3bcbb0_0;
    %assign/vec4 v0x58983e3bd130_0, 0;
    %load/vec4 v0x58983e3bc930_0;
    %pad/s 32;
    %load/vec4 v0x58983e3bceb0_0;
    %pad/s 32;
    %mul;
    %store/vec4 v0x58983e392d40_0, 0, 32;
    %load/vec4 v0x58983e392d40_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %load/vec4 v0x58983e3bc720_0;
    %pad/s 32;
    %add;
    %pad/s 16;
    %assign/vec4 v0x58983e3bd430_0, 0;
    %load/vec4 v0x58983e3bca10_0;
    %pad/s 32;
    %load/vec4 v0x58983e3bcf90_0;
    %pad/s 32;
    %mul;
    %store/vec4 v0x58983e3bc5a0_0, 0, 32;
    %load/vec4 v0x58983e3bc5a0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %load/vec4 v0x58983e3bc850_0;
    %pad/s 32;
    %add;
    %pad/s 16;
    %assign/vec4 v0x58983e3bd510_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x58983e3bad50;
T_4 ;
    %wait E_0x58983e3669b0;
    %load/vec4 v0x58983e3bc660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58983e3bd6b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58983e3bd930_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58983e3bda10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x58983e3bd370_0;
    %assign/vec4 v0x58983e3bd6b0_0, 0;
    %load/vec4 v0x58983e3bd1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 63498, 0, 16;
    %assign/vec4 v0x58983e3bd930_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x58983e3bd070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 2038, 0, 16;
    %assign/vec4 v0x58983e3bd930_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x58983e3bd430_0;
    %assign/vec4 v0x58983e3bd930_0, 0;
T_4.5 ;
T_4.3 ;
    %load/vec4 v0x58983e3bd2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 63498, 0, 16;
    %assign/vec4 v0x58983e3bda10_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x58983e3bd130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 2038, 0, 16;
    %assign/vec4 v0x58983e3bda10_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x58983e3bd510_0;
    %assign/vec4 v0x58983e3bda10_0, 0;
T_4.9 ;
T_4.7 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x58983e383f60;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58983e3bdd70_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x58983e383f60;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x58983e3bdbf0_0;
    %inv;
    %store/vec4 v0x58983e3bdbf0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x58983e383f60;
T_7 ;
    %vpi_call 2 51 "$dumpfile", "tanh9slices_tb.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x58983e383f60 {0 0 0};
    %pushi/real 1342177280, 20452; load=-5.00000
    %ix/load 4, 0, 0;
    %store/reala v0x58983e3be1b0, 4;
    %pushi/real 1200895460, 20452; load=-4.47368
    %pushi/real 3822478, 20430; load=-4.47368
    %add/wr;
    %ix/load 4, 1, 0;
    %store/reala v0x58983e3be1b0, 4;
    %pushi/real 2119227283, 20451; load=-3.94737
    %pushi/real 2707000, 20429; load=-3.94737
    %add/wr;
    %ix/load 4, 2, 0;
    %store/reala v0x58983e3be1b0, 4;
    %pushi/real 1836663645, 20451; load=-3.42105
    %pushi/real 1963348, 20429; load=-3.42105
    %add/wr;
    %ix/load 4, 3, 0;
    %store/reala v0x58983e3be1b0, 4;
    %pushi/real 1554100007, 20451; load=-2.89474
    %pushi/real 1219696, 20429; load=-2.89474
    %add/wr;
    %ix/load 4, 4, 0;
    %store/reala v0x58983e3be1b0, 4;
    %pushi/real 1271536369, 20451; load=-2.36842
    %pushi/real 476043, 20429; load=-2.36842
    %add/wr;
    %ix/load 4, 5, 0;
    %store/reala v0x58983e3be1b0, 4;
    %pushi/real 1977945461, 20450; load=-1.84211
    %pushi/real 3659087, 20428; load=-1.84211
    %add/wr;
    %ix/load 4, 6, 0;
    %store/reala v0x58983e3be1b0, 4;
    %pushi/real 1412818185, 20450; load=-1.31579
    %pushi/real 2171782, 20428; load=-1.31579
    %add/wr;
    %ix/load 4, 7, 0;
    %store/reala v0x58983e3be1b0, 4;
    %pushi/real 1695381818, 20449; load=-0.789474
    %pushi/real 1368956, 20427; load=-0.789474
    %add/wr;
    %ix/load 4, 8, 0;
    %store/reala v0x58983e3be1b0, 4;
    %pushi/real 1130254531, 20448; load=-0.263158
    %pushi/real 983000, 20426; load=-0.263158
    %add/wr;
    %ix/load 4, 9, 0;
    %store/reala v0x58983e3be1b0, 4;
    %pushi/real 1130254531, 4064; load=0.263158
    %pushi/real 983000, 4042; load=0.263158
    %add/wr;
    %ix/load 4, 10, 0;
    %store/reala v0x58983e3be1b0, 4;
    %pushi/real 1695381818, 4065; load=0.789474
    %pushi/real 1368956, 4043; load=0.789474
    %add/wr;
    %ix/load 4, 11, 0;
    %store/reala v0x58983e3be1b0, 4;
    %pushi/real 1412818185, 4066; load=1.31579
    %pushi/real 2171782, 4044; load=1.31579
    %add/wr;
    %ix/load 4, 12, 0;
    %store/reala v0x58983e3be1b0, 4;
    %pushi/real 1977945461, 4066; load=1.84211
    %pushi/real 3659087, 4044; load=1.84211
    %add/wr;
    %ix/load 4, 13, 0;
    %store/reala v0x58983e3be1b0, 4;
    %pushi/real 1271536369, 4067; load=2.36842
    %pushi/real 476043, 4045; load=2.36842
    %add/wr;
    %ix/load 4, 14, 0;
    %store/reala v0x58983e3be1b0, 4;
    %pushi/real 1554100007, 4067; load=2.89474
    %pushi/real 1219696, 4045; load=2.89474
    %add/wr;
    %ix/load 4, 15, 0;
    %store/reala v0x58983e3be1b0, 4;
    %pushi/real 1836663645, 4067; load=3.42105
    %pushi/real 1963348, 4045; load=3.42105
    %add/wr;
    %ix/load 4, 16, 0;
    %store/reala v0x58983e3be1b0, 4;
    %pushi/real 2119227283, 4067; load=3.94737
    %pushi/real 2707000, 4045; load=3.94737
    %add/wr;
    %ix/load 4, 17, 0;
    %store/reala v0x58983e3be1b0, 4;
    %pushi/real 1200895460, 4068; load=4.47368
    %pushi/real 3822478, 4046; load=4.47368
    %add/wr;
    %ix/load 4, 18, 0;
    %store/reala v0x58983e3be1b0, 4;
    %pushi/real 1342177280, 4068; load=5.00000
    %ix/load 4, 19, 0;
    %store/reala v0x58983e3be1b0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58983e3bdbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58983e3bde30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58983e3bded0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x58983e3be010_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x58983e3be0e0_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58983e3bde30_0, 0, 1;
    %vpi_call 2 85 "$display", "----------------------------------------------------------------" {0 0 0};
    %vpi_call 2 86 "$display", "|   Input X (Real)  | Lane |  HW Output Y (Real) |  Hex Output |" {0 0 0};
    %vpi_call 2 87 "$display", "----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58983e3bdcb0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x58983e3bdcb0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_7.1, 5;
    %wait E_0x58983e366540;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58983e3bded0_0, 0, 1;
    %ix/getv/s 4, v0x58983e3bdcb0_0;
    %load/ar v0x58983e3be1b0, 4;
    %store/real v0x58983e39afa0_0;
    %callf/vec4 TD_tanh9slices_tb.to_fixed, S_0x58983e3840f0;
    %store/vec4 v0x58983e3be010_0, 0, 16;
    %load/vec4 v0x58983e3bdcb0_0;
    %addi 1, 0, 32;
    %cmpi/s 20, 0, 32;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v0x58983e3bdcb0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/ar v0x58983e3be1b0, 4;
    %store/real v0x58983e39afa0_0;
    %callf/vec4 TD_tanh9slices_tb.to_fixed, S_0x58983e3840f0;
    %store/vec4 v0x58983e3be0e0_0, 0, 16;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x58983e3be0e0_0, 0, 16;
T_7.3 ;
    %load/vec4 v0x58983e3bdcb0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x58983e3bdcb0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %wait E_0x58983e366540;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58983e3bded0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 111 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x58983e383f60;
T_8 ;
    %wait E_0x58983e366540;
    %load/vec4 v0x58983e3bdf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x58983e3bdd70_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz  T_8.2, 5;
    %load/vec4 v0x58983e3be250_0;
    %store/vec4 v0x58983e3910b0_0, 0, 16;
    %callf/real TD_tanh9slices_tb.to_real, S_0x58983e3baaf0;
    %vpi_call 2 121 "$display", "| %17.8f |  0   | %19.8f |     %h  |", &A<v0x58983e3be1b0, v0x58983e3bdd70_0 >, W<0,r>, v0x58983e3be250_0 {0 1 0};
T_8.2 ;
    %load/vec4 v0x58983e3bdd70_0;
    %addi 1, 0, 32;
    %cmpi/s 20, 0, 32;
    %jmp/0xz  T_8.4, 5;
    %load/vec4 v0x58983e3bdd70_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/ar v0x58983e3be1b0, 4;
    %load/vec4 v0x58983e3be320_0;
    %store/vec4 v0x58983e3910b0_0, 0, 16;
    %callf/real TD_tanh9slices_tb.to_real, S_0x58983e3baaf0;
    %vpi_call 2 126 "$display", "| %17.8f |  1   | %19.8f |     %h  |", W<1,r>, W<0,r>, v0x58983e3be320_0 {0 2 0};
T_8.4 ;
    %load/vec4 v0x58983e3bdd70_0;
    %addi 2, 0, 32;
    %store/vec4 v0x58983e3bdd70_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tanh9slices_tb.v";
    "tanh9slices.v";
