# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../part1_task2_4.srcs/sources_1/new/AddressGenerator.sv" \
"../../../../part1_task2_4.srcs/sources_1/new/FIRFilter.sv" \
"../../../../part1_task2_4.srcs/sources_1/new/dataROM.sv" \
"../../../../part1_task2_4.srcs/sim_1/new/Testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
