/*
* INTEL CONFIDENTIAL
*
* Copyright (C) 2010 - 2017 Intel Corporation.
* All Rights Reserved.
*
* The source code contained or described herein and all documents
* related to the source code ("Material") are owned by Intel Corporation
* or licensors. Title to the Material remains with Intel
* Corporation or its licensors. The Material contains trade
* secrets and proprietary and confidential information of Intel or its
* licensors. The Material is protected by worldwide copyright
* and trade secret laws and treaty provisions. No part of the Material may
* be used, copied, reproduced, modified, published, uploaded, posted,
* transmitted, distributed, or disclosed in any way without Intel's prior
* express written permission.
*
* No License under any patent, copyright, trade secret or other intellectual
* property right is granted to or conferred upon you by disclosure or
* delivery of the Materials, either expressly, by implication, inducement,
* estoppel or otherwise. Any license under such intellectual property rights
* must be express and approved by Intel in writing.
*/
/* Generated file - please do not edit. */

#ifndef _IPU_DEVICE_ACB_PROPERTIES_DEFS_H_
#define _IPU_DEVICE_ACB_PROPERTIES_DEFS_H_
#define IPU_DEVICE_ACB_RYNR_BASE_ADDR 0x3223000
#define IPU_DEVICE_ACB_RYNR_ACK_ADDR 0x3223058
#define IPU_DEVICE_ACB_DEMOSAIC_BASE_ADDR 0x3232000
#define IPU_DEVICE_ACB_DEMOSAIC_ACK_ADDR 0x3232060
#define IPU_DEVICE_ACB_VCSC_BASE_ADDR 0x3240400
#define IPU_DEVICE_ACB_VCSC_ACK_ADDR 0x3240500
#define IPU_DEVICE_ACB_GLTM_BASE_ADDR 0x3240800
#define IPU_DEVICE_ACB_GLTM_ACK_ADDR 0x3240900
#define IPU_DEVICE_ACB_XNR_BASE_ADDR 0x3241000
#define IPU_DEVICE_ACB_XNR_ACK_ADDR 0x3241058
#define IPU_DEVICE_ACB_ACM_BASE_ADDR 0x3233100
#define IPU_DEVICE_ACB_ACM_ACK_ADDR 0x3233200
#define IPU_DEVICE_ACB_GAMMASTAR_BASE_ADDR 0x3234000
#define IPU_DEVICE_ACB_GAMMASTAR_ACK_ADDR 0x3234058
#define IPU_DEVICE_ACB_GTC_BASE_ADDR 0x3230D00
#define IPU_DEVICE_ACB_GTC_ACK_ADDR 0x3230E00
#define IPU_DEVICE_ACB_YUV1_BASE_ADDR 0x3231000
#define IPU_DEVICE_ACB_YUV1_ACK_ADDR 0x3231100
#define IPU_DEVICE_ACB_DVS_BASE_ADDR 0x3225000
#define IPU_DEVICE_ACB_DVS_ACK_ADDR 0x3225100
#define DVS_ACB_TO_DVS_CTRLR_BASE_ADDR 0x3218000
#define DVS_CTRLR_TO_DVS_ACB_BASE_ADDR 0x3225000
#define IDSP_TO_DVS_CTRLR_ACB_BASE_ADDRESS 0x3218000
#define DVS_CTRLR_ACB_TO_IDSP_EVQ_BASE_ADDR _hrt_master_to_slave_address_ipu_lbff_infra_top_lbff_infra_dvs_controller_crq_out_to_ipu_par_idsp_idsp_tile_top_evq_s_ip
#define IPU_DEVICE_ACB_X2B_MD_BASE_ADDR 0x3039000
#define IPU_DEVICE_ACB_X2B_MD_ACK_ADDR 0x3039058
#define IPU_DEVICE_ACB_X2B_SVE_RGBIR_BASE_ADDR 0x303A000
#define IPU_DEVICE_ACB_X2B_SVE_RGBIR_ACK_ADDR 0x303A058
#define IPU_DEVICE_ACB_B2B_BASE_ADDR 0x304C000
#define IPU_DEVICE_ACB_B2B_ACK_ADDR 0x304C058
#define IPU_DEVICE_ACB_ICA_BASE_ADDR 0x3037F00
#define IPU_DEVICE_ACB_ICA_ACK_ADDR 0x3038000
#define IPU_DEVICE_ACB_LSC_BASE_ADDR 0x3034D00
#define IPU_DEVICE_ACB_LSC_ACK_ADDR 0x3034E00
#define IPU_DEVICE_ACB_DPC_BASE_ADDR 0x3030000
#define IPU_DEVICE_ACB_DPC_ACK_ADDR 0x3030060
#define IPU_DEVICE_ACB_B2R_BASE_ADDR 0x304F000
#define IPU_DEVICE_ACB_B2R_ACK_ADDR 0x304F058
#define IPU_DEVICE_ACB_R2I_SIE_BASE_ADDR 0x3050000
#define IPU_DEVICE_ACB_R2I_SIE_ACK_ADDR 0x3050058
#define IPU_DEVICE_ACB_R2I_DS_A_BASE_ADDR 0x3052000
#define IPU_DEVICE_ACB_R2I_DS_A_ACK_ADDR 0x3052058
#define IPU_DEVICE_ACB_AWB_BASE_ADDR 0x3040000
#define IPU_DEVICE_ACB_AWB_ACK_ADDR 0x3040058
#define IPU_DEVICE_ACB_AF_BASE_ADDR 0x3043000
#define IPU_DEVICE_ACB_AF_ACK_ADDR 0x3043058
#define IPU_DEVICE_ACB_PAF_BASE_ADDR 0x3048000
#define IPU_DEVICE_ACB_PAF_ACK_ADDR 0x3048060
#define IPU_DEVICE_ACB_AE_BASE_ADDR 0x303D000
#define IPU_DEVICE_ACB_AE_ACK_ADDR 0x303D058
#define IPU_DEVICE_ACB_SIS_A_BASE_ADDR 0x3046000
#define IPU_DEVICE_ACB_SIS_B_BASE_ADDR 0x3047000
#define IPU_DEVICE_ACB_SIS_A_ACK_ADDR 0x3046058
#define IPU_DEVICE_ACB_SIS_B_ACK_ADDR 0x3047058
#endif /* _IPU_DEVICE_ACB_PROPERTIES_DEFS_H_ */

