#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001cfc020cea0 .scope module, "asn_counter" "asn_counter" 2 36;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "up";
    .port_info 5 /OUTPUT 4 "q";
    .port_info 6 /OUTPUT 4 "qbar";
P_000001cfc010dc10 .param/l "SIZE" 0 2 36, +C4<00000000000000000000000000000100>;
o000001cfc011db48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001cfc016ebe0_0 name=_ivl_35
o000001cfc011d998 .functor BUFZ 1, C4<z>; HiZ drive
v000001cfc016e1e0_0 .net "clk", 0 0, o000001cfc011d998;  0 drivers
o000001cfc011d008 .functor BUFZ 1, C4<z>; HiZ drive
v000001cfc016ec80_0 .net "j", 0 0, o000001cfc011d008;  0 drivers
o000001cfc011d038 .functor BUFZ 1, C4<z>; HiZ drive
v000001cfc016ed20_0 .net "k", 0 0, o000001cfc011d038;  0 drivers
v000001cfc016eaa0_0 .net "nxt_clk", 3 0, L_000001cfc016f720;  1 drivers
v000001cfc016f360_0 .net "q", 3 0, L_000001cfc016dd80;  1 drivers
v000001cfc016e960_0 .net "qbar", 3 0, L_000001cfc016e460;  1 drivers
o000001cfc011d0c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001cfc016e280_0 .net "reset", 0 0, o000001cfc011d0c8;  0 drivers
o000001cfc011d2a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001cfc016e3c0_0 .net "up", 0 0, o000001cfc011d2a8;  0 drivers
L_000001cfc016e320 .part L_000001cfc016dd80, 0, 1;
L_000001cfc016e820 .part L_000001cfc016e460, 0, 1;
L_000001cfc016edc0 .part L_000001cfc016f720, 0, 1;
L_000001cfc016ee60 .part L_000001cfc016dd80, 1, 1;
L_000001cfc016e140 .part L_000001cfc016e460, 1, 1;
L_000001cfc016ef00 .part L_000001cfc016f720, 1, 1;
L_000001cfc016efa0 .part L_000001cfc016dd80, 2, 1;
L_000001cfc016f4a0 .part L_000001cfc016e460, 2, 1;
L_000001cfc016f680 .part L_000001cfc016f720, 2, 1;
L_000001cfc016dd80 .concat8 [ 1 1 1 1], v000001cfc016f220_0, v000001cfc0111300_0, v000001cfc0110e00_0, v000001cfc016dec0_0;
L_000001cfc016e460 .concat8 [ 1 1 1 1], v000001cfc016e780_0, v000001cfc01104a0_0, v000001cfc0110ea0_0, v000001cfc016dce0_0;
L_000001cfc016f720 .concat [ 1 1 1 1], L_000001cfc016e000, L_000001cfc016ea00, L_000001cfc016f400, o000001cfc011db48;
S_000001cfc020d030 .scope generate, "genblk1[1]" "genblk1[1]" 2 45, 2 45 0, S_000001cfc020cea0;
 .timescale 0 0;
P_000001cfc010de50 .param/l "g" 0 2 45, +C4<01>;
S_000001cfc00e2a00 .scope module, "jk" "j_k" 2 47, 2 2 0, S_000001cfc020d030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "clk";
v000001cfc01107c0_0 .net "clk", 0 0, L_000001cfc016edc0;  1 drivers
v000001cfc01111c0_0 .net "j", 0 0, o000001cfc011d008;  alias, 0 drivers
v000001cfc0110860_0 .net "k", 0 0, o000001cfc011d038;  alias, 0 drivers
v000001cfc0111300_0 .var "q", 0 0;
v000001cfc01104a0_0 .var "qbar", 0 0;
v000001cfc0110540_0 .net "reset", 0 0, o000001cfc011d0c8;  alias, 0 drivers
E_000001cfc010d390/0 .event negedge, v000001cfc0110540_0;
E_000001cfc010d390/1 .event posedge, v000001cfc01107c0_0;
E_000001cfc010d390 .event/or E_000001cfc010d390/0, E_000001cfc010d390/1;
S_000001cfc00e2b90 .scope module, "up1" "updown_selector" 2 46, 2 28 0, S_000001cfc020d030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "up";
    .port_info 1 /INPUT 1 "q";
    .port_info 2 /INPUT 1 "qbar";
    .port_info 3 /OUTPUT 1 "nxt_clk";
v000001cfc01109a0_0 .net "nxt_clk", 0 0, L_000001cfc016e000;  1 drivers
v000001cfc0110900_0 .net "q", 0 0, L_000001cfc016e320;  1 drivers
v000001cfc01113a0_0 .net "qbar", 0 0, L_000001cfc016e820;  1 drivers
v000001cfc01105e0_0 .net "up", 0 0, o000001cfc011d2a8;  alias, 0 drivers
L_000001cfc016e000 .functor MUXZ 1, L_000001cfc016e820, L_000001cfc016e320, o000001cfc011d2a8, C4<>;
S_000001cfc01148d0 .scope generate, "genblk1[2]" "genblk1[2]" 2 45, 2 45 0, S_000001cfc020cea0;
 .timescale 0 0;
P_000001cfc010d990 .param/l "g" 0 2 45, +C4<010>;
S_000001cfc0114a60 .scope module, "jk" "j_k" 2 47, 2 2 0, S_000001cfc01148d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "clk";
v000001cfc0110a40_0 .net "clk", 0 0, L_000001cfc016ef00;  1 drivers
v000001cfc0110cc0_0 .net "j", 0 0, o000001cfc011d008;  alias, 0 drivers
v000001cfc0110d60_0 .net "k", 0 0, o000001cfc011d038;  alias, 0 drivers
v000001cfc0110e00_0 .var "q", 0 0;
v000001cfc0110ea0_0 .var "qbar", 0 0;
v000001cfc0110f40_0 .net "reset", 0 0, o000001cfc011d0c8;  alias, 0 drivers
E_000001cfc010d950/0 .event negedge, v000001cfc0110540_0;
E_000001cfc010d950/1 .event posedge, v000001cfc0110a40_0;
E_000001cfc010d950 .event/or E_000001cfc010d950/0, E_000001cfc010d950/1;
S_000001cfc0114bf0 .scope module, "up1" "updown_selector" 2 46, 2 28 0, S_000001cfc01148d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "up";
    .port_info 1 /INPUT 1 "q";
    .port_info 2 /INPUT 1 "qbar";
    .port_info 3 /OUTPUT 1 "nxt_clk";
v000001cfc016da60_0 .net "nxt_clk", 0 0, L_000001cfc016ea00;  1 drivers
v000001cfc016e640_0 .net "q", 0 0, L_000001cfc016ee60;  1 drivers
v000001cfc016de20_0 .net "qbar", 0 0, L_000001cfc016e140;  1 drivers
v000001cfc016e6e0_0 .net "up", 0 0, o000001cfc011d2a8;  alias, 0 drivers
L_000001cfc016ea00 .functor MUXZ 1, L_000001cfc016e140, L_000001cfc016ee60, o000001cfc011d2a8, C4<>;
S_000001cfc0114d80 .scope generate, "genblk1[3]" "genblk1[3]" 2 45, 2 45 0, S_000001cfc020cea0;
 .timescale 0 0;
P_000001cfc010db50 .param/l "g" 0 2 45, +C4<011>;
S_000001cfc016f8e0 .scope module, "jk" "j_k" 2 47, 2 2 0, S_000001cfc0114d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "clk";
v000001cfc016dc40_0 .net "clk", 0 0, L_000001cfc016f680;  1 drivers
v000001cfc016db00_0 .net "j", 0 0, o000001cfc011d008;  alias, 0 drivers
v000001cfc016f040_0 .net "k", 0 0, o000001cfc011d038;  alias, 0 drivers
v000001cfc016dec0_0 .var "q", 0 0;
v000001cfc016dce0_0 .var "qbar", 0 0;
v000001cfc016e8c0_0 .net "reset", 0 0, o000001cfc011d0c8;  alias, 0 drivers
E_000001cfc010ded0/0 .event negedge, v000001cfc0110540_0;
E_000001cfc010ded0/1 .event posedge, v000001cfc016dc40_0;
E_000001cfc010ded0 .event/or E_000001cfc010ded0/0, E_000001cfc010ded0/1;
S_000001cfc0177a80 .scope module, "up1" "updown_selector" 2 46, 2 28 0, S_000001cfc0114d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "up";
    .port_info 1 /INPUT 1 "q";
    .port_info 2 /INPUT 1 "qbar";
    .port_info 3 /OUTPUT 1 "nxt_clk";
v000001cfc016eb40_0 .net "nxt_clk", 0 0, L_000001cfc016f400;  1 drivers
v000001cfc016df60_0 .net "q", 0 0, L_000001cfc016efa0;  1 drivers
v000001cfc016f5e0_0 .net "qbar", 0 0, L_000001cfc016f4a0;  1 drivers
v000001cfc016f540_0 .net "up", 0 0, o000001cfc011d2a8;  alias, 0 drivers
L_000001cfc016f400 .functor MUXZ 1, L_000001cfc016f4a0, L_000001cfc016efa0, o000001cfc011d2a8, C4<>;
S_000001cfc0177c10 .scope module, "jk0" "j_k" 2 43, 2 2 0, S_000001cfc020cea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "clk";
v000001cfc016f0e0_0 .net "clk", 0 0, o000001cfc011d998;  alias, 0 drivers
v000001cfc016e0a0_0 .net "j", 0 0, o000001cfc011d008;  alias, 0 drivers
v000001cfc016f180_0 .net "k", 0 0, o000001cfc011d038;  alias, 0 drivers
v000001cfc016f220_0 .var "q", 0 0;
v000001cfc016e780_0 .var "qbar", 0 0;
v000001cfc016f2c0_0 .net "reset", 0 0, o000001cfc011d0c8;  alias, 0 drivers
E_000001cfc010d510/0 .event negedge, v000001cfc0110540_0;
E_000001cfc010d510/1 .event posedge, v000001cfc016f0e0_0;
E_000001cfc010d510 .event/or E_000001cfc010d510/0, E_000001cfc010d510/1;
    .scope S_000001cfc00e2a00;
T_0 ;
    %load/vec4 v000001cfc0111300_0;
    %inv;
    %store/vec4 v000001cfc01104a0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001cfc00e2a00;
T_1 ;
    %wait E_000001cfc010d390;
    %load/vec4 v000001cfc0110540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfc0111300_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cfc01104a0_0, 0;
    %load/vec4 v000001cfc01111c0_0;
    %load/vec4 v000001cfc0110860_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v000001cfc0111300_0;
    %assign/vec4 v000001cfc0111300_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cfc0111300_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfc0111300_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v000001cfc0111300_0;
    %inv;
    %assign/vec4 v000001cfc0111300_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001cfc0114a60;
T_2 ;
    %load/vec4 v000001cfc0110e00_0;
    %inv;
    %store/vec4 v000001cfc0110ea0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001cfc0114a60;
T_3 ;
    %wait E_000001cfc010d950;
    %load/vec4 v000001cfc0110f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfc0110e00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cfc0110ea0_0, 0;
    %load/vec4 v000001cfc0110cc0_0;
    %load/vec4 v000001cfc0110d60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v000001cfc0110e00_0;
    %assign/vec4 v000001cfc0110e00_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cfc0110e00_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfc0110e00_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v000001cfc0110e00_0;
    %inv;
    %assign/vec4 v000001cfc0110e00_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001cfc016f8e0;
T_4 ;
    %load/vec4 v000001cfc016dec0_0;
    %inv;
    %store/vec4 v000001cfc016dce0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001cfc016f8e0;
T_5 ;
    %wait E_000001cfc010ded0;
    %load/vec4 v000001cfc016e8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfc016dec0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cfc016dce0_0, 0;
    %load/vec4 v000001cfc016db00_0;
    %load/vec4 v000001cfc016f040_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000001cfc016dec0_0;
    %assign/vec4 v000001cfc016dec0_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cfc016dec0_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfc016dec0_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v000001cfc016dec0_0;
    %inv;
    %assign/vec4 v000001cfc016dec0_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001cfc0177c10;
T_6 ;
    %load/vec4 v000001cfc016f220_0;
    %inv;
    %store/vec4 v000001cfc016e780_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001cfc0177c10;
T_7 ;
    %wait E_000001cfc010d510;
    %load/vec4 v000001cfc016f2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfc016f220_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cfc016e780_0, 0;
    %load/vec4 v000001cfc016e0a0_0;
    %load/vec4 v000001cfc016f180_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v000001cfc016f220_0;
    %assign/vec4 v000001cfc016f220_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cfc016f220_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cfc016f220_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v000001cfc016f220_0;
    %inv;
    %assign/vec4 v000001cfc016f220_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "asyn_counter.v";
