{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649550653641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649550653642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  9 19:30:53 2022 " "Processing started: Sat Apr  9 19:30:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649550653642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649550653642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_PS2_CONTROLLER -c VGA_PS2_CONTROLLER " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_PS2_CONTROLLER -c VGA_PS2_CONTROLLER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649550653642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649550653956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649550653957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D1 d1 ps2.v(28) " "Verilog HDL Declaration information at ps2.v(28): object \"D1\" differs only in case from object \"d1\" in the same scope" {  } { { "ps2.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649550661529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2 " "Found entity 1: PS2" {  } { { "ps2.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649550661530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649550661530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649550661533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649550661533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgadecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file vgadecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgadecoder " "Found entity 1: vgadecoder" {  } { { "vgadecoder.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vgadecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649550661534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649550661534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synch.v 1 1 " "Found 1 design units, including 1 entities, in source file synch.v" { { "Info" "ISGN_ENTITY_NAME" "1 synch " "Found entity 1: synch" {  } { { "synch.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/synch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649550661535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649550661535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregv.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregv.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregV " "Found entity 1: shiftregV" {  } { { "shiftregV.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/shiftregV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649550661536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649550661536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg2.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg2 " "Found entity 1: shiftreg2" {  } { { "shiftreg2.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/shiftreg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649550661537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649550661537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/shiftreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649550661538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649550661538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/regFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649550661539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649550661539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keysq.v 1 1 " "Found 1 design units, including 1 entities, in source file keysq.v" { { "Info" "ISGN_ENTITY_NAME" "1 keysq " "Found entity 1: keysq" {  } { { "keysq.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/keysq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649550661540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649550661540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hvsync_generator.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649550661541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649550661541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649550661542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649550661542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649550661543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649550661543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649550661544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649550661544 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 ps2.v(43) " "Verilog HDL Implicit Net warning at ps2.v(43): created implicit net for \"clk2\"" {  } { { "ps2.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/ps2.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649550661545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk25 vga_top.v(36) " "Verilog HDL Implicit Net warning at vga_top.v(36): created implicit net for \"clk25\"" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649550661545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "midout vga_top.v(391) " "Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for \"midout\"" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649550661545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segments0 vga_top.v(391) " "Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for \"segments0\"" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649550661545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segments1 vga_top.v(391) " "Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for \"segments1\"" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649550661545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segments2 vga_top.v(391) " "Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for \"segments2\"" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649550661545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segments3 vga_top.v(391) " "Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for \"segments3\"" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649550661545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segments4 vga_top.v(391) " "Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for \"segments4\"" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649550661545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segments5 vga_top.v(391) " "Verilog HDL Implicit Net warning at vga_top.v(391): created implicit net for \"segments5\"" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 391 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649550661545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_top " "Elaborating entity \"vga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649550661575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(61) " "Verilog HDL assignment warning at vga_top.v(61): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661580 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(62) " "Verilog HDL assignment warning at vga_top.v(62): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661580 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(63) " "Verilog HDL assignment warning at vga_top.v(63): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661580 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(65) " "Verilog HDL assignment warning at vga_top.v(65): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661580 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(66) " "Verilog HDL assignment warning at vga_top.v(66): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661581 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(68) " "Verilog HDL assignment warning at vga_top.v(68): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661581 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(69) " "Verilog HDL assignment warning at vga_top.v(69): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661581 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(70) " "Verilog HDL assignment warning at vga_top.v(70): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661581 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(72) " "Verilog HDL assignment warning at vga_top.v(72): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661581 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(73) " "Verilog HDL assignment warning at vga_top.v(73): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661582 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(75) " "Verilog HDL assignment warning at vga_top.v(75): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661582 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(76) " "Verilog HDL assignment warning at vga_top.v(76): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661582 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(77) " "Verilog HDL assignment warning at vga_top.v(77): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661582 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(79) " "Verilog HDL assignment warning at vga_top.v(79): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661582 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(80) " "Verilog HDL assignment warning at vga_top.v(80): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661582 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(82) " "Verilog HDL assignment warning at vga_top.v(82): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661583 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(83) " "Verilog HDL assignment warning at vga_top.v(83): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661583 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(84) " "Verilog HDL assignment warning at vga_top.v(84): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661583 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(86) " "Verilog HDL assignment warning at vga_top.v(86): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661583 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(87) " "Verilog HDL assignment warning at vga_top.v(87): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661583 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(89) " "Verilog HDL assignment warning at vga_top.v(89): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661584 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(90) " "Verilog HDL assignment warning at vga_top.v(90): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661584 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(91) " "Verilog HDL assignment warning at vga_top.v(91): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661584 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(93) " "Verilog HDL assignment warning at vga_top.v(93): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661584 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(94) " "Verilog HDL assignment warning at vga_top.v(94): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661584 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(98) " "Verilog HDL assignment warning at vga_top.v(98): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661584 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(99) " "Verilog HDL assignment warning at vga_top.v(99): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661585 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(100) " "Verilog HDL assignment warning at vga_top.v(100): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661585 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(102) " "Verilog HDL assignment warning at vga_top.v(102): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661585 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(103) " "Verilog HDL assignment warning at vga_top.v(103): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661585 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(105) " "Verilog HDL assignment warning at vga_top.v(105): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661585 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(106) " "Verilog HDL assignment warning at vga_top.v(106): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661586 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(107) " "Verilog HDL assignment warning at vga_top.v(107): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661586 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(109) " "Verilog HDL assignment warning at vga_top.v(109): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661586 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(110) " "Verilog HDL assignment warning at vga_top.v(110): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661586 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(112) " "Verilog HDL assignment warning at vga_top.v(112): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661586 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(113) " "Verilog HDL assignment warning at vga_top.v(113): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661587 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(114) " "Verilog HDL assignment warning at vga_top.v(114): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661587 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(116) " "Verilog HDL assignment warning at vga_top.v(116): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661587 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(117) " "Verilog HDL assignment warning at vga_top.v(117): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661587 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(119) " "Verilog HDL assignment warning at vga_top.v(119): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661587 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(120) " "Verilog HDL assignment warning at vga_top.v(120): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661587 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(121) " "Verilog HDL assignment warning at vga_top.v(121): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661588 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(123) " "Verilog HDL assignment warning at vga_top.v(123): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661588 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(124) " "Verilog HDL assignment warning at vga_top.v(124): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661588 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(126) " "Verilog HDL assignment warning at vga_top.v(126): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661588 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(127) " "Verilog HDL assignment warning at vga_top.v(127): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661588 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(128) " "Verilog HDL assignment warning at vga_top.v(128): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661588 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(130) " "Verilog HDL assignment warning at vga_top.v(130): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661589 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(131) " "Verilog HDL assignment warning at vga_top.v(131): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661589 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(135) " "Verilog HDL assignment warning at vga_top.v(135): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661589 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(136) " "Verilog HDL assignment warning at vga_top.v(136): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661589 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(137) " "Verilog HDL assignment warning at vga_top.v(137): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661589 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(139) " "Verilog HDL assignment warning at vga_top.v(139): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661589 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(140) " "Verilog HDL assignment warning at vga_top.v(140): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661590 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(142) " "Verilog HDL assignment warning at vga_top.v(142): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661590 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(143) " "Verilog HDL assignment warning at vga_top.v(143): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661590 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(144) " "Verilog HDL assignment warning at vga_top.v(144): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661590 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(146) " "Verilog HDL assignment warning at vga_top.v(146): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661590 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(147) " "Verilog HDL assignment warning at vga_top.v(147): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661591 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(149) " "Verilog HDL assignment warning at vga_top.v(149): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661591 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(150) " "Verilog HDL assignment warning at vga_top.v(150): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661591 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(151) " "Verilog HDL assignment warning at vga_top.v(151): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661591 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(153) " "Verilog HDL assignment warning at vga_top.v(153): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661591 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(154) " "Verilog HDL assignment warning at vga_top.v(154): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661592 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(156) " "Verilog HDL assignment warning at vga_top.v(156): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661592 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(157) " "Verilog HDL assignment warning at vga_top.v(157): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661592 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(158) " "Verilog HDL assignment warning at vga_top.v(158): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661592 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(160) " "Verilog HDL assignment warning at vga_top.v(160): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661592 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(161) " "Verilog HDL assignment warning at vga_top.v(161): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661593 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(163) " "Verilog HDL assignment warning at vga_top.v(163): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661593 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(164) " "Verilog HDL assignment warning at vga_top.v(164): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661593 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(165) " "Verilog HDL assignment warning at vga_top.v(165): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661593 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(167) " "Verilog HDL assignment warning at vga_top.v(167): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661593 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(168) " "Verilog HDL assignment warning at vga_top.v(168): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661594 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(172) " "Verilog HDL assignment warning at vga_top.v(172): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661594 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(173) " "Verilog HDL assignment warning at vga_top.v(173): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661594 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(174) " "Verilog HDL assignment warning at vga_top.v(174): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661594 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(176) " "Verilog HDL assignment warning at vga_top.v(176): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661594 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(177) " "Verilog HDL assignment warning at vga_top.v(177): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661594 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(179) " "Verilog HDL assignment warning at vga_top.v(179): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661595 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(180) " "Verilog HDL assignment warning at vga_top.v(180): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661595 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(181) " "Verilog HDL assignment warning at vga_top.v(181): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661595 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(183) " "Verilog HDL assignment warning at vga_top.v(183): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661595 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(184) " "Verilog HDL assignment warning at vga_top.v(184): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661595 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(186) " "Verilog HDL assignment warning at vga_top.v(186): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661596 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(187) " "Verilog HDL assignment warning at vga_top.v(187): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661596 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(188) " "Verilog HDL assignment warning at vga_top.v(188): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661596 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(190) " "Verilog HDL assignment warning at vga_top.v(190): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661596 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(191) " "Verilog HDL assignment warning at vga_top.v(191): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661596 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(193) " "Verilog HDL assignment warning at vga_top.v(193): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661596 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(194) " "Verilog HDL assignment warning at vga_top.v(194): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661597 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(195) " "Verilog HDL assignment warning at vga_top.v(195): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661597 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(197) " "Verilog HDL assignment warning at vga_top.v(197): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661597 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(198) " "Verilog HDL assignment warning at vga_top.v(198): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661597 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(200) " "Verilog HDL assignment warning at vga_top.v(200): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661597 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(201) " "Verilog HDL assignment warning at vga_top.v(201): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661597 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(202) " "Verilog HDL assignment warning at vga_top.v(202): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661598 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(204) " "Verilog HDL assignment warning at vga_top.v(204): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661598 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(205) " "Verilog HDL assignment warning at vga_top.v(205): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661598 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(209) " "Verilog HDL assignment warning at vga_top.v(209): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661598 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(210) " "Verilog HDL assignment warning at vga_top.v(210): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661598 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(211) " "Verilog HDL assignment warning at vga_top.v(211): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661599 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(213) " "Verilog HDL assignment warning at vga_top.v(213): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661599 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(214) " "Verilog HDL assignment warning at vga_top.v(214): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661599 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(216) " "Verilog HDL assignment warning at vga_top.v(216): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661599 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(217) " "Verilog HDL assignment warning at vga_top.v(217): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661600 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(218) " "Verilog HDL assignment warning at vga_top.v(218): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661600 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(220) " "Verilog HDL assignment warning at vga_top.v(220): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661600 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(221) " "Verilog HDL assignment warning at vga_top.v(221): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661600 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(223) " "Verilog HDL assignment warning at vga_top.v(223): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661600 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(224) " "Verilog HDL assignment warning at vga_top.v(224): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661601 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(225) " "Verilog HDL assignment warning at vga_top.v(225): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661601 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(227) " "Verilog HDL assignment warning at vga_top.v(227): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661601 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(228) " "Verilog HDL assignment warning at vga_top.v(228): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661601 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(230) " "Verilog HDL assignment warning at vga_top.v(230): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661601 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(231) " "Verilog HDL assignment warning at vga_top.v(231): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661601 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(232) " "Verilog HDL assignment warning at vga_top.v(232): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661602 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(234) " "Verilog HDL assignment warning at vga_top.v(234): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661602 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(235) " "Verilog HDL assignment warning at vga_top.v(235): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661602 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(237) " "Verilog HDL assignment warning at vga_top.v(237): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661602 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(238) " "Verilog HDL assignment warning at vga_top.v(238): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661602 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(239) " "Verilog HDL assignment warning at vga_top.v(239): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661602 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(241) " "Verilog HDL assignment warning at vga_top.v(241): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661603 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(242) " "Verilog HDL assignment warning at vga_top.v(242): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661603 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(246) " "Verilog HDL assignment warning at vga_top.v(246): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661603 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(247) " "Verilog HDL assignment warning at vga_top.v(247): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661603 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(248) " "Verilog HDL assignment warning at vga_top.v(248): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661604 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(250) " "Verilog HDL assignment warning at vga_top.v(250): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661604 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(251) " "Verilog HDL assignment warning at vga_top.v(251): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661604 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(253) " "Verilog HDL assignment warning at vga_top.v(253): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661604 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(254) " "Verilog HDL assignment warning at vga_top.v(254): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661604 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(255) " "Verilog HDL assignment warning at vga_top.v(255): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661604 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(257) " "Verilog HDL assignment warning at vga_top.v(257): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661605 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(258) " "Verilog HDL assignment warning at vga_top.v(258): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661605 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(260) " "Verilog HDL assignment warning at vga_top.v(260): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661605 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(261) " "Verilog HDL assignment warning at vga_top.v(261): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661605 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(262) " "Verilog HDL assignment warning at vga_top.v(262): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661605 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(264) " "Verilog HDL assignment warning at vga_top.v(264): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661605 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(265) " "Verilog HDL assignment warning at vga_top.v(265): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661606 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(267) " "Verilog HDL assignment warning at vga_top.v(267): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661606 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(268) " "Verilog HDL assignment warning at vga_top.v(268): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661606 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(269) " "Verilog HDL assignment warning at vga_top.v(269): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661606 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(271) " "Verilog HDL assignment warning at vga_top.v(271): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661606 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(272) " "Verilog HDL assignment warning at vga_top.v(272): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661606 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(274) " "Verilog HDL assignment warning at vga_top.v(274): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661607 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(275) " "Verilog HDL assignment warning at vga_top.v(275): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661607 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(276) " "Verilog HDL assignment warning at vga_top.v(276): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661607 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(278) " "Verilog HDL assignment warning at vga_top.v(278): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661607 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(279) " "Verilog HDL assignment warning at vga_top.v(279): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661607 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(283) " "Verilog HDL assignment warning at vga_top.v(283): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661608 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(284) " "Verilog HDL assignment warning at vga_top.v(284): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661608 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(285) " "Verilog HDL assignment warning at vga_top.v(285): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661608 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(287) " "Verilog HDL assignment warning at vga_top.v(287): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661608 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(288) " "Verilog HDL assignment warning at vga_top.v(288): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661608 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(290) " "Verilog HDL assignment warning at vga_top.v(290): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661608 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(291) " "Verilog HDL assignment warning at vga_top.v(291): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661609 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(292) " "Verilog HDL assignment warning at vga_top.v(292): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661609 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(294) " "Verilog HDL assignment warning at vga_top.v(294): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661609 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(295) " "Verilog HDL assignment warning at vga_top.v(295): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661609 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(297) " "Verilog HDL assignment warning at vga_top.v(297): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661609 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(298) " "Verilog HDL assignment warning at vga_top.v(298): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661609 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(299) " "Verilog HDL assignment warning at vga_top.v(299): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661610 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(301) " "Verilog HDL assignment warning at vga_top.v(301): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661610 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(302) " "Verilog HDL assignment warning at vga_top.v(302): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661610 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(304) " "Verilog HDL assignment warning at vga_top.v(304): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661610 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(305) " "Verilog HDL assignment warning at vga_top.v(305): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661610 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(306) " "Verilog HDL assignment warning at vga_top.v(306): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661611 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(308) " "Verilog HDL assignment warning at vga_top.v(308): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661611 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(309) " "Verilog HDL assignment warning at vga_top.v(309): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661611 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(311) " "Verilog HDL assignment warning at vga_top.v(311): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661611 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(312) " "Verilog HDL assignment warning at vga_top.v(312): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661611 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(313) " "Verilog HDL assignment warning at vga_top.v(313): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661611 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(315) " "Verilog HDL assignment warning at vga_top.v(315): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661612 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(316) " "Verilog HDL assignment warning at vga_top.v(316): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661612 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(320) " "Verilog HDL assignment warning at vga_top.v(320): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661612 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(321) " "Verilog HDL assignment warning at vga_top.v(321): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661612 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(322) " "Verilog HDL assignment warning at vga_top.v(322): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661612 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(324) " "Verilog HDL assignment warning at vga_top.v(324): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661612 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(325) " "Verilog HDL assignment warning at vga_top.v(325): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661613 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(327) " "Verilog HDL assignment warning at vga_top.v(327): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661613 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(328) " "Verilog HDL assignment warning at vga_top.v(328): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661613 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(329) " "Verilog HDL assignment warning at vga_top.v(329): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661613 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(331) " "Verilog HDL assignment warning at vga_top.v(331): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661613 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(332) " "Verilog HDL assignment warning at vga_top.v(332): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661613 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(334) " "Verilog HDL assignment warning at vga_top.v(334): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661614 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(335) " "Verilog HDL assignment warning at vga_top.v(335): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661614 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(336) " "Verilog HDL assignment warning at vga_top.v(336): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661614 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(338) " "Verilog HDL assignment warning at vga_top.v(338): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661614 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(339) " "Verilog HDL assignment warning at vga_top.v(339): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661614 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(341) " "Verilog HDL assignment warning at vga_top.v(341): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661615 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(342) " "Verilog HDL assignment warning at vga_top.v(342): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661615 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(343) " "Verilog HDL assignment warning at vga_top.v(343): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661615 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(345) " "Verilog HDL assignment warning at vga_top.v(345): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661615 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(346) " "Verilog HDL assignment warning at vga_top.v(346): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661615 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(348) " "Verilog HDL assignment warning at vga_top.v(348): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661615 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(349) " "Verilog HDL assignment warning at vga_top.v(349): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661616 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(350) " "Verilog HDL assignment warning at vga_top.v(350): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661616 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(352) " "Verilog HDL assignment warning at vga_top.v(352): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661616 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_top.v(353) " "Verilog HDL assignment warning at vga_top.v(353): truncated value with size 32 to match size of target (8)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661616 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_top.v(385) " "Verilog HDL assignment warning at vga_top.v(385): truncated value with size 32 to match size of target (10)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661616 "|vga_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_top.v(386) " "Verilog HDL assignment warning at vga_top.v(386): truncated value with size 32 to match size of target (10)" {  } { { "vga_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661617 "|vga_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:div25 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:div25\"" {  } { { "vga_top.v" "div25" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649550661676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:hvsync " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:hvsync\"" {  } { { "vga_top.v" "hvsync" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649550661681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(18) " "Verilog HDL assignment warning at hvsync_generator.v(18): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/hvsync_generator.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661682 "|vga_top|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hvsync_generator.v(27) " "Verilog HDL assignment warning at hvsync_generator.v(27): truncated value with size 32 to match size of target (9)" {  } { { "hvsync_generator.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/hvsync_generator.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649550661682 "|vga_top|hvsync_generator:hvsync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregV shiftregV:vgas1 " "Elaborating entity \"shiftregV\" for hierarchy \"shiftregV:vgas1\"" {  } { { "vga_top.v" "vgas1" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649550661695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg2 shiftreg2:s2 " "Elaborating entity \"shiftreg2\" for hierarchy \"shiftreg2:s2\"" {  } { { "vga_top.v" "s2" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649550661703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgadecoder vgadecoder:vga1 " "Elaborating entity \"vgadecoder\" for hierarchy \"vgadecoder:vga1\"" {  } { { "vga_top.v" "vga1" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649550661710 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "vgadecoder.v(31) " "Verilog HDL Case Statement warning at vgadecoder.v(31): case item expression covers a value already covered by a previous case item" {  } { { "vgadecoder.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vgadecoder.v" 31 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1649550661711 "|vga_top|vgadecoder:vga1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "vgadecoder.v(53) " "Verilog HDL Case Statement warning at vgadecoder.v(53): case item expression covers a value already covered by a previous case item" {  } { { "vgadecoder.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vgadecoder.v" 53 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1649550661711 "|vga_top|vgadecoder:vga1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "vgadecoder.v(57) " "Verilog HDL Case Statement warning at vgadecoder.v(57): case item expression covers a value already covered by a previous case item" {  } { { "vgadecoder.v" "" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vgadecoder.v" 57 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1649550661711 "|vga_top|vgadecoder:vga1"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ps2 ps2 " "Node instance \"ps2\" instantiates undefined entity \"ps2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "vga_top.v" "ps2" { Text "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/vga_top.v" 378 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1649550661723 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/output_files/VGA_PS2_CONTROLLER.map.smsg " "Generated suppressed messages file C:/Users/joseluisjimenez/Documents/VGA_PS2_CONTROLLER/output_files/VGA_PS2_CONTROLLER.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649550661764 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  217 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 217 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649550661804 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr  9 19:31:01 2022 " "Processing ended: Sat Apr  9 19:31:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649550661804 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649550661804 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649550661804 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649550661804 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 217 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 217 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649550662458 ""}
