INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/victorsanavia/Documents/RepositoriosGit/Modelado2024/ProyectosVivado/Apartado1/Apartado1.sim/sim_1/impl/timing/xsim/display_controller_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-311] analyzing module glbl
