

================================================================
== Vitis HLS Report for 'RELU'
================================================================
* Date:           Wed Jul  9 03:32:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.531 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1985|     1985|  15.880 us|  15.880 us|  1985|  1985|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU_loop1  |     1984|     1984|        31|          -|          -|    64|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/backprop/backprop.c:34]   --->   Operation 33 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 34 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln34 = store i7 0, i7 %i" [data/benchmarks/backprop/backprop.c:34]   --->   Operation 35 'store' 'store_ln34' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 36 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_37 = load i7 %i" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 37 'load' 'i_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.70ns)   --->   "%icmp_ln36 = icmp_eq  i7 %i_37, i7 64" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 38 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln36 = add i7 %i_37, i7 1" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 40 'add' 'add_ln36' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc.split, void %for.end" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 41 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %i_37" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 42 'zext' 'zext_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%activations_addr = getelementptr i64 %activations, i64 0, i64 %zext_ln36" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 43 'getelementptr' 'activations_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (0.71ns)   --->   "%activations_load = load i6 %activations_addr" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 44 'load' 'activations_load' <Predicate = (!icmp_ln36)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln34 = store i7 %add_ln36, i7 %i" [data/benchmarks/backprop/backprop.c:34]   --->   Operation 45 'store' 'store_ln34' <Predicate = (!icmp_ln36)> <Delay = 0.38>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [data/benchmarks/backprop/backprop.c:41]   --->   Operation 46 'ret' 'ret_ln41' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.04>
ST_3 : Operation 47 [1/2] (0.71ns)   --->   "%activations_load = load i6 %activations_addr" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 47 'load' 'activations_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 48 [4/4] (4.33ns)   --->   "%sub = dsub i64 1, i64 %activations_load" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 48 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.53>
ST_4 : Operation 49 [3/4] (4.33ns)   --->   "%sub = dsub i64 1, i64 %activations_load" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 49 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i64 %activations_load" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 50 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.28ns)   --->   "%xor_ln39 = xor i64 %bitcast_ln39, i64 9223372036854775808" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 51 'xor' 'xor_ln39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln39_2 = bitcast i64 %xor_ln39" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 52 'bitcast' 'bitcast_ln39_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [10/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_2" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 53 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.24>
ST_5 : Operation 54 [2/4] (4.33ns)   --->   "%sub = dsub i64 1, i64 %activations_load" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 54 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [9/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_2" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 55 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.24>
ST_6 : Operation 56 [1/4] (4.33ns)   --->   "%sub = dsub i64 1, i64 %activations_load" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 56 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [8/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_2" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 57 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.24>
ST_7 : Operation 58 [4/4] (4.50ns)   --->   "%mul = dmul i64 %activations_load, i64 %sub" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 58 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [7/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_2" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 59 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.24>
ST_8 : Operation 60 [3/4] (4.50ns)   --->   "%mul = dmul i64 %activations_load, i64 %sub" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 60 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [6/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_2" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 61 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.24>
ST_9 : Operation 62 [2/4] (4.50ns)   --->   "%mul = dmul i64 %activations_load, i64 %sub" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 62 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 63 [5/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_2" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 63 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.24>
ST_10 : Operation 64 [1/4] (4.50ns)   --->   "%mul = dmul i64 %activations_load, i64 %sub" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 64 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%dactivations_addr = getelementptr i64 %dactivations, i64 0, i64 %zext_ln36" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 65 'getelementptr' 'dactivations_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.71ns)   --->   "%store_ln38 = store i64 %mul, i6 %dactivations_addr" [data/benchmarks/backprop/backprop.c:38]   --->   Operation 66 'store' 'store_ln38' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_10 : Operation 67 [4/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_2" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 67 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.24>
ST_11 : Operation 68 [3/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_2" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 68 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.24>
ST_12 : Operation 69 [2/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_2" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 69 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.24>
ST_13 : Operation 70 [1/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_2" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 70 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 71 [4/4] (4.33ns)   --->   "%add = dadd i64 %tmp, i64 1" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 71 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 72 [3/4] (4.33ns)   --->   "%add = dadd i64 %tmp, i64 1" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 72 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 73 [2/4] (4.33ns)   --->   "%add = dadd i64 %tmp, i64 1" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 73 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 74 [1/4] (4.33ns)   --->   "%add = dadd i64 %tmp, i64 1" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 74 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.22>
ST_18 : Operation 75 [14/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 75 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.22>
ST_19 : Operation 76 [13/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 76 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.22>
ST_20 : Operation 77 [12/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 77 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.22>
ST_21 : Operation 78 [11/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 78 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.22>
ST_22 : Operation 79 [10/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 79 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.22>
ST_23 : Operation 80 [9/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 80 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.22>
ST_24 : Operation 81 [8/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 81 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.22>
ST_25 : Operation 82 [7/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 82 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.22>
ST_26 : Operation 83 [6/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 83 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.22>
ST_27 : Operation 84 [5/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 84 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.22>
ST_28 : Operation 85 [4/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 85 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.22>
ST_29 : Operation 86 [3/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 86 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.22>
ST_30 : Operation 87 [2/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 87 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.22>
ST_31 : Operation 88 [1/14] (5.22ns)   --->   "%div = ddiv i64 1, i64 %add" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 88 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 0.71>
ST_32 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/backprop/backprop.c:40]   --->   Operation 89 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 90 [1/1] (0.71ns)   --->   "%store_ln39 = store i64 %div, i6 %activations_addr" [data/benchmarks/backprop/backprop.c:39]   --->   Operation 90 'store' 'store_ln39' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_32 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc" [data/benchmarks/backprop/backprop.c:36]   --->   Operation 91 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dactivations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 011111111111111111111111111111111]
specpipeline_ln36     (specpipeline     ) [ 000000000000000000000000000000000]
store_ln34            (store            ) [ 000000000000000000000000000000000]
br_ln36               (br               ) [ 000000000000000000000000000000000]
i_37                  (load             ) [ 000000000000000000000000000000000]
icmp_ln36             (icmp             ) [ 001111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000]
add_ln36              (add              ) [ 000000000000000000000000000000000]
br_ln36               (br               ) [ 000000000000000000000000000000000]
zext_ln36             (zext             ) [ 000111111110000000000000000000000]
activations_addr      (getelementptr    ) [ 000111111111111111111111111111111]
store_ln34            (store            ) [ 000000000000000000000000000000000]
ret_ln41              (ret              ) [ 000000000000000000000000000000000]
activations_load      (load             ) [ 000011111110000000000000000000000]
bitcast_ln39          (bitcast          ) [ 000000000000000000000000000000000]
xor_ln39              (xor              ) [ 000000000000000000000000000000000]
bitcast_ln39_2        (bitcast          ) [ 000001111111110000000000000000000]
sub                   (dsub             ) [ 000000011110000000000000000000000]
mul                   (dmul             ) [ 000000000000000000000000000000000]
dactivations_addr     (getelementptr    ) [ 000000000000000000000000000000000]
store_ln38            (store            ) [ 000000000000000000000000000000000]
tmp                   (dexp             ) [ 000000000000001111000000000000000]
add                   (dadd             ) [ 000000000000000000111111111111110]
div                   (ddiv             ) [ 000000000000000000000000000000001]
specloopname_ln40     (specloopname     ) [ 000000000000000000000000000000000]
store_ln39            (store            ) [ 000000000000000000000000000000000]
br_ln36               (br               ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="activations">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dactivations">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dactivations"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="i_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="activations_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="64" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="7" slack="0"/>
<pin id="42" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activations_addr/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="6" slack="0"/>
<pin id="47" dir="0" index="1" bw="64" slack="1"/>
<pin id="48" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="activations_load/2 store_ln39/32 "/>
</bind>
</comp>

<comp id="51" class="1004" name="dactivations_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="64" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="7" slack="8"/>
<pin id="55" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dactivations_addr/10 "/>
</bind>
</comp>

<comp id="58" class="1004" name="store_ln38_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/10 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub/3 add/14 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="4"/>
<pin id="73" dir="0" index="1" bw="64" slack="1"/>
<pin id="74" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/7 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="1"/>
<pin id="79" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div/18 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="0"/>
<pin id="83" dir="0" index="1" bw="64" slack="0"/>
<pin id="84" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="86" class="1005" name="reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="1"/>
<pin id="88" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub add "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln34_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="7" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_37_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="1"/>
<pin id="99" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_37/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln36_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="0" index="1" bw="7" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln36_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln36_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln34_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="0" index="1" bw="7" slack="1"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="bitcast_ln39_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="1"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="xor_ln39_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="0"/>
<pin id="128" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="bitcast_ln39_2_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_2/4 "/>
</bind>
</comp>

<comp id="136" class="1005" name="i_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="146" class="1005" name="zext_ln36_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="8"/>
<pin id="148" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="151" class="1005" name="activations_addr_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="1"/>
<pin id="153" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="activations_addr "/>
</bind>
</comp>

<comp id="156" class="1005" name="activations_load_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="1"/>
<pin id="158" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="activations_load "/>
</bind>
</comp>

<comp id="163" class="1005" name="bitcast_ln39_2_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln39_2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="tmp_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="1"/>
<pin id="170" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="173" class="1005" name="div_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="1"/>
<pin id="175" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="22" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="22" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="51" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="45" pin="3"/><net_sink comp="64" pin=1"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="71" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="64" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="91"><net_src comp="86" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="97" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="97" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="97" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="121"><net_src comp="106" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="122" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="125" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="139"><net_src comp="34" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="142"><net_src comp="136" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="149"><net_src comp="112" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="154"><net_src comp="38" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="159"><net_src comp="45" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="162"><net_src comp="156" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="166"><net_src comp="131" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="171"><net_src comp="81" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="176"><net_src comp="76" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="45" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activations | {32 }
	Port: dactivations | {10 }
 - Input state : 
	Port: RELU : activations | {2 3 }
  - Chain level:
	State 1
		store_ln34 : 1
	State 2
		icmp_ln36 : 1
		add_ln36 : 1
		br_ln36 : 2
		zext_ln36 : 1
		activations_addr : 2
		activations_load : 3
		store_ln34 : 2
	State 3
		sub : 1
	State 4
		xor_ln39 : 1
		bitcast_ln39_2 : 1
		tmp : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		store_ln38 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |   DSP   |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   dexp   |     grp_fu_81    |    26   |   838   |   1844  |
|----------|------------------|---------|---------|---------|
|   dadd   |     grp_fu_64    |    3    |   430   |   708   |
|----------|------------------|---------|---------|---------|
|   dmul   |     grp_fu_71    |    8    |   275   |   108   |
|----------|------------------|---------|---------|---------|
|    xor   |  xor_ln39_fu_125 |    0    |    0    |    64   |
|----------|------------------|---------|---------|---------|
|   icmp   | icmp_ln36_fu_100 |    0    |    0    |    14   |
|----------|------------------|---------|---------|---------|
|    add   |  add_ln36_fu_106 |    0    |    0    |    14   |
|----------|------------------|---------|---------|---------|
|   ddiv   |     grp_fu_76    |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   zext   | zext_ln36_fu_112 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    37   |   1543  |   2752  |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|activations_addr_reg_151|    6   |
|activations_load_reg_156|   64   |
| bitcast_ln39_2_reg_163 |   64   |
|       div_reg_173      |   64   |
|        i_reg_136       |    7   |
|         reg_86         |   64   |
|       tmp_reg_168      |   64   |
|    zext_ln36_reg_146   |   64   |
+------------------------+--------+
|          Total         |   397  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_45 |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_64    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_64    |  p1  |   3  |  64  |   192  ||    14   |
|     grp_fu_81    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   460  || 1.58086 ||    41   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   37   |    -   |  1543  |  2752  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   41   |
|  Register |    -   |    -   |   397  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   37   |    1   |  1940  |  2793  |
+-----------+--------+--------+--------+--------+
