{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764573147629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764573147629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 30 23:12:27 2025 " "Processing started: Sun Nov 30 23:12:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764573147629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764573147629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcdIP -c lcdIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcdIP -c lcdIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764573147629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764573148026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764573148026 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \";\" lcdIp_Top.sv(468) " "Verilog HDL syntax error at lcdIp_Top.sv(468) near text: \"\[\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 468 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1764573154995 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lcdIp_Top lcdIp_Top.sv(4) " "Ignored design unit \"lcdIp_Top\" at lcdIp_Top.sv(4) due to previous errors" {  } { { "src/lcdIp_Top.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp_Top.sv" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1764573154995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcdip_top.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/lcdip_top.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764573154995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcdip.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lcdip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcdIp " "Found entity 1: lcdIp" {  } { { "src/lcdIp.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/lcdIp.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764573154995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764573154995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.v 1 1 " "Found 1 design units, including 1 entities, in source file sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.v" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764573154995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764573154995 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "coffeeSystem.sv(293) " "Verilog HDL information at coffeeSystem.sv(293): always construct contains both blocking and non-blocking assignments" {  } { { "src/coffeeSystem.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/coffeeSystem.sv" 293 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1764573154995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/coffeesystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/coffeesystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coffeeSystem " "Found entity 1: coffeeSystem" {  } { { "src/coffeeSystem.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/coffeeSystem.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764573154995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764573154995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmach_recp.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/cmach_recp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmach_recp " "Found entity 1: cmach_recp" {  } { { "src/cmach_recp.sv" "" { Text "C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/cmach_recp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764573155011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764573155011 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764573155058 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 30 23:12:35 2025 " "Processing ended: Sun Nov 30 23:12:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764573155058 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764573155058 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764573155058 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764573155058 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764573155652 ""}
