<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-hna-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-hna-defs.h</h1><a href="cvmx-hna-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-hna-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon hna.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_HNA_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_HNA_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_BIST0 CVMX_HNA_BIST0_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_BIST0_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_BIST0 not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800470007F0ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-hna-defs_8h.html#a182c4e5f76c3b8331cb6065b1c893cc1">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_BIST0 (CVMX_ADD_IO_SEG(0x00011800470007F0ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_BIST1 CVMX_HNA_BIST1_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_BIST1_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_BIST1 not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800470007F8ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-hna-defs_8h.html#a4b93515525f70f7084baad8facd73d8b">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_BIST1 (CVMX_ADD_IO_SEG(0x00011800470007F8ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_CONFIG CVMX_HNA_CONFIG_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_CONFIG_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_CONFIG not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180047000000ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-hna-defs_8h.html#aaef220bd58ff2c05c9476b4ec73945f3">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_CONFIG (CVMX_ADD_IO_SEG(0x0001180047000000ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_CONTROL CVMX_HNA_CONTROL_FUNC()</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_CONTROL not supported on this chip\n&quot;</span>);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180047000020ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-hna-defs_8h.html#af7bba17e0f7339eb8f4e0040703558da">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_CONTROL (CVMX_ADD_IO_SEG(0x0001180047000020ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_DBELL CVMX_HNA_DBELL_FUNC()</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_DBELL_FUNC(<span class="keywordtype">void</span>)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_DBELL not supported on this chip\n&quot;</span>);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001470000000000ull);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-hna-defs_8h.html#a7c2b31cfcd7a444c3bc19ba6e559836d">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_DBELL (CVMX_ADD_IO_SEG(0x0001470000000000ull))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_DIFCTL CVMX_HNA_DIFCTL_FUNC()</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_DIFCTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_DIFCTL not supported on this chip\n&quot;</span>);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001470600000000ull);
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-hna-defs_8h.html#ac856d5b483a696832c03aedbdd5fb88a">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_DIFCTL (CVMX_ADD_IO_SEG(0x0001470600000000ull))</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_DIFRDPTR CVMX_HNA_DIFRDPTR_FUNC()</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_DIFRDPTR_FUNC(<span class="keywordtype">void</span>)
<a name="l00124"></a>00124 {
<a name="l00125"></a>00125     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_DIFRDPTR not supported on this chip\n&quot;</span>);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001470200000000ull);
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-hna-defs_8h.html#ac79331f46d25f8428da6d42e6c39a927">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_DIFRDPTR (CVMX_ADD_IO_SEG(0x0001470200000000ull))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_ECO CVMX_HNA_ECO_FUNC()</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_ECO_FUNC(<span class="keywordtype">void</span>)
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_ECO not supported on this chip\n&quot;</span>);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800470000D0ull);
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-hna-defs_8h.html#ade6c440d97dcb5177af5c1c10b3fa773">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_ECO (CVMX_ADD_IO_SEG(0x00011800470000D0ull))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_ERROR CVMX_HNA_ERROR_FUNC()</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_ERROR_FUNC(<span class="keywordtype">void</span>)
<a name="l00146"></a>00146 {
<a name="l00147"></a>00147     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_ERROR not supported on this chip\n&quot;</span>);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180047000028ull);
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-hna-defs_8h.html#a05f59e4b322d7f82034fa88df48909ab">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_ERROR (CVMX_ADD_IO_SEG(0x0001180047000028ull))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_ERROR_CAPTURE_DATA CVMX_HNA_ERROR_CAPTURE_DATA_FUNC()</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_ERROR_CAPTURE_DATA_FUNC(<span class="keywordtype">void</span>)
<a name="l00157"></a>00157 {
<a name="l00158"></a>00158     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_ERROR_CAPTURE_DATA not supported on this chip\n&quot;</span>);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180047000038ull);
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-hna-defs_8h.html#a9e02f769aaf47a2db4dfe3dc7fc3d65c">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_ERROR_CAPTURE_DATA (CVMX_ADD_IO_SEG(0x0001180047000038ull))</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_ERROR_CAPTURE_INFO CVMX_HNA_ERROR_CAPTURE_INFO_FUNC()</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_ERROR_CAPTURE_INFO_FUNC(<span class="keywordtype">void</span>)
<a name="l00168"></a>00168 {
<a name="l00169"></a>00169     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_ERROR_CAPTURE_INFO not supported on this chip\n&quot;</span>);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180047000030ull);
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-hna-defs_8h.html#a008f3cabbed975e6eb4a180cc2f02ed3">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_ERROR_CAPTURE_INFO (CVMX_ADD_IO_SEG(0x0001180047000030ull))</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-hna-defs_8h.html#af2f2ee38224206be10cb6c4e2925f0bc">CVMX_HNA_HNC0_RAM1X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00178"></a>00178 {
<a name="l00179"></a>00179     <span class="keywordflow">if</span> (!(
<a name="l00180"></a>00180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00181"></a>00181           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00182"></a>00182           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00183"></a>00183         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_HNC0_RAM1X(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00184"></a>00184     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001470400000000ull) + ((offset) &amp; 63) * 8;
<a name="l00185"></a>00185 }
<a name="l00186"></a>00186 <span class="preprocessor">#else</span>
<a name="l00187"></a><a class="code" href="cvmx-hna-defs_8h.html#af2f2ee38224206be10cb6c4e2925f0bc">00187</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_HNC0_RAM1X(offset) (CVMX_ADD_IO_SEG(0x0001470400000000ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-hna-defs_8h.html#a1a58321130c65ae62418641b88f1d87b">CVMX_HNA_HNC0_RAM2X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00191"></a>00191 {
<a name="l00192"></a>00192     <span class="keywordflow">if</span> (!(
<a name="l00193"></a>00193           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00194"></a>00194           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00195"></a>00195           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00196"></a>00196         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_HNC0_RAM2X(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00197"></a>00197     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001470400040000ull) + ((offset) &amp; 63) * 8;
<a name="l00198"></a>00198 }
<a name="l00199"></a>00199 <span class="preprocessor">#else</span>
<a name="l00200"></a><a class="code" href="cvmx-hna-defs_8h.html#a1a58321130c65ae62418641b88f1d87b">00200</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_HNC0_RAM2X(offset) (CVMX_ADD_IO_SEG(0x0001470400040000ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-hna-defs_8h.html#ae7f9efcab4b982ced74407d24bc5d8fa">CVMX_HNA_HNC1_RAM1X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00204"></a>00204 {
<a name="l00205"></a>00205     <span class="keywordflow">if</span> (!(
<a name="l00206"></a>00206           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00207"></a>00207           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00208"></a>00208           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00209"></a>00209         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_HNC1_RAM1X(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00210"></a>00210     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001470400400000ull) + ((offset) &amp; 63) * 8;
<a name="l00211"></a>00211 }
<a name="l00212"></a>00212 <span class="preprocessor">#else</span>
<a name="l00213"></a><a class="code" href="cvmx-hna-defs_8h.html#ae7f9efcab4b982ced74407d24bc5d8fa">00213</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_HNC1_RAM1X(offset) (CVMX_ADD_IO_SEG(0x0001470400400000ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-hna-defs_8h.html#a5efe3633f1ff6cfc742046155677e81e">CVMX_HNA_HNC1_RAM2X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00217"></a>00217 {
<a name="l00218"></a>00218     <span class="keywordflow">if</span> (!(
<a name="l00219"></a>00219           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00220"></a>00220           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 63))) ||
<a name="l00221"></a>00221           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 63)))))
<a name="l00222"></a>00222         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_HNC1_RAM2X(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00223"></a>00223     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001470400440000ull) + ((offset) &amp; 63) * 8;
<a name="l00224"></a>00224 }
<a name="l00225"></a>00225 <span class="preprocessor">#else</span>
<a name="l00226"></a><a class="code" href="cvmx-hna-defs_8h.html#a5efe3633f1ff6cfc742046155677e81e">00226</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_HNC1_RAM2X(offset) (CVMX_ADD_IO_SEG(0x0001470400440000ull) + ((offset) &amp; 63) * 8)</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_HPU_CSR CVMX_HNA_HPU_CSR_FUNC()</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_HPU_CSR_FUNC(<span class="keywordtype">void</span>)
<a name="l00231"></a>00231 {
<a name="l00232"></a>00232     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00233"></a>00233         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_HPU_CSR not supported on this chip\n&quot;</span>);
<a name="l00234"></a>00234     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180047000010ull);
<a name="l00235"></a>00235 }
<a name="l00236"></a>00236 <span class="preprocessor">#else</span>
<a name="l00237"></a><a class="code" href="cvmx-hna-defs_8h.html#a2978fa6555850fe9608c8f001ac4c7cc">00237</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_HPU_CSR (CVMX_ADD_IO_SEG(0x0001180047000010ull))</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_HPU_DBG CVMX_HNA_HPU_DBG_FUNC()</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_HPU_DBG_FUNC(<span class="keywordtype">void</span>)
<a name="l00242"></a>00242 {
<a name="l00243"></a>00243     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00244"></a>00244         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_HPU_DBG not supported on this chip\n&quot;</span>);
<a name="l00245"></a>00245     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180047000008ull);
<a name="l00246"></a>00246 }
<a name="l00247"></a>00247 <span class="preprocessor">#else</span>
<a name="l00248"></a><a class="code" href="cvmx-hna-defs_8h.html#ad4578912746768ca4fb5184b8b44beae">00248</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_HPU_DBG (CVMX_ADD_IO_SEG(0x0001180047000008ull))</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_HPU_EIR CVMX_HNA_HPU_EIR_FUNC()</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_HPU_EIR_FUNC(<span class="keywordtype">void</span>)
<a name="l00253"></a>00253 {
<a name="l00254"></a>00254     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00255"></a>00255         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_HPU_EIR not supported on this chip\n&quot;</span>);
<a name="l00256"></a>00256     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180047000018ull);
<a name="l00257"></a>00257 }
<a name="l00258"></a>00258 <span class="preprocessor">#else</span>
<a name="l00259"></a><a class="code" href="cvmx-hna-defs_8h.html#a5137aaa01db007a43e823803c403088e">00259</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_HPU_EIR (CVMX_ADD_IO_SEG(0x0001180047000018ull))</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_PFC0_CNT CVMX_HNA_PFC0_CNT_FUNC()</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_PFC0_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l00264"></a>00264 {
<a name="l00265"></a>00265     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00266"></a>00266         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_PFC0_CNT not supported on this chip\n&quot;</span>);
<a name="l00267"></a>00267     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180047000090ull);
<a name="l00268"></a>00268 }
<a name="l00269"></a>00269 <span class="preprocessor">#else</span>
<a name="l00270"></a><a class="code" href="cvmx-hna-defs_8h.html#a3ca76e28ba9df6f94087fb1c1c8b3aa5">00270</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_PFC0_CNT (CVMX_ADD_IO_SEG(0x0001180047000090ull))</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_PFC0_CTL CVMX_HNA_PFC0_CTL_FUNC()</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_PFC0_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00275"></a>00275 {
<a name="l00276"></a>00276     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00277"></a>00277         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_PFC0_CTL not supported on this chip\n&quot;</span>);
<a name="l00278"></a>00278     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180047000088ull);
<a name="l00279"></a>00279 }
<a name="l00280"></a>00280 <span class="preprocessor">#else</span>
<a name="l00281"></a><a class="code" href="cvmx-hna-defs_8h.html#abdbcce3592951a6ccbf9c6bf5cc061f4">00281</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_PFC0_CTL (CVMX_ADD_IO_SEG(0x0001180047000088ull))</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_PFC1_CNT CVMX_HNA_PFC1_CNT_FUNC()</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_PFC1_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l00286"></a>00286 {
<a name="l00287"></a>00287     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00288"></a>00288         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_PFC1_CNT not supported on this chip\n&quot;</span>);
<a name="l00289"></a>00289     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800470000A0ull);
<a name="l00290"></a>00290 }
<a name="l00291"></a>00291 <span class="preprocessor">#else</span>
<a name="l00292"></a><a class="code" href="cvmx-hna-defs_8h.html#af2cd99144c7a6029d3c5aa788d214554">00292</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_PFC1_CNT (CVMX_ADD_IO_SEG(0x00011800470000A0ull))</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_PFC1_CTL CVMX_HNA_PFC1_CTL_FUNC()</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_PFC1_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00297"></a>00297 {
<a name="l00298"></a>00298     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00299"></a>00299         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_PFC1_CTL not supported on this chip\n&quot;</span>);
<a name="l00300"></a>00300     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180047000098ull);
<a name="l00301"></a>00301 }
<a name="l00302"></a>00302 <span class="preprocessor">#else</span>
<a name="l00303"></a><a class="code" href="cvmx-hna-defs_8h.html#ad221e0c35631391765cda0bde056d2fb">00303</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_PFC1_CTL (CVMX_ADD_IO_SEG(0x0001180047000098ull))</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_PFC2_CNT CVMX_HNA_PFC2_CNT_FUNC()</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_PFC2_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l00308"></a>00308 {
<a name="l00309"></a>00309     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00310"></a>00310         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_PFC2_CNT not supported on this chip\n&quot;</span>);
<a name="l00311"></a>00311     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800470000B0ull);
<a name="l00312"></a>00312 }
<a name="l00313"></a>00313 <span class="preprocessor">#else</span>
<a name="l00314"></a><a class="code" href="cvmx-hna-defs_8h.html#a1ccf5fc6ce28e50f7cf6324c48f51f4b">00314</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_PFC2_CNT (CVMX_ADD_IO_SEG(0x00011800470000B0ull))</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_PFC2_CTL CVMX_HNA_PFC2_CTL_FUNC()</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_PFC2_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00319"></a>00319 {
<a name="l00320"></a>00320     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00321"></a>00321         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_PFC2_CTL not supported on this chip\n&quot;</span>);
<a name="l00322"></a>00322     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800470000A8ull);
<a name="l00323"></a>00323 }
<a name="l00324"></a>00324 <span class="preprocessor">#else</span>
<a name="l00325"></a><a class="code" href="cvmx-hna-defs_8h.html#acf69c47f1604b9a23b432aa6d1f4bf40">00325</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_PFC2_CTL (CVMX_ADD_IO_SEG(0x00011800470000A8ull))</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_PFC3_CNT CVMX_HNA_PFC3_CNT_FUNC()</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_PFC3_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l00330"></a>00330 {
<a name="l00331"></a>00331     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00332"></a>00332         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_PFC3_CNT not supported on this chip\n&quot;</span>);
<a name="l00333"></a>00333     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800470000C0ull);
<a name="l00334"></a>00334 }
<a name="l00335"></a>00335 <span class="preprocessor">#else</span>
<a name="l00336"></a><a class="code" href="cvmx-hna-defs_8h.html#a4ba21c31ac9bde0e74501116139ba2e7">00336</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_PFC3_CNT (CVMX_ADD_IO_SEG(0x00011800470000C0ull))</span>
<a name="l00337"></a>00337 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_PFC3_CTL CVMX_HNA_PFC3_CTL_FUNC()</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_PFC3_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00341"></a>00341 {
<a name="l00342"></a>00342     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00343"></a>00343         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_PFC3_CTL not supported on this chip\n&quot;</span>);
<a name="l00344"></a>00344     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800470000B8ull);
<a name="l00345"></a>00345 }
<a name="l00346"></a>00346 <span class="preprocessor">#else</span>
<a name="l00347"></a><a class="code" href="cvmx-hna-defs_8h.html#a25197184c59673dad5a0ef33478f4f09">00347</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_PFC3_CTL (CVMX_ADD_IO_SEG(0x00011800470000B8ull))</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_PFC_GCTL CVMX_HNA_PFC_GCTL_FUNC()</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_PFC_GCTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00352"></a>00352 {
<a name="l00353"></a>00353     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00354"></a>00354         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_PFC_GCTL not supported on this chip\n&quot;</span>);
<a name="l00355"></a>00355     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180047000080ull);
<a name="l00356"></a>00356 }
<a name="l00357"></a>00357 <span class="preprocessor">#else</span>
<a name="l00358"></a><a class="code" href="cvmx-hna-defs_8h.html#a8710a6fc03ba9c0516854488a8750a55">00358</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_PFC_GCTL (CVMX_ADD_IO_SEG(0x0001180047000080ull))</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_SBD_DBG0 CVMX_HNA_SBD_DBG0_FUNC()</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_SBD_DBG0_FUNC(<span class="keywordtype">void</span>)
<a name="l00363"></a>00363 {
<a name="l00364"></a>00364     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00365"></a>00365         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_SBD_DBG0 not supported on this chip\n&quot;</span>);
<a name="l00366"></a>00366     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180047000040ull);
<a name="l00367"></a>00367 }
<a name="l00368"></a>00368 <span class="preprocessor">#else</span>
<a name="l00369"></a><a class="code" href="cvmx-hna-defs_8h.html#abe4eb9cb94512ee75209a9590247229f">00369</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_SBD_DBG0 (CVMX_ADD_IO_SEG(0x0001180047000040ull))</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_SBD_DBG1 CVMX_HNA_SBD_DBG1_FUNC()</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_SBD_DBG1_FUNC(<span class="keywordtype">void</span>)
<a name="l00374"></a>00374 {
<a name="l00375"></a>00375     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00376"></a>00376         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_SBD_DBG1 not supported on this chip\n&quot;</span>);
<a name="l00377"></a>00377     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180047000048ull);
<a name="l00378"></a>00378 }
<a name="l00379"></a>00379 <span class="preprocessor">#else</span>
<a name="l00380"></a><a class="code" href="cvmx-hna-defs_8h.html#a8677ab58ca2ef644df5a655fd18da4c3">00380</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_SBD_DBG1 (CVMX_ADD_IO_SEG(0x0001180047000048ull))</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_SBD_DBG2 CVMX_HNA_SBD_DBG2_FUNC()</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_SBD_DBG2_FUNC(<span class="keywordtype">void</span>)
<a name="l00385"></a>00385 {
<a name="l00386"></a>00386     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00387"></a>00387         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_SBD_DBG2 not supported on this chip\n&quot;</span>);
<a name="l00388"></a>00388     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180047000050ull);
<a name="l00389"></a>00389 }
<a name="l00390"></a>00390 <span class="preprocessor">#else</span>
<a name="l00391"></a><a class="code" href="cvmx-hna-defs_8h.html#a2d7233a74f4e1157768b5114dca9081c">00391</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_SBD_DBG2 (CVMX_ADD_IO_SEG(0x0001180047000050ull))</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_SBD_DBG3 CVMX_HNA_SBD_DBG3_FUNC()</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_HNA_SBD_DBG3_FUNC(<span class="keywordtype">void</span>)
<a name="l00396"></a>00396 {
<a name="l00397"></a>00397     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00398"></a>00398         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_HNA_SBD_DBG3 not supported on this chip\n&quot;</span>);
<a name="l00399"></a>00399     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180047000058ull);
<a name="l00400"></a>00400 }
<a name="l00401"></a>00401 <span class="preprocessor">#else</span>
<a name="l00402"></a><a class="code" href="cvmx-hna-defs_8h.html#a3524326e8717b5f5eb5507beca45acd0">00402</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_HNA_SBD_DBG3 (CVMX_ADD_IO_SEG(0x0001180047000058ull))</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00405"></a>00405 <span class="comment">/**</span>
<a name="l00406"></a>00406 <span class="comment"> * cvmx_hna_bist0</span>
<a name="l00407"></a>00407 <span class="comment"> *</span>
<a name="l00408"></a>00408 <span class="comment"> * This register shows the result of the BIST run on the HNA (per-HPU).</span>
<a name="l00409"></a>00409 <span class="comment"> * 1 = BIST error, 0 = BIST passed, is in progress, or never ran.</span>
<a name="l00410"></a>00410 <span class="comment"> */</span>
<a name="l00411"></a><a class="code" href="unioncvmx__hna__bist0.html">00411</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__bist0.html" title="cvmx_hna_bist0">cvmx_hna_bist0</a> {
<a name="l00412"></a><a class="code" href="unioncvmx__hna__bist0.html#a2bc022483948fe607c77fee3cf668428">00412</a>     uint64_t <a class="code" href="unioncvmx__hna__bist0.html#a2bc022483948fe607c77fee3cf668428">u64</a>;
<a name="l00413"></a><a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html">00413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html">cvmx_hna_bist0_s</a> {
<a name="l00414"></a>00414 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#ae4fbfb9cf835059e43b378f6e27914c6">reserved_58_63</a>               : 6;
<a name="l00416"></a>00416     uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#a5c2eeda433ad6b1436a07b536c93ecfb">hpc3</a>                         : 10; <span class="comment">/**&lt; BIST results for HPC3 RAM(s) (per-HPU). */</span>
<a name="l00417"></a>00417     uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#a57e694d92c66d4461f68e49e1db88201">reserved_42_47</a>               : 6;
<a name="l00418"></a>00418     uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#a46cd31f5f98b819f1833fe8b48b1c436">hpc2</a>                         : 10; <span class="comment">/**&lt; BIST results for HPC2 RAM(s) (per-HPU). */</span>
<a name="l00419"></a>00419     uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#af420e9a2a408393a8d44cfd94d9233d6">reserved_26_31</a>               : 6;
<a name="l00420"></a>00420     uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#a6688b0a6193e053558df1deb44d394f0">hpc1</a>                         : 10; <span class="comment">/**&lt; BIST results for HPC1 RAM(s) (per-HPU). */</span>
<a name="l00421"></a>00421     uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#aeb1e24156c2cbc7e9b21fa401d828ae6">reserved_10_15</a>               : 6;
<a name="l00422"></a>00422     uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#a6272dc7bebec0ce2f0a2cabeb433f51a">hpc0</a>                         : 10; <span class="comment">/**&lt; BIST results for HPC0 RAM(s) (per-HPU). */</span>
<a name="l00423"></a>00423 <span class="preprocessor">#else</span>
<a name="l00424"></a><a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#a6272dc7bebec0ce2f0a2cabeb433f51a">00424</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#a6272dc7bebec0ce2f0a2cabeb433f51a">hpc0</a>                         : 10;
<a name="l00425"></a><a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#aeb1e24156c2cbc7e9b21fa401d828ae6">00425</a>     uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#aeb1e24156c2cbc7e9b21fa401d828ae6">reserved_10_15</a>               : 6;
<a name="l00426"></a><a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#a6688b0a6193e053558df1deb44d394f0">00426</a>     uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#a6688b0a6193e053558df1deb44d394f0">hpc1</a>                         : 10;
<a name="l00427"></a><a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#af420e9a2a408393a8d44cfd94d9233d6">00427</a>     uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#af420e9a2a408393a8d44cfd94d9233d6">reserved_26_31</a>               : 6;
<a name="l00428"></a><a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#a46cd31f5f98b819f1833fe8b48b1c436">00428</a>     uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#a46cd31f5f98b819f1833fe8b48b1c436">hpc2</a>                         : 10;
<a name="l00429"></a><a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#a57e694d92c66d4461f68e49e1db88201">00429</a>     uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#a57e694d92c66d4461f68e49e1db88201">reserved_42_47</a>               : 6;
<a name="l00430"></a><a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#a5c2eeda433ad6b1436a07b536c93ecfb">00430</a>     uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#a5c2eeda433ad6b1436a07b536c93ecfb">hpc3</a>                         : 10;
<a name="l00431"></a><a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#ae4fbfb9cf835059e43b378f6e27914c6">00431</a>     uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html#ae4fbfb9cf835059e43b378f6e27914c6">reserved_58_63</a>               : 6;
<a name="l00432"></a>00432 <span class="preprocessor">#endif</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__bist0.html#a1658c95e02e0b40ba3937387aa604742">s</a>;
<a name="l00434"></a><a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__cn73xx.html">00434</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__cn73xx.html">cvmx_hna_bist0_cn73xx</a> {
<a name="l00435"></a>00435 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00436"></a>00436 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__cn73xx.html#a9fdf9cbe3822c3b552ce2daabf20182a">reserved_26_63</a>               : 38;
<a name="l00437"></a>00437     uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__cn73xx.html#a43dc3ffa8a6707ff6e3a32221763f282">hpc1</a>                         : 10; <span class="comment">/**&lt; BIST results for HPC1 RAM(s) (per-HPU). */</span>
<a name="l00438"></a>00438     uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__cn73xx.html#ad595d9f853b79699163a595fe5bbfe6f">reserved_10_15</a>               : 6;
<a name="l00439"></a>00439     uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__cn73xx.html#af8d581c212334942b3780ef3e8423df0">hpc0</a>                         : 10; <span class="comment">/**&lt; BIST results for HPC0 RAM(s) (per-HPU). */</span>
<a name="l00440"></a>00440 <span class="preprocessor">#else</span>
<a name="l00441"></a><a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__cn73xx.html#af8d581c212334942b3780ef3e8423df0">00441</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__cn73xx.html#af8d581c212334942b3780ef3e8423df0">hpc0</a>                         : 10;
<a name="l00442"></a><a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__cn73xx.html#ad595d9f853b79699163a595fe5bbfe6f">00442</a>     uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__cn73xx.html#ad595d9f853b79699163a595fe5bbfe6f">reserved_10_15</a>               : 6;
<a name="l00443"></a><a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__cn73xx.html#a43dc3ffa8a6707ff6e3a32221763f282">00443</a>     uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__cn73xx.html#a43dc3ffa8a6707ff6e3a32221763f282">hpc1</a>                         : 10;
<a name="l00444"></a><a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__cn73xx.html#a9fdf9cbe3822c3b552ce2daabf20182a">00444</a>     uint64_t <a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__cn73xx.html#a9fdf9cbe3822c3b552ce2daabf20182a">reserved_26_63</a>               : 38;
<a name="l00445"></a>00445 <span class="preprocessor">#endif</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__bist0.html#a2836c2954a5eec8e5a7f3a47ad75da04">cn73xx</a>;
<a name="l00447"></a><a class="code" href="unioncvmx__hna__bist0.html#a4711269ddf59f5b39be4e0a53399086c">00447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html">cvmx_hna_bist0_s</a>               <a class="code" href="unioncvmx__hna__bist0.html#a4711269ddf59f5b39be4e0a53399086c">cn78xx</a>;
<a name="l00448"></a><a class="code" href="unioncvmx__hna__bist0.html#a42bc546867e8937a700dc330d7b2b5fb">00448</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__bist0_1_1cvmx__hna__bist0__s.html">cvmx_hna_bist0_s</a>               <a class="code" href="unioncvmx__hna__bist0.html#a42bc546867e8937a700dc330d7b2b5fb">cn78xxp1</a>;
<a name="l00449"></a>00449 };
<a name="l00450"></a><a class="code" href="cvmx-hna-defs_8h.html#aca9649670bf2d15022d25ff0eb11beae">00450</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__bist0.html" title="cvmx_hna_bist0">cvmx_hna_bist0</a> <a class="code" href="unioncvmx__hna__bist0.html" title="cvmx_hna_bist0">cvmx_hna_bist0_t</a>;
<a name="l00451"></a>00451 <span class="comment"></span>
<a name="l00452"></a>00452 <span class="comment">/**</span>
<a name="l00453"></a>00453 <span class="comment"> * cvmx_hna_bist1</span>
<a name="l00454"></a>00454 <span class="comment"> *</span>
<a name="l00455"></a>00455 <span class="comment"> * This register shows the result of the BIST run on the HNA (globals).</span>
<a name="l00456"></a>00456 <span class="comment"> * 1 = BIST error, 0 = BIST passed, is in progress, or never ran.</span>
<a name="l00457"></a>00457 <span class="comment"> */</span>
<a name="l00458"></a><a class="code" href="unioncvmx__hna__bist1.html">00458</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__bist1.html" title="cvmx_hna_bist1">cvmx_hna_bist1</a> {
<a name="l00459"></a><a class="code" href="unioncvmx__hna__bist1.html#a57181b885f38c0dd41fe80d4ec2925e2">00459</a>     uint64_t <a class="code" href="unioncvmx__hna__bist1.html#a57181b885f38c0dd41fe80d4ec2925e2">u64</a>;
<a name="l00460"></a><a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html">00460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html">cvmx_hna_bist1_s</a> {
<a name="l00461"></a>00461 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#a0e85b9ceb5c49d38d87dcfe1d13fc6ab">reserved_7_63</a>                : 57;
<a name="l00463"></a>00463     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#aae11460316bcd95d03cc898e5e8b21d3">hnc1</a>                         : 1;  <span class="comment">/**&lt; SC1 BIST results for cumulative HNC1 RAMs. */</span>
<a name="l00464"></a>00464     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#ab2f8e9d78d78b11664c4d19b959f5727">hnc0</a>                         : 1;  <span class="comment">/**&lt; SC0 BIST results for cumulative HNC0 RAMs. */</span>
<a name="l00465"></a>00465     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#ab8a88af7bc4a5ac563f90ce52ec5667d">mrp1</a>                         : 1;  <span class="comment">/**&lt; BIST results for DSM-DLC:MRP1 RAM. */</span>
<a name="l00466"></a>00466     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#a3367afd82db28ea54d43db730c477bfa">mrp0</a>                         : 1;  <span class="comment">/**&lt; BIST results for DSM-DLC:MRP0 RAM. */</span>
<a name="l00467"></a>00467     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#abf29ca0cc8bddc89c04296b5c6a908eb">reserved_1_2</a>                 : 2;
<a name="l00468"></a>00468     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#a12756ba6945beecdedaaeea8505898ef">gib</a>                          : 1;  <span class="comment">/**&lt; BIST results for GIB RAM. */</span>
<a name="l00469"></a>00469 <span class="preprocessor">#else</span>
<a name="l00470"></a><a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#a12756ba6945beecdedaaeea8505898ef">00470</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#a12756ba6945beecdedaaeea8505898ef">gib</a>                          : 1;
<a name="l00471"></a><a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#abf29ca0cc8bddc89c04296b5c6a908eb">00471</a>     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#abf29ca0cc8bddc89c04296b5c6a908eb">reserved_1_2</a>                 : 2;
<a name="l00472"></a><a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#a3367afd82db28ea54d43db730c477bfa">00472</a>     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#a3367afd82db28ea54d43db730c477bfa">mrp0</a>                         : 1;
<a name="l00473"></a><a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#ab8a88af7bc4a5ac563f90ce52ec5667d">00473</a>     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#ab8a88af7bc4a5ac563f90ce52ec5667d">mrp1</a>                         : 1;
<a name="l00474"></a><a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#ab2f8e9d78d78b11664c4d19b959f5727">00474</a>     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#ab2f8e9d78d78b11664c4d19b959f5727">hnc0</a>                         : 1;
<a name="l00475"></a><a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#aae11460316bcd95d03cc898e5e8b21d3">00475</a>     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#aae11460316bcd95d03cc898e5e8b21d3">hnc1</a>                         : 1;
<a name="l00476"></a><a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#a0e85b9ceb5c49d38d87dcfe1d13fc6ab">00476</a>     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html#a0e85b9ceb5c49d38d87dcfe1d13fc6ab">reserved_7_63</a>                : 57;
<a name="l00477"></a>00477 <span class="preprocessor">#endif</span>
<a name="l00478"></a>00478 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__bist1.html#aa692a4b82c727f629bc74d21aad7f6cf">s</a>;
<a name="l00479"></a><a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__cn73xx.html">00479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__cn73xx.html">cvmx_hna_bist1_cn73xx</a> {
<a name="l00480"></a>00480 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00481"></a>00481 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__cn73xx.html#a80f4561519ba7805abbe3f53820a6339">reserved_6_63</a>                : 58;
<a name="l00482"></a>00482     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__cn73xx.html#a5112bc6007fbcc91daead3471b790b43">hnc0</a>                         : 1;  <span class="comment">/**&lt; SC0 BIST results for cumulative HNC0 RAMs. */</span>
<a name="l00483"></a>00483     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__cn73xx.html#a2868e87be4d7de52fa2c0a5934d73613">mrp1</a>                         : 1;  <span class="comment">/**&lt; BIST results for DSM-DLC:MRP1 RAM. */</span>
<a name="l00484"></a>00484     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__cn73xx.html#a245a636383a2d569f0c38442862fbc75">mrp0</a>                         : 1;  <span class="comment">/**&lt; BIST results for DSM-DLC:MRP0 RAM. */</span>
<a name="l00485"></a>00485     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__cn73xx.html#a8f1dedfdcd518faaf120c6c7732cdf22">reserved_1_2</a>                 : 2;
<a name="l00486"></a>00486     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__cn73xx.html#aeaa5c9981f8291f074ebeb9cf69a7a7d">gib</a>                          : 1;  <span class="comment">/**&lt; BIST results for GIB RAM. */</span>
<a name="l00487"></a>00487 <span class="preprocessor">#else</span>
<a name="l00488"></a><a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__cn73xx.html#aeaa5c9981f8291f074ebeb9cf69a7a7d">00488</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__cn73xx.html#aeaa5c9981f8291f074ebeb9cf69a7a7d">gib</a>                          : 1;
<a name="l00489"></a><a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__cn73xx.html#a8f1dedfdcd518faaf120c6c7732cdf22">00489</a>     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__cn73xx.html#a8f1dedfdcd518faaf120c6c7732cdf22">reserved_1_2</a>                 : 2;
<a name="l00490"></a><a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__cn73xx.html#a245a636383a2d569f0c38442862fbc75">00490</a>     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__cn73xx.html#a245a636383a2d569f0c38442862fbc75">mrp0</a>                         : 1;
<a name="l00491"></a><a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__cn73xx.html#a2868e87be4d7de52fa2c0a5934d73613">00491</a>     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__cn73xx.html#a2868e87be4d7de52fa2c0a5934d73613">mrp1</a>                         : 1;
<a name="l00492"></a><a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__cn73xx.html#a5112bc6007fbcc91daead3471b790b43">00492</a>     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__cn73xx.html#a5112bc6007fbcc91daead3471b790b43">hnc0</a>                         : 1;
<a name="l00493"></a><a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__cn73xx.html#a80f4561519ba7805abbe3f53820a6339">00493</a>     uint64_t <a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__cn73xx.html#a80f4561519ba7805abbe3f53820a6339">reserved_6_63</a>                : 58;
<a name="l00494"></a>00494 <span class="preprocessor">#endif</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__bist1.html#a865093dc0378193fb6017e50716b4588">cn73xx</a>;
<a name="l00496"></a><a class="code" href="unioncvmx__hna__bist1.html#a3390bb23178ef6ce64abc48029e7f32a">00496</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html">cvmx_hna_bist1_s</a>               <a class="code" href="unioncvmx__hna__bist1.html#a3390bb23178ef6ce64abc48029e7f32a">cn78xx</a>;
<a name="l00497"></a><a class="code" href="unioncvmx__hna__bist1.html#a8069697a0d03c3bbe3de8f514548d115">00497</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__bist1_1_1cvmx__hna__bist1__s.html">cvmx_hna_bist1_s</a>               <a class="code" href="unioncvmx__hna__bist1.html#a8069697a0d03c3bbe3de8f514548d115">cn78xxp1</a>;
<a name="l00498"></a>00498 };
<a name="l00499"></a><a class="code" href="cvmx-hna-defs_8h.html#a0c5b79da46ca46ba261bd109356a4110">00499</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__bist1.html" title="cvmx_hna_bist1">cvmx_hna_bist1</a> <a class="code" href="unioncvmx__hna__bist1.html" title="cvmx_hna_bist1">cvmx_hna_bist1_t</a>;
<a name="l00500"></a>00500 <span class="comment"></span>
<a name="l00501"></a>00501 <span class="comment">/**</span>
<a name="l00502"></a>00502 <span class="comment"> * cvmx_hna_config</span>
<a name="l00503"></a>00503 <span class="comment"> *</span>
<a name="l00504"></a>00504 <span class="comment"> * This register specifies the HNA HPU programmable controls.</span>
<a name="l00505"></a>00505 <span class="comment"> *</span>
<a name="l00506"></a>00506 <span class="comment"> */</span>
<a name="l00507"></a><a class="code" href="unioncvmx__hna__config.html">00507</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__config.html" title="cvmx_hna_config">cvmx_hna_config</a> {
<a name="l00508"></a><a class="code" href="unioncvmx__hna__config.html#ae5c7c17ab7fd70041d778737e74442b8">00508</a>     uint64_t <a class="code" href="unioncvmx__hna__config.html#ae5c7c17ab7fd70041d778737e74442b8">u64</a>;
<a name="l00509"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html">00509</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html">cvmx_hna_config_s</a> {
<a name="l00510"></a>00510 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00511"></a>00511 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#afe3fabea10f73efbeb1ef4ed29e137ea">reserved_25_63</a>               : 39;
<a name="l00512"></a>00512     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#ab2de4357b44a07fd4c3ffeaf8967af86">stk_ll_dis</a>                   : 1;  <span class="comment">/**&lt; Stack linked-list disable. When set, the linked-list mechanism for run stack and save</span>
<a name="l00513"></a>00513 <span class="comment">                                                         stack structures is disabled. In this mode, the linked-list chunk boundary checking is not</span>
<a name="l00514"></a>00514 <span class="comment">                                                         done, and therefore the previous/next pointers are non-existent. The stacks are</span>
<a name="l00515"></a>00515 <span class="comment">                                                         effectively in an infinite linear buffer, bounded only by the maximum sizes provided in</span>
<a name="l00516"></a>00516 <span class="comment">                                                         the instruction (IWORD3[RUNSTACKSZ] and IWORD6[SVSTACKSZ]). There is no space reserved for</span>
<a name="l00517"></a>00517 <span class="comment">                                                         the previous and next pointers, and [STK_CHKSZ] is ignored.</span>
<a name="l00518"></a>00518 <span class="comment">                                                         When the STK_LL_DIS is cleared, the stack linked-list mechanism operates as per spec. */</span>
<a name="l00519"></a>00519     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#ab77c39e3849d30fdae9cd15e5654ce98">reserved_23_23</a>               : 1;
<a name="l00520"></a>00520     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#a4c91b88a1abed92731236977aea41f64">stk_chksz</a>                    : 3;  <span class="comment">/**&lt; Stack chunk size. This encoded value specifies the chunk size for both the RNSTK/SVSTK</span>
<a name="l00521"></a>00521 <span class="comment">                                                         data structures. The RNSTK/SVSTK use a doubly linked list where each chunk&apos;s first two</span>
<a name="l00522"></a>00522 <span class="comment">                                                         64-bit entries contain the previous and next chunk pointers.</span>
<a name="l00523"></a>00523 <span class="comment">                                                         0x0 = 32 entries or 256 bytes.</span>
<a name="l00524"></a>00524 <span class="comment">                                                         0x1 = 64 entries or 512 bytes.</span>
<a name="l00525"></a>00525 <span class="comment">                                                         0x2 = 128 entries or 1K bytes.</span>
<a name="l00526"></a>00526 <span class="comment">                                                         0x3 = 256 entries or 2K bytes.</span>
<a name="l00527"></a>00527 <span class="comment">                                                         0x4 = 512 entries or 4K bytes.</span>
<a name="l00528"></a>00528 <span class="comment">                                                         0x5 = 1024 entries or 8K bytes.</span>
<a name="l00529"></a>00529 <span class="comment">                                                         0x6 = 2048 entries or 16K bytes.</span>
<a name="l00530"></a>00530 <span class="comment">                                                         0x7 = 4096 entries or 32K bytes.</span>
<a name="l00531"></a>00531 <span class="comment">                                                         NOTE: This field can only be changed at initialization/power on time before the HNA is fed</span>
<a name="l00532"></a>00532 <span class="comment">                                                         instructions. */</span>
<a name="l00533"></a>00533     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#a8ecf3fcd7b7f24a7c3e578e66e8b1557">rnstk_lwm</a>                    : 4;  <span class="comment">/**&lt; RNSTK low watermark. This field specifies the low watermark for the run stack. Valid</span>
<a name="l00534"></a>00534 <span class="comment">                                                         range: 0-15.</span>
<a name="l00535"></a>00535 <span class="comment">                                                         Once the run stack goes below the low watermark, HNA fills entries from the global run</span>
<a name="l00536"></a>00536 <span class="comment">                                                         stack head to the local run stack tail. The granularity of this field is represented as</span>
<a name="l00537"></a>00537 <span class="comment">                                                         number of 128B cachelines.</span>
<a name="l00538"></a>00538 <span class="comment">                                                         NOTE: This field can only be changed at initialization/power on time before the HNA is fed</span>
<a name="l00539"></a>00539 <span class="comment">                                                         instructions. */</span>
<a name="l00540"></a>00540     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#a54680d512b123dad9776225684095de9">rnstk_hwm</a>                    : 4;  <span class="comment">/**&lt; RNSTK high watermark. This field specifies the high watermark for the run stack. Valid</span>
<a name="l00541"></a>00541 <span class="comment">                                                         range: 0-15.</span>
<a name="l00542"></a>00542 <span class="comment">                                                         Once the local run stack level goes above the high watermark, the HNA spills entries from</span>
<a name="l00543"></a>00543 <span class="comment">                                                         the local run stack tail to the global run stack head (in DDR memory). The granularity of</span>
<a name="l00544"></a>00544 <span class="comment">                                                         this field is represented as number of 128B cachelines.</span>
<a name="l00545"></a>00545 <span class="comment">                                                         NOTE: This field can only be changed at initialization/power on time before the HNA is fed</span>
<a name="l00546"></a>00546 <span class="comment">                                                         instructions. */</span>
<a name="l00547"></a>00547     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#a253abffbcff94743aa93cd2771630a9f">reserved_9_11</a>                : 3;
<a name="l00548"></a>00548     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#a77bc70fce711155caf0553e017bdcac3">ecccordis</a>                    : 1;  <span class="comment">/**&lt; ECC correction disable. When set, all HNA ECC protected data structures disable their ECC</span>
<a name="l00549"></a>00549 <span class="comment">                                                         correction logic. When clear (default) ECC correction is always enabled. */</span>
<a name="l00550"></a>00550     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#aa76ab86462d3ce8ddb1b80d2d81c962d">clmskcrip</a>                    : 4;  <span class="comment">/**&lt; Cluster cripple mask. A one in each bit of the mask represents which HPC cluster to</span>
<a name="l00551"></a>00551 <span class="comment">                                                         cripple.</span>
<a name="l00552"></a>00552 <span class="comment">                                                         MIO_FUS_DAT3[HNA_INFO_CLM] fuse bits are forced into this</span>
<a name="l00553"></a>00553 <span class="comment">                                                         register at reset. Any fuse bits that contain 1 are disallowed during a write and are</span>
<a name="l00554"></a>00554 <span class="comment">                                                         always read as 1. */</span>
<a name="l00555"></a>00555     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#a32188241ce628966d887422b3cd79d5e">hpu_clcrip</a>                   : 3;  <span class="comment">/**&lt; HPU cluster cripple. Encoding which represents number of HPUs to cripple for each</span>
<a name="l00556"></a>00556 <span class="comment">                                                         cluster. Typically HPU_CLCRIP=0x0, which enables all HPUs within each cluster. However,</span>
<a name="l00557"></a>00557 <span class="comment">                                                         when the HNA performance counters are used, software may want to limit the number of HPUs</span>
<a name="l00558"></a>00558 <span class="comment">                                                         per cluster available, as there are only 4 parallel performance counters.</span>
<a name="l00559"></a>00559 <span class="comment">                                                         0x0 = HPU[9:0]:ON, All engines enabled.</span>
<a name="l00560"></a>00560 <span class="comment">                                                         0x1 = HPU[9]:OFF /HPU[8:0]:ON, (n-1) engines enabled.</span>
<a name="l00561"></a>00561 <span class="comment">                                                         0x2 = HPU[9:8]:OFF /HPU[7:0]:ON, (n-2) engines enabled.</span>
<a name="l00562"></a>00562 <span class="comment">                                                         0x2 = HPU[9:7]:OFF /HPU[6:0]:ON, (n-3) engines enabled.</span>
<a name="l00563"></a>00563 <span class="comment">                                                         0x3 = HPU[9:6]:OFF /HPU[5:0]:ON, (n-4) engines enabled.</span>
<a name="l00564"></a>00564 <span class="comment">                                                         0x4 = HPU[9:5]:OFF /HPU[4:0]:ON, (n-5) engines enabled.</span>
<a name="l00565"></a>00565 <span class="comment">                                                         0x5 = HPU[9:4]:OFF /HPU[3:0]:ON, (n-6) engines enabled.</span>
<a name="l00566"></a>00566 <span class="comment">                                                         0x6 = HPU[9:2]:OFF /HPU[1:0]:ON, (n-8) engines enabled.</span>
<a name="l00567"></a>00567 <span class="comment">                                                         0x7 = HPU[9:1]:OFF /HPU[0]:ON, (n-9) 1 engine enabled.</span>
<a name="l00568"></a>00568 <span class="comment">                                                         NOTE: Higher numbered HPUs are crippled first. For instance, on CN78XX (with 10</span>
<a name="l00569"></a>00569 <span class="comment">                                                         HPUs/cluster), if HPU_CLCRIP=0x1, then HPU numbers [9] within the cluster are</span>
<a name="l00570"></a>00570 <span class="comment">                                                         crippled and only HPU numbers 0-8 are available.</span>
<a name="l00571"></a>00571 <span class="comment">                                                         Software NOTE: The MIO_FUS___HNA_NUMHPU_CRIPPLE[2:0] fuse bits are forced into this</span>
<a name="l00572"></a>00572 <span class="comment">                                                         register at reset. Any fuse bits that contain 1 are disallowed during a write and are</span>
<a name="l00573"></a>00573 <span class="comment">                                                         always read as 1. */</span>
<a name="l00574"></a>00574     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#afdfe4b8c6baecc8ff71dae5f7fff873a">hpuclkdis</a>                    : 1;  <span class="comment">/**&lt; HNA clock disable source. When set, the HNA clocks for HPU (thread engine) operation are</span>
<a name="l00575"></a>00575 <span class="comment">                                                         disabled (to conserve overall chip clocking power when the HNA function is not used).</span>
<a name="l00576"></a>00576 <span class="comment">                                                         NOTE: When set, software must never issue NCB-direct CSR operations to the HNA (will</span>
<a name="l00577"></a>00577 <span class="comment">                                                         result in NCB bus timeout errors).</span>
<a name="l00578"></a>00578 <span class="comment">                                                         NOTE: This should only be written to a different value during power-on software</span>
<a name="l00579"></a>00579 <span class="comment">                                                         initialization.</span>
<a name="l00580"></a>00580 <span class="comment">                                                         Software NOTE: The MIO_FUS___HNA_HPU_DISABLE fuse bit is forced into this register at</span>
<a name="l00581"></a>00581 <span class="comment">                                                         reset. If the fuse bit contains 1, writes to HPUCLKDIS are disallowed and are always read</span>
<a name="l00582"></a>00582 <span class="comment">                                                         as 1. */</span>
<a name="l00583"></a>00583 <span class="preprocessor">#else</span>
<a name="l00584"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#afdfe4b8c6baecc8ff71dae5f7fff873a">00584</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#afdfe4b8c6baecc8ff71dae5f7fff873a">hpuclkdis</a>                    : 1;
<a name="l00585"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#a32188241ce628966d887422b3cd79d5e">00585</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#a32188241ce628966d887422b3cd79d5e">hpu_clcrip</a>                   : 3;
<a name="l00586"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#aa76ab86462d3ce8ddb1b80d2d81c962d">00586</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#aa76ab86462d3ce8ddb1b80d2d81c962d">clmskcrip</a>                    : 4;
<a name="l00587"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#a77bc70fce711155caf0553e017bdcac3">00587</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#a77bc70fce711155caf0553e017bdcac3">ecccordis</a>                    : 1;
<a name="l00588"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#a253abffbcff94743aa93cd2771630a9f">00588</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#a253abffbcff94743aa93cd2771630a9f">reserved_9_11</a>                : 3;
<a name="l00589"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#a54680d512b123dad9776225684095de9">00589</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#a54680d512b123dad9776225684095de9">rnstk_hwm</a>                    : 4;
<a name="l00590"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#a8ecf3fcd7b7f24a7c3e578e66e8b1557">00590</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#a8ecf3fcd7b7f24a7c3e578e66e8b1557">rnstk_lwm</a>                    : 4;
<a name="l00591"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#a4c91b88a1abed92731236977aea41f64">00591</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#a4c91b88a1abed92731236977aea41f64">stk_chksz</a>                    : 3;
<a name="l00592"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#ab77c39e3849d30fdae9cd15e5654ce98">00592</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#ab77c39e3849d30fdae9cd15e5654ce98">reserved_23_23</a>               : 1;
<a name="l00593"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#ab2de4357b44a07fd4c3ffeaf8967af86">00593</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#ab2de4357b44a07fd4c3ffeaf8967af86">stk_ll_dis</a>                   : 1;
<a name="l00594"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#afe3fabea10f73efbeb1ef4ed29e137ea">00594</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html#afe3fabea10f73efbeb1ef4ed29e137ea">reserved_25_63</a>               : 39;
<a name="l00595"></a>00595 <span class="preprocessor">#endif</span>
<a name="l00596"></a>00596 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__config.html#a946ebcf53da3c073368c2c0c826c5801">s</a>;
<a name="l00597"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html">00597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html">cvmx_hna_config_cn73xx</a> {
<a name="l00598"></a>00598 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00599"></a>00599 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#aef7c88ce4bb7ca70db7bd8701660f633">reserved_25_63</a>               : 39;
<a name="l00600"></a>00600     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#a89e9cddc9fef8cf3b7581b92990e0d1a">stk_ll_dis</a>                   : 1;  <span class="comment">/**&lt; Stack linked-list disable. When set, the linked-list mechanism for run stack and save</span>
<a name="l00601"></a>00601 <span class="comment">                                                         stack structures is disabled. In this mode, the linked-list chunk boundary checking is not</span>
<a name="l00602"></a>00602 <span class="comment">                                                         done, and therefore the previous/next pointers are non-existent. The stacks are</span>
<a name="l00603"></a>00603 <span class="comment">                                                         effectively in an infinite linear buffer, bounded only by the maximum sizes provided in</span>
<a name="l00604"></a>00604 <span class="comment">                                                         the instruction (IWORD3[RUNSTACKSZ] and IWORD6[SVSTACKSZ]). There is no space reserved for</span>
<a name="l00605"></a>00605 <span class="comment">                                                         the previous and next pointers, and [STK_CHKSZ] is ignored.</span>
<a name="l00606"></a>00606 <span class="comment">                                                         When the STK_LL_DIS is cleared, the stack linked-list mechanism operates as per spec. */</span>
<a name="l00607"></a>00607     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#a11b5f1ef9507b8d0b03ce3fc945d1e30">reserved_23_23</a>               : 1;
<a name="l00608"></a>00608     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#a670918193e87e6fd259a9ec5321ba440">stk_chksz</a>                    : 3;  <span class="comment">/**&lt; Stack chunk size. This encoded value specifies the chunk size for both the RNSTK/SVSTK</span>
<a name="l00609"></a>00609 <span class="comment">                                                         data structures. The RNSTK/SVSTK use a doubly linked list where each chunk&apos;s first two</span>
<a name="l00610"></a>00610 <span class="comment">                                                         64-bit entries contain the previous and next chunk pointers.</span>
<a name="l00611"></a>00611 <span class="comment">                                                         0x0 = 32 entries or 256 bytes.</span>
<a name="l00612"></a>00612 <span class="comment">                                                         0x1 = 64 entries or 512 bytes.</span>
<a name="l00613"></a>00613 <span class="comment">                                                         0x2 = 128 entries or 1K bytes.</span>
<a name="l00614"></a>00614 <span class="comment">                                                         0x3 = 256 entries or 2K bytes.</span>
<a name="l00615"></a>00615 <span class="comment">                                                         0x4 = 512 entries or 4K bytes.</span>
<a name="l00616"></a>00616 <span class="comment">                                                         0x5 = 1024 entries or 8K bytes.</span>
<a name="l00617"></a>00617 <span class="comment">                                                         0x6 = 2048 entries or 16K bytes.</span>
<a name="l00618"></a>00618 <span class="comment">                                                         0x7 = 4096 entries or 32K bytes.</span>
<a name="l00619"></a>00619 <span class="comment">                                                         NOTE: This field can only be changed at initialization/power on time before the HNA is fed</span>
<a name="l00620"></a>00620 <span class="comment">                                                         instructions. */</span>
<a name="l00621"></a>00621     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#aa52822a0ec8cfa4f0c87f1fdb675c9cd">rnstk_lwm</a>                    : 4;  <span class="comment">/**&lt; RNSTK low watermark. This field specifies the low watermark for the run stack. Valid</span>
<a name="l00622"></a>00622 <span class="comment">                                                         range: 0-15.</span>
<a name="l00623"></a>00623 <span class="comment">                                                         Once the run stack goes below the low watermark, HNA fills entries from the global run</span>
<a name="l00624"></a>00624 <span class="comment">                                                         stack head to the local run stack tail. The granularity of this field is represented as</span>
<a name="l00625"></a>00625 <span class="comment">                                                         number of 128B cachelines.</span>
<a name="l00626"></a>00626 <span class="comment">                                                         NOTE: This field can only be changed at initialization/power on time before the HNA is fed</span>
<a name="l00627"></a>00627 <span class="comment">                                                         instructions. */</span>
<a name="l00628"></a>00628     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#aba1cfe48ab5d92b9742ce2b93613e3a1">rnstk_hwm</a>                    : 4;  <span class="comment">/**&lt; RNSTK high watermark. This field specifies the high watermark for the run stack. Valid</span>
<a name="l00629"></a>00629 <span class="comment">                                                         range: 0-15.</span>
<a name="l00630"></a>00630 <span class="comment">                                                         Once the local run stack level goes above the high watermark, the HNA spills entries from</span>
<a name="l00631"></a>00631 <span class="comment">                                                         the local run stack tail to the global run stack head (in DDR memory). The granularity of</span>
<a name="l00632"></a>00632 <span class="comment">                                                         this field is represented as number of 128B cachelines.</span>
<a name="l00633"></a>00633 <span class="comment">                                                         NOTE: This field can only be changed at initialization/power on time before the HNA is fed</span>
<a name="l00634"></a>00634 <span class="comment">                                                         instructions. */</span>
<a name="l00635"></a>00635     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#ac7c8a6fead2eb7295d46fd35e4d1e602">reserved_9_11</a>                : 3;
<a name="l00636"></a>00636     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#a81532593272af4841b830d2ba7afefe1">ecccordis</a>                    : 1;  <span class="comment">/**&lt; ECC correction disable. When set, all HNA ECC protected data structures disable their ECC</span>
<a name="l00637"></a>00637 <span class="comment">                                                         correction logic. When clear (default) ECC correction is always enabled. */</span>
<a name="l00638"></a>00638     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#accf4924576bfb325076535b1b902b559">reserved_6_7</a>                 : 2;
<a name="l00639"></a>00639     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#ab9d1e144f2a3ed26a4702e58f0dea0cb">clmskcrip</a>                    : 2;  <span class="comment">/**&lt; Cluster cripple mask. A one in each bit of the mask represents which HPC cluster to</span>
<a name="l00640"></a>00640 <span class="comment">                                                         cripple. CN73XX HNA has 2 clusters, where all CLMSKCRIP mask bits are used.</span>
<a name="l00641"></a>00641 <span class="comment">                                                         MIO_FUS_DAT3[HNA_INFO_CLM] fuse bits are forced into this</span>
<a name="l00642"></a>00642 <span class="comment">                                                         register at reset. Any fuse bits that contain 1 are disallowed during a write and are</span>
<a name="l00643"></a>00643 <span class="comment">                                                         always read as 1. */</span>
<a name="l00644"></a>00644     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#a7991c4ce246195d7349ee780a4fddbfa">hpu_clcrip</a>                   : 3;  <span class="comment">/**&lt; HPU cluster cripple. Encoding which represents number of HPUs to cripple for each</span>
<a name="l00645"></a>00645 <span class="comment">                                                         cluster. Typically HPU_CLCRIP=0x0, which enables all HPUs within each cluster. However,</span>
<a name="l00646"></a>00646 <span class="comment">                                                         when the HNA performance counters are used, software may want to limit the number of HPUs</span>
<a name="l00647"></a>00647 <span class="comment">                                                         per cluster available, as there are only 4 parallel performance counters.</span>
<a name="l00648"></a>00648 <span class="comment">                                                         0x0 = HPU[9:0]:ON, All engines enabled.</span>
<a name="l00649"></a>00649 <span class="comment">                                                         0x1 = HPU[9]:OFF /HPU[8:0]:ON, (n-1) engines enabled.</span>
<a name="l00650"></a>00650 <span class="comment">                                                         0x2 = HPU[9:8]:OFF /HPU[7:0]:ON, (n-2) engines enabled.</span>
<a name="l00651"></a>00651 <span class="comment">                                                         0x2 = HPU[9:7]:OFF /HPU[6:0]:ON, (n-3) engines enabled.</span>
<a name="l00652"></a>00652 <span class="comment">                                                         0x3 = HPU[9:6]:OFF /HPU[5:0]:ON, (n-4) engines enabled.</span>
<a name="l00653"></a>00653 <span class="comment">                                                         0x4 = HPU[9:5]:OFF /HPU[4:0]:ON, (n-5) engines enabled.</span>
<a name="l00654"></a>00654 <span class="comment">                                                         0x5 = HPU[9:4]:OFF /HPU[3:0]:ON, (n-6) engines enabled.</span>
<a name="l00655"></a>00655 <span class="comment">                                                         0x6 = HPU[9:2]:OFF /HPU[1:0]:ON, (n-8) engines enabled.</span>
<a name="l00656"></a>00656 <span class="comment">                                                         0x7 = HPU[9:1]:OFF /HPU[0]:ON, (n-9) 1 engine enabled.</span>
<a name="l00657"></a>00657 <span class="comment">                                                         NOTE: Higher numbered HPUs are crippled first. For instance, on CN78XX (with 10</span>
<a name="l00658"></a>00658 <span class="comment">                                                         HPUs/cluster), if HPU_CLCRIP=0x1, then HPU numbers [9] within the cluster are</span>
<a name="l00659"></a>00659 <span class="comment">                                                         crippled and only HPU numbers 0-8 are available.</span>
<a name="l00660"></a>00660 <span class="comment">                                                         Software NOTE: The MIO_FUS___HNA_NUMHPU_CRIPPLE[2:0] fuse bits are forced into this</span>
<a name="l00661"></a>00661 <span class="comment">                                                         register at reset. Any fuse bits that contain 1 are disallowed during a write and are</span>
<a name="l00662"></a>00662 <span class="comment">                                                         always read as 1. */</span>
<a name="l00663"></a>00663     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#a7288d0c5aa5d981eeaf41835e90f2891">hpuclkdis</a>                    : 1;  <span class="comment">/**&lt; HNA clock disable source. When set, the HNA clocks for HPU (thread engine) operation are</span>
<a name="l00664"></a>00664 <span class="comment">                                                         disabled (to conserve overall chip clocking power when the HNA function is not used).</span>
<a name="l00665"></a>00665 <span class="comment">                                                         NOTE: When set, software must never issue NCB-direct CSR operations to the HNA (will</span>
<a name="l00666"></a>00666 <span class="comment">                                                         result in NCB bus timeout errors).</span>
<a name="l00667"></a>00667 <span class="comment">                                                         NOTE: This should only be written to a different value during power-on software</span>
<a name="l00668"></a>00668 <span class="comment">                                                         initialization.</span>
<a name="l00669"></a>00669 <span class="comment">                                                         Software NOTE: The MIO_FUS___HNA_HPU_DISABLE fuse bit is forced into this register at</span>
<a name="l00670"></a>00670 <span class="comment">                                                         reset. If the fuse bit contains 1, writes to HPUCLKDIS are disallowed and are always read</span>
<a name="l00671"></a>00671 <span class="comment">                                                         as 1. */</span>
<a name="l00672"></a>00672 <span class="preprocessor">#else</span>
<a name="l00673"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#a7288d0c5aa5d981eeaf41835e90f2891">00673</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#a7288d0c5aa5d981eeaf41835e90f2891">hpuclkdis</a>                    : 1;
<a name="l00674"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#a7991c4ce246195d7349ee780a4fddbfa">00674</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#a7991c4ce246195d7349ee780a4fddbfa">hpu_clcrip</a>                   : 3;
<a name="l00675"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#ab9d1e144f2a3ed26a4702e58f0dea0cb">00675</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#ab9d1e144f2a3ed26a4702e58f0dea0cb">clmskcrip</a>                    : 2;
<a name="l00676"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#accf4924576bfb325076535b1b902b559">00676</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#accf4924576bfb325076535b1b902b559">reserved_6_7</a>                 : 2;
<a name="l00677"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#a81532593272af4841b830d2ba7afefe1">00677</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#a81532593272af4841b830d2ba7afefe1">ecccordis</a>                    : 1;
<a name="l00678"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#ac7c8a6fead2eb7295d46fd35e4d1e602">00678</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#ac7c8a6fead2eb7295d46fd35e4d1e602">reserved_9_11</a>                : 3;
<a name="l00679"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#aba1cfe48ab5d92b9742ce2b93613e3a1">00679</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#aba1cfe48ab5d92b9742ce2b93613e3a1">rnstk_hwm</a>                    : 4;
<a name="l00680"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#aa52822a0ec8cfa4f0c87f1fdb675c9cd">00680</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#aa52822a0ec8cfa4f0c87f1fdb675c9cd">rnstk_lwm</a>                    : 4;
<a name="l00681"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#a670918193e87e6fd259a9ec5321ba440">00681</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#a670918193e87e6fd259a9ec5321ba440">stk_chksz</a>                    : 3;
<a name="l00682"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#a11b5f1ef9507b8d0b03ce3fc945d1e30">00682</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#a11b5f1ef9507b8d0b03ce3fc945d1e30">reserved_23_23</a>               : 1;
<a name="l00683"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#a89e9cddc9fef8cf3b7581b92990e0d1a">00683</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#a89e9cddc9fef8cf3b7581b92990e0d1a">stk_ll_dis</a>                   : 1;
<a name="l00684"></a><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#aef7c88ce4bb7ca70db7bd8701660f633">00684</a>     uint64_t <a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__cn73xx.html#aef7c88ce4bb7ca70db7bd8701660f633">reserved_25_63</a>               : 39;
<a name="l00685"></a>00685 <span class="preprocessor">#endif</span>
<a name="l00686"></a>00686 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__config.html#aa21dbc3a291ebfbd216428152452ef45">cn73xx</a>;
<a name="l00687"></a><a class="code" href="unioncvmx__hna__config.html#a1987fbc987c550c30ff3dc83ebe7d2bc">00687</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html">cvmx_hna_config_s</a>              <a class="code" href="unioncvmx__hna__config.html#a1987fbc987c550c30ff3dc83ebe7d2bc">cn78xx</a>;
<a name="l00688"></a><a class="code" href="unioncvmx__hna__config.html#a312fda41194a9644bef1f346c5f72d1e">00688</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__config_1_1cvmx__hna__config__s.html">cvmx_hna_config_s</a>              <a class="code" href="unioncvmx__hna__config.html#a312fda41194a9644bef1f346c5f72d1e">cn78xxp1</a>;
<a name="l00689"></a>00689 };
<a name="l00690"></a><a class="code" href="cvmx-hna-defs_8h.html#a0c9373602f6383f5bc5986bbce0b0d86">00690</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__config.html" title="cvmx_hna_config">cvmx_hna_config</a> <a class="code" href="unioncvmx__hna__config.html" title="cvmx_hna_config">cvmx_hna_config_t</a>;
<a name="l00691"></a>00691 <span class="comment"></span>
<a name="l00692"></a>00692 <span class="comment">/**</span>
<a name="l00693"></a>00693 <span class="comment"> * cvmx_hna_control</span>
<a name="l00694"></a>00694 <span class="comment"> *</span>
<a name="l00695"></a>00695 <span class="comment"> * This register specifies the HNA CTL/HNC programmable controls.</span>
<a name="l00696"></a>00696 <span class="comment"> *</span>
<a name="l00697"></a>00697 <span class="comment"> */</span>
<a name="l00698"></a><a class="code" href="unioncvmx__hna__control.html">00698</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__control.html" title="cvmx_hna_control">cvmx_hna_control</a> {
<a name="l00699"></a><a class="code" href="unioncvmx__hna__control.html#a87078e7af24690f33a361fd8e0e0fdf5">00699</a>     uint64_t <a class="code" href="unioncvmx__hna__control.html#a87078e7af24690f33a361fd8e0e0fdf5">u64</a>;
<a name="l00700"></a><a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html">00700</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html">cvmx_hna_control_s</a> {
<a name="l00701"></a>00701 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00702"></a>00702 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#adf7f9cda8d4af620a6a8d84d1a7d85d7">reserved_13_63</a>               : 51;
<a name="l00703"></a>00703     uint64_t <a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#ab358dcb42f0f2cbb08958e959241f53b">frcperr</a>                      : 1;  <span class="comment">/**&lt; Force parity error during an OCM load. When set, a parity error is forced during the OCM</span>
<a name="l00704"></a>00704 <span class="comment">                                                         load instruction. Software can force a single line to contain a parity error by setting</span>
<a name="l00705"></a>00705 <span class="comment">                                                         this bit and performance a OCM load for a single line (DLEN=32), then clearing the bit. */</span>
<a name="l00706"></a>00706     uint64_t <a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#ad79beacf9f5587e90e3010799ccaf6c2">sbdnum</a>                       : 6;  <span class="comment">/**&lt; Reserved. SBD debug entry number. */</span>
<a name="l00707"></a>00707     uint64_t <a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#aa0c2ab899bbf00873e3f36df2728f9f8">sbdlck</a>                       : 1;  <span class="comment">/**&lt; Reserved. HNA scoreboard lock strobe. */</span>
<a name="l00708"></a>00708     uint64_t <a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#aa1f36cef330ebbb959e7b1a3e4975dbc">reserved_3_4</a>                 : 2;
<a name="l00709"></a>00709     uint64_t <a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#a2ecd457930e89293e507271abdac9eca">pmode</a>                        : 1;  <span class="comment">/**&lt; Reserved. NCB-NRP arbiter mode. (0=fixed priority [LP=DFF,HP=RGF]/1=RR</span>
<a name="l00710"></a>00710 <span class="comment">                                                         NOTE: This should only be written to a different value during power-on software</span>
<a name="l00711"></a>00711 <span class="comment">                                                         initialization. */</span>
<a name="l00712"></a>00712     uint64_t <a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#a90e1f63a393a3f0b0e2b07f2f02fa56d">qmode</a>                        : 1;  <span class="comment">/**&lt; Reserved. NCB-NRQ arbiter mode. 0 = Fixed priority (LP = NPF, IRF, WRF, PRF, RSRF, HP =</span>
<a name="l00713"></a>00713 <span class="comment">                                                         SLL); 1 = Round robin.</span>
<a name="l00714"></a>00714 <span class="comment">                                                         NOTE: This should only be written to a different value during power-on software</span>
<a name="l00715"></a>00715 <span class="comment">                                                         initialization. */</span>
<a name="l00716"></a>00716     uint64_t <a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#a8d2b8f82d1664cbbd5c1ddacd6adda7c">imode</a>                        : 1;  <span class="comment">/**&lt; Reserved. NCB-inbound arbiter. 0 = Fixed priority (LP = NRQ, HP = NRP); 1 = Round robin).</span>
<a name="l00717"></a>00717 <span class="comment">                                                         NOTE: This should only be written to a different value during power-on software</span>
<a name="l00718"></a>00718 <span class="comment">                                                         initialization. */</span>
<a name="l00719"></a>00719 <span class="preprocessor">#else</span>
<a name="l00720"></a><a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#a8d2b8f82d1664cbbd5c1ddacd6adda7c">00720</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#a8d2b8f82d1664cbbd5c1ddacd6adda7c">imode</a>                        : 1;
<a name="l00721"></a><a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#a90e1f63a393a3f0b0e2b07f2f02fa56d">00721</a>     uint64_t <a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#a90e1f63a393a3f0b0e2b07f2f02fa56d">qmode</a>                        : 1;
<a name="l00722"></a><a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#a2ecd457930e89293e507271abdac9eca">00722</a>     uint64_t <a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#a2ecd457930e89293e507271abdac9eca">pmode</a>                        : 1;
<a name="l00723"></a><a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#aa1f36cef330ebbb959e7b1a3e4975dbc">00723</a>     uint64_t <a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#aa1f36cef330ebbb959e7b1a3e4975dbc">reserved_3_4</a>                 : 2;
<a name="l00724"></a><a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#aa0c2ab899bbf00873e3f36df2728f9f8">00724</a>     uint64_t <a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#aa0c2ab899bbf00873e3f36df2728f9f8">sbdlck</a>                       : 1;
<a name="l00725"></a><a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#ad79beacf9f5587e90e3010799ccaf6c2">00725</a>     uint64_t <a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#ad79beacf9f5587e90e3010799ccaf6c2">sbdnum</a>                       : 6;
<a name="l00726"></a><a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#ab358dcb42f0f2cbb08958e959241f53b">00726</a>     uint64_t <a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#ab358dcb42f0f2cbb08958e959241f53b">frcperr</a>                      : 1;
<a name="l00727"></a><a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#adf7f9cda8d4af620a6a8d84d1a7d85d7">00727</a>     uint64_t <a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html#adf7f9cda8d4af620a6a8d84d1a7d85d7">reserved_13_63</a>               : 51;
<a name="l00728"></a>00728 <span class="preprocessor">#endif</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__control.html#a495637929ef676653cb87784a4432d58">s</a>;
<a name="l00730"></a><a class="code" href="unioncvmx__hna__control.html#afee1b4e1ccf73201964c5101f72ca79c">00730</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html">cvmx_hna_control_s</a>             <a class="code" href="unioncvmx__hna__control.html#afee1b4e1ccf73201964c5101f72ca79c">cn73xx</a>;
<a name="l00731"></a><a class="code" href="unioncvmx__hna__control.html#a739858f8ac6ff8bb399da7f29ab59bb5">00731</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html">cvmx_hna_control_s</a>             <a class="code" href="unioncvmx__hna__control.html#a739858f8ac6ff8bb399da7f29ab59bb5">cn78xx</a>;
<a name="l00732"></a><a class="code" href="unioncvmx__hna__control.html#a90513a0482b730efbe47d4e04848ec62">00732</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__control_1_1cvmx__hna__control__s.html">cvmx_hna_control_s</a>             <a class="code" href="unioncvmx__hna__control.html#a90513a0482b730efbe47d4e04848ec62">cn78xxp1</a>;
<a name="l00733"></a>00733 };
<a name="l00734"></a><a class="code" href="cvmx-hna-defs_8h.html#a698387e7796f2091f52b9dc3b5b2ffc0">00734</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__control.html" title="cvmx_hna_control">cvmx_hna_control</a> <a class="code" href="unioncvmx__hna__control.html" title="cvmx_hna_control">cvmx_hna_control_t</a>;
<a name="l00735"></a>00735 <span class="comment"></span>
<a name="l00736"></a>00736 <span class="comment">/**</span>
<a name="l00737"></a>00737 <span class="comment"> * cvmx_hna_dbell</span>
<a name="l00738"></a>00738 <span class="comment"> *</span>
<a name="l00739"></a>00739 <span class="comment"> * To write to the HNA_DBELL register, a device issues an IOBST directed at the HNA with</span>
<a name="l00740"></a>00740 <span class="comment"> * addr[34:32] = 0x0 or 0x1. To read the HNA_DBELL register, a device issues an IOBLD64 directed</span>
<a name="l00741"></a>00741 <span class="comment"> * at the HNA with addr[34:32] = 0x0 or 0x1.</span>
<a name="l00742"></a>00742 <span class="comment"> *</span>
<a name="l00743"></a>00743 <span class="comment"> * If HNA_CONFIG[HPUCLKDIS]=1 (HNA-HPU clocks disabled), reads/writes to the HNA_DBELL register</span>
<a name="l00744"></a>00744 <span class="comment"> * do not take effect. If the HNA-disable fuse is blown, reads/writes to the HNA_DBELL register</span>
<a name="l00745"></a>00745 <span class="comment"> * do not take effect.</span>
<a name="l00746"></a>00746 <span class="comment"> */</span>
<a name="l00747"></a><a class="code" href="unioncvmx__hna__dbell.html">00747</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__dbell.html" title="cvmx_hna_dbell">cvmx_hna_dbell</a> {
<a name="l00748"></a><a class="code" href="unioncvmx__hna__dbell.html#a6d7d970daae14f8def524a1bf079e146">00748</a>     uint64_t <a class="code" href="unioncvmx__hna__dbell.html#a6d7d970daae14f8def524a1bf079e146">u64</a>;
<a name="l00749"></a><a class="code" href="structcvmx__hna__dbell_1_1cvmx__hna__dbell__s.html">00749</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__dbell_1_1cvmx__hna__dbell__s.html">cvmx_hna_dbell_s</a> {
<a name="l00750"></a>00750 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00751"></a>00751 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__dbell_1_1cvmx__hna__dbell__s.html#a6aa1b5a84e48e5a8ea65a95485ecc36f">reserved_20_63</a>               : 44;
<a name="l00752"></a>00752     uint64_t <a class="code" href="structcvmx__hna__dbell_1_1cvmx__hna__dbell__s.html#a1b2e37e1aeef70d0c5bbde4d439189aa">dbell</a>                        : 20; <span class="comment">/**&lt; Represents the cumulative total of pending HNA instructions that software has previously</span>
<a name="l00753"></a>00753 <span class="comment">                                                         written into the HNA instruction FIFO (DIF) in main memory. Each HNA instruction contains</span>
<a name="l00754"></a>00754 <span class="comment">                                                         a fixed size 64B instruction word which is executed by the HNA hardware. The DBELL field</span>
<a name="l00755"></a>00755 <span class="comment">                                                         can hold up to 1M-1 (2^20-1) pending HNA instruction requests. During a software read, the</span>
<a name="l00756"></a>00756 <span class="comment">                                                         most recent contents of HNA_DBELL are returned at the time the NCB-INB bus is driven.</span>
<a name="l00757"></a>00757 <span class="comment">                                                         NOTE: Since HNA hardware updates this register, its contents are unpredictable in</span>
<a name="l00758"></a>00758 <span class="comment">                                                         software. */</span>
<a name="l00759"></a>00759 <span class="preprocessor">#else</span>
<a name="l00760"></a><a class="code" href="structcvmx__hna__dbell_1_1cvmx__hna__dbell__s.html#a1b2e37e1aeef70d0c5bbde4d439189aa">00760</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__dbell_1_1cvmx__hna__dbell__s.html#a1b2e37e1aeef70d0c5bbde4d439189aa">dbell</a>                        : 20;
<a name="l00761"></a><a class="code" href="structcvmx__hna__dbell_1_1cvmx__hna__dbell__s.html#a6aa1b5a84e48e5a8ea65a95485ecc36f">00761</a>     uint64_t <a class="code" href="structcvmx__hna__dbell_1_1cvmx__hna__dbell__s.html#a6aa1b5a84e48e5a8ea65a95485ecc36f">reserved_20_63</a>               : 44;
<a name="l00762"></a>00762 <span class="preprocessor">#endif</span>
<a name="l00763"></a>00763 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__dbell.html#a2d6d532bc4b02a34cc11f0829f332c60">s</a>;
<a name="l00764"></a><a class="code" href="unioncvmx__hna__dbell.html#aca16031b5f17b5038c581a974cce9553">00764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__dbell_1_1cvmx__hna__dbell__s.html">cvmx_hna_dbell_s</a>               <a class="code" href="unioncvmx__hna__dbell.html#aca16031b5f17b5038c581a974cce9553">cn73xx</a>;
<a name="l00765"></a><a class="code" href="unioncvmx__hna__dbell.html#aa357689bd77088b85936f8a4857000d3">00765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__dbell_1_1cvmx__hna__dbell__s.html">cvmx_hna_dbell_s</a>               <a class="code" href="unioncvmx__hna__dbell.html#aa357689bd77088b85936f8a4857000d3">cn78xx</a>;
<a name="l00766"></a><a class="code" href="unioncvmx__hna__dbell.html#a9da6790fb48726a429340bd6f278d35f">00766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__dbell_1_1cvmx__hna__dbell__s.html">cvmx_hna_dbell_s</a>               <a class="code" href="unioncvmx__hna__dbell.html#a9da6790fb48726a429340bd6f278d35f">cn78xxp1</a>;
<a name="l00767"></a>00767 };
<a name="l00768"></a><a class="code" href="cvmx-hna-defs_8h.html#a85912cf1d8cd9cbbc32bc02087b8b2a7">00768</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__dbell.html" title="cvmx_hna_dbell">cvmx_hna_dbell</a> <a class="code" href="unioncvmx__hna__dbell.html" title="cvmx_hna_dbell">cvmx_hna_dbell_t</a>;
<a name="l00769"></a>00769 <span class="comment"></span>
<a name="l00770"></a>00770 <span class="comment">/**</span>
<a name="l00771"></a>00771 <span class="comment"> * cvmx_hna_difctl</span>
<a name="l00772"></a>00772 <span class="comment"> *</span>
<a name="l00773"></a>00773 <span class="comment"> * To write to the HNA_DIFCTL register, a device issues an IOBST directed at the HNA with</span>
<a name="l00774"></a>00774 <span class="comment"> * addr[34:32]=0x6. To read the HNA_DIFCTL register, a device issues an IOBLD64 directed at the</span>
<a name="l00775"></a>00775 <span class="comment"> * HNA with addr[34:32]=0x6.</span>
<a name="l00776"></a>00776 <span class="comment"> *</span>
<a name="l00777"></a>00777 <span class="comment"> * This register is intended to only be written once (at power-up). Any future writes could cause</span>
<a name="l00778"></a>00778 <span class="comment"> * the HNA and FPA hardware to become unpredictable. If HNA_CONFIG[HPUCLKDIS]=1 (HNA-HPU clocks</span>
<a name="l00779"></a>00779 <span class="comment"> * disabled), reads/writes to HNA_DIFCTL do not take effect. If the HNA-disable FUSE is blown,</span>
<a name="l00780"></a>00780 <span class="comment"> * reads/writes to HNA_DIFCTL do not take effect.</span>
<a name="l00781"></a>00781 <span class="comment"> */</span>
<a name="l00782"></a><a class="code" href="unioncvmx__hna__difctl.html">00782</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__difctl.html" title="cvmx_hna_difctl">cvmx_hna_difctl</a> {
<a name="l00783"></a><a class="code" href="unioncvmx__hna__difctl.html#a3f29815732fd536dc21a1969425eb497">00783</a>     uint64_t <a class="code" href="unioncvmx__hna__difctl.html#a3f29815732fd536dc21a1969425eb497">u64</a>;
<a name="l00784"></a><a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html">00784</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html">cvmx_hna_difctl_s</a> {
<a name="l00785"></a>00785 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00786"></a>00786 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html#a2d0e510a897856257a889bdc90e84fe5">reserved_42_63</a>               : 22;
<a name="l00787"></a>00787     uint64_t <a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html#a0699beb903ab0426779c2c7885453418">aura</a>                         : 16; <span class="comment">/**&lt; Represents the 16-bit Aura ID used by HNA hardware when the HNA instruction chunk is</span>
<a name="l00788"></a>00788 <span class="comment">                                                         recycled back to the Free Page List maintained by FPA (once the HNA instruction has been</span>
<a name="l00789"></a>00789 <span class="comment">                                                         issued). */</span>
<a name="l00790"></a>00790     uint64_t <a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html#a69cc8f4d91303895a14b8ee54040a91b">reserved_13_25</a>               : 13;
<a name="l00791"></a>00791     uint64_t <a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html#a43357a20f474e4fda62c9fcebba50cc0">ldwb</a>                         : 1;  <span class="comment">/**&lt; Load don&apos;t write back. When set, the hardware issues LDWB command towards the cache when</span>
<a name="l00792"></a>00792 <span class="comment">                                                         fetching last word of instructions; as a result the line is not written back when</span>
<a name="l00793"></a>00793 <span class="comment">                                                         replaced. When clear, the hardware issues regular load towards cache which will cause the</span>
<a name="l00794"></a>00794 <span class="comment">                                                         line to be written back before being replaced. */</span>
<a name="l00795"></a>00795     uint64_t <a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html#ad62140b185484d3973a361dbe5571a01">reserved_9_11</a>                : 3;
<a name="l00796"></a>00796     uint64_t <a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html#ab963d1ea89c36372fe21f391ac290512">size</a>                         : 9;  <span class="comment">/**&lt; Represents the number of 64B instructions contained within each HNA instruction chunk. At</span>
<a name="l00797"></a>00797 <span class="comment">                                                         power-on, software seeds the SIZE register with a fixed chunk size (must be at least 3).</span>
<a name="l00798"></a>00798 <span class="comment">                                                         HNA hardware uses this field to determine the size of each HNA instruction chunk, in order</span>
<a name="l00799"></a>00799 <span class="comment">                                                         to:</span>
<a name="l00800"></a>00800 <span class="comment">                                                         a) determine when to read the next HNA instruction chunk pointer which is written by</span>
<a name="l00801"></a>00801 <span class="comment">                                                         software at the end of the current HNA instruction chunk (see HNA description of next</span>
<a name="l00802"></a>00802 <span class="comment">                                                         chunk buffer Ptr for format).</span>
<a name="l00803"></a>00803 <span class="comment">                                                         b) determine when a HNA instruction chunk can be returned to the free page list maintained</span>
<a name="l00804"></a>00804 <span class="comment">                                                         by FPA. */</span>
<a name="l00805"></a>00805 <span class="preprocessor">#else</span>
<a name="l00806"></a><a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html#ab963d1ea89c36372fe21f391ac290512">00806</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html#ab963d1ea89c36372fe21f391ac290512">size</a>                         : 9;
<a name="l00807"></a><a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html#ad62140b185484d3973a361dbe5571a01">00807</a>     uint64_t <a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html#ad62140b185484d3973a361dbe5571a01">reserved_9_11</a>                : 3;
<a name="l00808"></a><a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html#a43357a20f474e4fda62c9fcebba50cc0">00808</a>     uint64_t <a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html#a43357a20f474e4fda62c9fcebba50cc0">ldwb</a>                         : 1;
<a name="l00809"></a><a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html#a69cc8f4d91303895a14b8ee54040a91b">00809</a>     uint64_t <a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html#a69cc8f4d91303895a14b8ee54040a91b">reserved_13_25</a>               : 13;
<a name="l00810"></a><a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html#a0699beb903ab0426779c2c7885453418">00810</a>     uint64_t <a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html#a0699beb903ab0426779c2c7885453418">aura</a>                         : 16;
<a name="l00811"></a><a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html#a2d0e510a897856257a889bdc90e84fe5">00811</a>     uint64_t <a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html#a2d0e510a897856257a889bdc90e84fe5">reserved_42_63</a>               : 22;
<a name="l00812"></a>00812 <span class="preprocessor">#endif</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__difctl.html#a72915779d8b285a48a7b0fd5221f5d15">s</a>;
<a name="l00814"></a><a class="code" href="unioncvmx__hna__difctl.html#a3636245316cd5db1bd95570e09f406ad">00814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html">cvmx_hna_difctl_s</a>              <a class="code" href="unioncvmx__hna__difctl.html#a3636245316cd5db1bd95570e09f406ad">cn73xx</a>;
<a name="l00815"></a><a class="code" href="unioncvmx__hna__difctl.html#a5683c50bb97d5fc7117cf9e89d384631">00815</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html">cvmx_hna_difctl_s</a>              <a class="code" href="unioncvmx__hna__difctl.html#a5683c50bb97d5fc7117cf9e89d384631">cn78xx</a>;
<a name="l00816"></a><a class="code" href="unioncvmx__hna__difctl.html#a3f0c46ee85570850f98d934d14d26373">00816</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__difctl_1_1cvmx__hna__difctl__s.html">cvmx_hna_difctl_s</a>              <a class="code" href="unioncvmx__hna__difctl.html#a3f0c46ee85570850f98d934d14d26373">cn78xxp1</a>;
<a name="l00817"></a>00817 };
<a name="l00818"></a><a class="code" href="cvmx-hna-defs_8h.html#a95a39cc63344f8e77314697a33d8bcd9">00818</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__difctl.html" title="cvmx_hna_difctl">cvmx_hna_difctl</a> <a class="code" href="unioncvmx__hna__difctl.html" title="cvmx_hna_difctl">cvmx_hna_difctl_t</a>;
<a name="l00819"></a>00819 <span class="comment"></span>
<a name="l00820"></a>00820 <span class="comment">/**</span>
<a name="l00821"></a>00821 <span class="comment"> * cvmx_hna_difrdptr</span>
<a name="l00822"></a>00822 <span class="comment"> *</span>
<a name="l00823"></a>00823 <span class="comment"> * To write to the HNA_DIFRDPTR register, a device issues an IOBST directed at the HNA with</span>
<a name="l00824"></a>00824 <span class="comment"> * addr[34:32] = 0x2 or 0x3. To read the HNA_DIFRDPTR register, a device issues an IOBLD64</span>
<a name="l00825"></a>00825 <span class="comment"> * directed at the HNA with addr[34:32] = 0x2 or 0x3.</span>
<a name="l00826"></a>00826 <span class="comment"> *</span>
<a name="l00827"></a>00827 <span class="comment"> * If HNA_CONFIG[HPUCLKDIS]=1 (HNA-HPU clocks disabled), reads/writes to HNA_DIFRDPTR do not take</span>
<a name="l00828"></a>00828 <span class="comment"> * effect. If the HNA-disable fuse is blown, reads/writes to HNA_DIFRDPTR do not take effect.</span>
<a name="l00829"></a>00829 <span class="comment"> */</span>
<a name="l00830"></a><a class="code" href="unioncvmx__hna__difrdptr.html">00830</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__difrdptr.html" title="cvmx_hna_difrdptr">cvmx_hna_difrdptr</a> {
<a name="l00831"></a><a class="code" href="unioncvmx__hna__difrdptr.html#ac990425393b007a56709304836f362e2">00831</a>     uint64_t <a class="code" href="unioncvmx__hna__difrdptr.html#ac990425393b007a56709304836f362e2">u64</a>;
<a name="l00832"></a><a class="code" href="structcvmx__hna__difrdptr_1_1cvmx__hna__difrdptr__s.html">00832</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__difrdptr_1_1cvmx__hna__difrdptr__s.html">cvmx_hna_difrdptr_s</a> {
<a name="l00833"></a>00833 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00834"></a>00834 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__difrdptr_1_1cvmx__hna__difrdptr__s.html#af4bd7a2d5513ea6e001cc108ce2d9be9">reserved_42_63</a>               : 22;
<a name="l00835"></a>00835     uint64_t <a class="code" href="structcvmx__hna__difrdptr_1_1cvmx__hna__difrdptr__s.html#aabd2ea99f4edde451243537265bf082a">rdptr</a>                        : 36; <span class="comment">/**&lt; Represents the 64B-aligned address of the current instruction in the HNA Instruction FIFO</span>
<a name="l00836"></a>00836 <span class="comment">                                                         in main memory. The RDPTR must be seeded by software at boot time, and is then maintained</span>
<a name="l00837"></a>00837 <span class="comment">                                                         thereafter by HNA hardware. During the software seed write, [RDPTR][6]=0, since HNA</span>
<a name="l00838"></a>00838 <span class="comment">                                                         instruction chunks must be 128B aligned. During a software read, the most recent contents</span>
<a name="l00839"></a>00839 <span class="comment">                                                         of [RDPTR] are returned at the time the NCB-INB bus is driven.</span>
<a name="l00840"></a>00840 <span class="comment">                                                         NOTE: Since HNA hardware updates this register, its contents are unpredictable in software</span>
<a name="l00841"></a>00841 <span class="comment">                                                         (unless it is guaranteed that no new doorbell register writes have occurred and HNA_DBELL</span>
<a name="l00842"></a>00842 <span class="comment">                                                         is read as zero). */</span>
<a name="l00843"></a>00843     uint64_t <a class="code" href="structcvmx__hna__difrdptr_1_1cvmx__hna__difrdptr__s.html#a0ab8fac7610b17249971a2ae0c95b468">reserved_0_5</a>                 : 6;
<a name="l00844"></a>00844 <span class="preprocessor">#else</span>
<a name="l00845"></a><a class="code" href="structcvmx__hna__difrdptr_1_1cvmx__hna__difrdptr__s.html#a0ab8fac7610b17249971a2ae0c95b468">00845</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__difrdptr_1_1cvmx__hna__difrdptr__s.html#a0ab8fac7610b17249971a2ae0c95b468">reserved_0_5</a>                 : 6;
<a name="l00846"></a><a class="code" href="structcvmx__hna__difrdptr_1_1cvmx__hna__difrdptr__s.html#aabd2ea99f4edde451243537265bf082a">00846</a>     uint64_t <a class="code" href="structcvmx__hna__difrdptr_1_1cvmx__hna__difrdptr__s.html#aabd2ea99f4edde451243537265bf082a">rdptr</a>                        : 36;
<a name="l00847"></a><a class="code" href="structcvmx__hna__difrdptr_1_1cvmx__hna__difrdptr__s.html#af4bd7a2d5513ea6e001cc108ce2d9be9">00847</a>     uint64_t <a class="code" href="structcvmx__hna__difrdptr_1_1cvmx__hna__difrdptr__s.html#af4bd7a2d5513ea6e001cc108ce2d9be9">reserved_42_63</a>               : 22;
<a name="l00848"></a>00848 <span class="preprocessor">#endif</span>
<a name="l00849"></a>00849 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__difrdptr.html#a86525c399f02950de5474f2ab3286bfb">s</a>;
<a name="l00850"></a><a class="code" href="unioncvmx__hna__difrdptr.html#a36278e64afae8f1bf82e453052c29d3d">00850</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__difrdptr_1_1cvmx__hna__difrdptr__s.html">cvmx_hna_difrdptr_s</a>            <a class="code" href="unioncvmx__hna__difrdptr.html#a36278e64afae8f1bf82e453052c29d3d">cn73xx</a>;
<a name="l00851"></a><a class="code" href="unioncvmx__hna__difrdptr.html#ac1fb4c4f22402df053e03c39ea3d33f8">00851</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__difrdptr_1_1cvmx__hna__difrdptr__s.html">cvmx_hna_difrdptr_s</a>            <a class="code" href="unioncvmx__hna__difrdptr.html#ac1fb4c4f22402df053e03c39ea3d33f8">cn78xx</a>;
<a name="l00852"></a><a class="code" href="unioncvmx__hna__difrdptr.html#acfdf9143a85c5f07f9a362e7da80e856">00852</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__difrdptr_1_1cvmx__hna__difrdptr__s.html">cvmx_hna_difrdptr_s</a>            <a class="code" href="unioncvmx__hna__difrdptr.html#acfdf9143a85c5f07f9a362e7da80e856">cn78xxp1</a>;
<a name="l00853"></a>00853 };
<a name="l00854"></a><a class="code" href="cvmx-hna-defs_8h.html#a63a77d3ac834722ec34c838128728710">00854</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__difrdptr.html" title="cvmx_hna_difrdptr">cvmx_hna_difrdptr</a> <a class="code" href="unioncvmx__hna__difrdptr.html" title="cvmx_hna_difrdptr">cvmx_hna_difrdptr_t</a>;
<a name="l00855"></a>00855 <span class="comment"></span>
<a name="l00856"></a>00856 <span class="comment">/**</span>
<a name="l00857"></a>00857 <span class="comment"> * cvmx_hna_eco</span>
<a name="l00858"></a>00858 <span class="comment"> */</span>
<a name="l00859"></a><a class="code" href="unioncvmx__hna__eco.html">00859</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__eco.html" title="cvmx_hna_eco">cvmx_hna_eco</a> {
<a name="l00860"></a><a class="code" href="unioncvmx__hna__eco.html#a7a5b971c44aaf485574291bfd4e0f7d5">00860</a>     uint64_t <a class="code" href="unioncvmx__hna__eco.html#a7a5b971c44aaf485574291bfd4e0f7d5">u64</a>;
<a name="l00861"></a><a class="code" href="structcvmx__hna__eco_1_1cvmx__hna__eco__s.html">00861</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__eco_1_1cvmx__hna__eco__s.html">cvmx_hna_eco_s</a> {
<a name="l00862"></a>00862 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00863"></a>00863 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__eco_1_1cvmx__hna__eco__s.html#a3f3ff0d751571c3df26f0cabc3fbebbf">reserved_32_63</a>               : 32;
<a name="l00864"></a>00864     uint64_t <a class="code" href="structcvmx__hna__eco_1_1cvmx__hna__eco__s.html#ace072a84532eb0927409673ee8f4424f">eco_rw</a>                       : 32; <span class="comment">/**&lt; Reserved. */</span>
<a name="l00865"></a>00865 <span class="preprocessor">#else</span>
<a name="l00866"></a><a class="code" href="structcvmx__hna__eco_1_1cvmx__hna__eco__s.html#ace072a84532eb0927409673ee8f4424f">00866</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__eco_1_1cvmx__hna__eco__s.html#ace072a84532eb0927409673ee8f4424f">eco_rw</a>                       : 32;
<a name="l00867"></a><a class="code" href="structcvmx__hna__eco_1_1cvmx__hna__eco__s.html#a3f3ff0d751571c3df26f0cabc3fbebbf">00867</a>     uint64_t <a class="code" href="structcvmx__hna__eco_1_1cvmx__hna__eco__s.html#a3f3ff0d751571c3df26f0cabc3fbebbf">reserved_32_63</a>               : 32;
<a name="l00868"></a>00868 <span class="preprocessor">#endif</span>
<a name="l00869"></a>00869 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__eco.html#a63be8d01041e4ea0bea90081890102cf">s</a>;
<a name="l00870"></a><a class="code" href="unioncvmx__hna__eco.html#ad381adfce21d48373155c3059294b075">00870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__eco_1_1cvmx__hna__eco__s.html">cvmx_hna_eco_s</a>                 <a class="code" href="unioncvmx__hna__eco.html#ad381adfce21d48373155c3059294b075">cn73xx</a>;
<a name="l00871"></a><a class="code" href="unioncvmx__hna__eco.html#a121cf05c9466efbc73b507bc8ec95617">00871</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__eco_1_1cvmx__hna__eco__s.html">cvmx_hna_eco_s</a>                 <a class="code" href="unioncvmx__hna__eco.html#a121cf05c9466efbc73b507bc8ec95617">cn78xx</a>;
<a name="l00872"></a>00872 };
<a name="l00873"></a><a class="code" href="cvmx-hna-defs_8h.html#a812cd625c17f7cf1abb193fe29e8190b">00873</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__eco.html" title="cvmx_hna_eco">cvmx_hna_eco</a> <a class="code" href="unioncvmx__hna__eco.html" title="cvmx_hna_eco">cvmx_hna_eco_t</a>;
<a name="l00874"></a>00874 <span class="comment"></span>
<a name="l00875"></a>00875 <span class="comment">/**</span>
<a name="l00876"></a>00876 <span class="comment"> * cvmx_hna_error</span>
<a name="l00877"></a>00877 <span class="comment"> *</span>
<a name="l00878"></a>00878 <span class="comment"> * This register contains error status information.</span>
<a name="l00879"></a>00879 <span class="comment"> *</span>
<a name="l00880"></a>00880 <span class="comment"> */</span>
<a name="l00881"></a><a class="code" href="unioncvmx__hna__error.html">00881</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__error.html" title="cvmx_hna_error">cvmx_hna_error</a> {
<a name="l00882"></a><a class="code" href="unioncvmx__hna__error.html#abcadb5d239c187d8fcba59e0e7921b1d">00882</a>     uint64_t <a class="code" href="unioncvmx__hna__error.html#abcadb5d239c187d8fcba59e0e7921b1d">u64</a>;
<a name="l00883"></a><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html">00883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html">cvmx_hna_error_s</a> {
<a name="l00884"></a>00884 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00885"></a>00885 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a6aa71fa93fdaa2252500c75905f59858">reserved_21_63</a>               : 43;
<a name="l00886"></a>00886     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a52b65e363d4c5e45b787e7002041c6e8">hnc_parerr</a>                   : 1;  <span class="comment">/**&lt; HNC reported parity error with the response data. */</span>
<a name="l00887"></a>00887     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#ac38c2b4eca6cb61ba6e33532203a002e">osmerr</a>                       : 1;  <span class="comment">/**&lt; OSM reported an error with the response data. */</span>
<a name="l00888"></a>00888     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a746545aace8bb91aeb6e1e80f13aecfe">replerr</a>                      : 1;  <span class="comment">/**&lt; HNA illegal replication factor error. HNA only supports 1*, 2*, and 4* port replication.</span>
<a name="l00889"></a>00889 <span class="comment">                                                         Legal configurations for memory are 2-port or 4-port configurations. The REPLERR interrupt</span>
<a name="l00890"></a>00890 <span class="comment">                                                         is set in the following illegal configuration cases:</span>
<a name="l00891"></a>00891 <span class="comment">                                                         1) An 8* replication factor is detected for any memory reference.</span>
<a name="l00892"></a>00892 <span class="comment">                                                         2) A 4* replication factor is detected for any memory reference when only 2 memory ports</span>
<a name="l00893"></a>00893 <span class="comment">                                                         are enabled.</span>
<a name="l00894"></a>00894 <span class="comment">                                                         NOTE: If [REPLERR] is set during a HNA graph walk operation, the walk will prematurely</span>
<a name="l00895"></a>00895 <span class="comment">                                                         terminate with RWORD0[REA] = ERR. */</span>
<a name="l00896"></a>00896     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a3c338c2000e9dd2aeed2621e4e0725d3">hnanxm</a>                       : 1;  <span class="comment">/**&lt; HNA non-existent memory access. HPUs (and backdoor CSR HNA memory region reads) have</span>
<a name="l00897"></a>00897 <span class="comment">                                                         access to the following 40-bit L2/DRAM address space which maps to a 38-bit physical</span>
<a name="l00898"></a>00898 <span class="comment">                                                         DDR3/4 SDRAM address space (256 GB max).</span>
<a name="l00899"></a>00899 <span class="comment">                                                         DR0: 0x0 0000 0000 0000 to 0x0 0000 0FFF FFFF</span>
<a name="l00900"></a>00900 <span class="comment">                                                         maps to lower 256MB of physical DDR3/4 SDRAM.</span>
<a name="l00901"></a>00901 <span class="comment">                                                         DR1: 0x0 0000 2000 0000 to 0x0 0020 0FFF FFFF</span>
<a name="l00902"></a>00902 <span class="comment">                                                         maps to upper 127.75GB of DDR3/4 SDRAM.</span>
<a name="l00903"></a>00903 <span class="comment">                                                         NOTE: the 2nd 256MB hole maps to I/O and is unused (nonexistent) for memory.</span>
<a name="l00904"></a>00904 <span class="comment">                                                         In the event the HNA generates a reference to the L2/DRAM address hole (0x0000.0FFF.FFFF -</span>
<a name="l00905"></a>00905 <span class="comment">                                                         0x0000.1FFF.FFFF), the HNANXM programmable interrupt bit will be set.</span>
<a name="l00906"></a>00906 <span class="comment">                                                         Software Note:</span>
<a name="l00907"></a>00907 <span class="comment">                                                         The HNA graph compiler must avoid making references to this 2nd 256MB HOLE which is a non-</span>
<a name="l00908"></a>00908 <span class="comment">                                                         existent memory region.</span>
<a name="l00909"></a>00909 <span class="comment">                                                         NOTE: If [HNANXM] is set during a HNA graph walk operation, then the walk will prematurely</span>
<a name="l00910"></a>00910 <span class="comment">                                                         terminate with RWORD0[REAS]=MEMERR. */</span>
<a name="l00911"></a>00911     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#ac5640a9254d1408bd7a68dde7b6cee88">dlc1_dbe</a>                     : 1;  <span class="comment">/**&lt; A DLC1 response indicated a double-bit ECC error (DBE). */</span>
<a name="l00912"></a>00912     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a3b927f703d2f203aee8ca3399b63738e">dlc0_dbe</a>                     : 1;  <span class="comment">/**&lt; A DLC0 response indicated a double-bit ECC error (DBE). */</span>
<a name="l00913"></a>00913     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#ad380f6c2450092b7b934ee151c377c5f">dlc1_ovferr</a>                  : 1;  <span class="comment">/**&lt; DLC1 FIFO overflow error detected. This condition should never architecturally occur, and</span>
<a name="l00914"></a>00914 <span class="comment">                                                         is here in case hardware credit/debit scheme is not working. */</span>
<a name="l00915"></a>00915     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#ae44effbc39c7b5508587fa1f64899989">dlc0_ovferr</a>                  : 1;  <span class="comment">/**&lt; DLC0 FIFO overflow error detected. This condition should never architecturally occur, and</span>
<a name="l00916"></a>00916 <span class="comment">                                                         is here in case hardware credit/debit scheme is not working. */</span>
<a name="l00917"></a>00917     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a2214d320b7e192692861c61f3bcc8a5e">hnc_ovferr</a>                   : 1;  <span class="comment">/**&lt; HNC (RAM1) address overflow error detected.</span>
<a name="l00918"></a>00918 <span class="comment">                                                         This condition is signaled by the HPU when an node access is made to RAM1 outside the size</span>
<a name="l00919"></a>00919 <span class="comment">                                                         of the RAM. */</span>
<a name="l00920"></a>00920     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a22badc47a3bb4a08bf786c17438226b4">hna_inst_err</a>                 : 1;  <span class="comment">/**&lt; Instruction field ITYPE is not GWALK nor OSM Load. */</span>
<a name="l00921"></a>00921     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#ac9243e085baf0415a669a5eef8ec75de">reserved_6_10</a>                : 5;
<a name="l00922"></a>00922     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a0438bb16c0fd026072602328fb4b3dc7">hpu_pdb_par_err</a>              : 1;  <span class="comment">/**&lt; A parity error was detected in a packet data buffer in one of the HNA engines. This is not</span>
<a name="l00923"></a>00923 <span class="comment">                                                         self-correcting, and the HPU behavior is undefined. */</span>
<a name="l00924"></a>00924     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a3fbe7ff7c86d0ee2221ff22d9db322f0">hpu_rnstck_dbe</a>               : 1;  <span class="comment">/**&lt; A double-bit ECC (DBE) error was detected in the run stack of an HPU. This is not self-</span>
<a name="l00925"></a>00925 <span class="comment">                                                         correcting, and the HPU behavior is undefined. */</span>
<a name="l00926"></a>00926     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#aae412a72923bedd2ed38abea9a76afdf">hpu_rnstck_sbe</a>               : 1;  <span class="comment">/**&lt; A single-bit ECC (SBE) error was detected in the run stack of an HPU. This is self-</span>
<a name="l00927"></a>00927 <span class="comment">                                                         correcting, and the HPU should continue to operate normally. */</span>
<a name="l00928"></a>00928     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#aa1a8d7545f96e415b4095b9d4e62b7df">hpu_svstck_dbe</a>               : 1;  <span class="comment">/**&lt; A double-bit ECC (DBE) error was detected in the save stack / result buffer of an HPU.</span>
<a name="l00929"></a>00929 <span class="comment">                                                         This is not self-correcting, and the HPU behavior is undefined. */</span>
<a name="l00930"></a>00930     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#ad557bd61979b769bd75edaf068801c02">hpu_svstck_sbe</a>               : 1;  <span class="comment">/**&lt; A single-bit ECC (SBE) error was detected in the save stack / result buffer of an HPU.</span>
<a name="l00931"></a>00931 <span class="comment">                                                         This is self-correcting, and the HPU should continue to operate normally. */</span>
<a name="l00932"></a>00932     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#abc9897b3213383f101a93cc13e4813b6">dblovf</a>                       : 1;  <span class="comment">/**&lt; Doorbell overflow detected - status bit. When set, the 20-bit accumulated doorbell</span>
<a name="l00933"></a>00933 <span class="comment">                                                         register had overflowed (software wrote too many doorbell requests).</span>
<a name="l00934"></a>00934 <span class="comment">                                                         NOTE: Detection of a doorbell register overflow is a catastrophic error which may leave</span>
<a name="l00935"></a>00935 <span class="comment">                                                         the HNA hardware in an unrecoverable state. */</span>
<a name="l00936"></a>00936 <span class="preprocessor">#else</span>
<a name="l00937"></a><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#abc9897b3213383f101a93cc13e4813b6">00937</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#abc9897b3213383f101a93cc13e4813b6">dblovf</a>                       : 1;
<a name="l00938"></a><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#ad557bd61979b769bd75edaf068801c02">00938</a>     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#ad557bd61979b769bd75edaf068801c02">hpu_svstck_sbe</a>               : 1;
<a name="l00939"></a><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#aa1a8d7545f96e415b4095b9d4e62b7df">00939</a>     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#aa1a8d7545f96e415b4095b9d4e62b7df">hpu_svstck_dbe</a>               : 1;
<a name="l00940"></a><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#aae412a72923bedd2ed38abea9a76afdf">00940</a>     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#aae412a72923bedd2ed38abea9a76afdf">hpu_rnstck_sbe</a>               : 1;
<a name="l00941"></a><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a3fbe7ff7c86d0ee2221ff22d9db322f0">00941</a>     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a3fbe7ff7c86d0ee2221ff22d9db322f0">hpu_rnstck_dbe</a>               : 1;
<a name="l00942"></a><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a0438bb16c0fd026072602328fb4b3dc7">00942</a>     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a0438bb16c0fd026072602328fb4b3dc7">hpu_pdb_par_err</a>              : 1;
<a name="l00943"></a><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#ac9243e085baf0415a669a5eef8ec75de">00943</a>     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#ac9243e085baf0415a669a5eef8ec75de">reserved_6_10</a>                : 5;
<a name="l00944"></a><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a22badc47a3bb4a08bf786c17438226b4">00944</a>     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a22badc47a3bb4a08bf786c17438226b4">hna_inst_err</a>                 : 1;
<a name="l00945"></a><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a2214d320b7e192692861c61f3bcc8a5e">00945</a>     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a2214d320b7e192692861c61f3bcc8a5e">hnc_ovferr</a>                   : 1;
<a name="l00946"></a><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#ae44effbc39c7b5508587fa1f64899989">00946</a>     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#ae44effbc39c7b5508587fa1f64899989">dlc0_ovferr</a>                  : 1;
<a name="l00947"></a><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#ad380f6c2450092b7b934ee151c377c5f">00947</a>     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#ad380f6c2450092b7b934ee151c377c5f">dlc1_ovferr</a>                  : 1;
<a name="l00948"></a><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a3b927f703d2f203aee8ca3399b63738e">00948</a>     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a3b927f703d2f203aee8ca3399b63738e">dlc0_dbe</a>                     : 1;
<a name="l00949"></a><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#ac5640a9254d1408bd7a68dde7b6cee88">00949</a>     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#ac5640a9254d1408bd7a68dde7b6cee88">dlc1_dbe</a>                     : 1;
<a name="l00950"></a><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a3c338c2000e9dd2aeed2621e4e0725d3">00950</a>     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a3c338c2000e9dd2aeed2621e4e0725d3">hnanxm</a>                       : 1;
<a name="l00951"></a><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a746545aace8bb91aeb6e1e80f13aecfe">00951</a>     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a746545aace8bb91aeb6e1e80f13aecfe">replerr</a>                      : 1;
<a name="l00952"></a><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#ac38c2b4eca6cb61ba6e33532203a002e">00952</a>     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#ac38c2b4eca6cb61ba6e33532203a002e">osmerr</a>                       : 1;
<a name="l00953"></a><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a52b65e363d4c5e45b787e7002041c6e8">00953</a>     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a52b65e363d4c5e45b787e7002041c6e8">hnc_parerr</a>                   : 1;
<a name="l00954"></a><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a6aa71fa93fdaa2252500c75905f59858">00954</a>     uint64_t <a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html#a6aa71fa93fdaa2252500c75905f59858">reserved_21_63</a>               : 43;
<a name="l00955"></a>00955 <span class="preprocessor">#endif</span>
<a name="l00956"></a>00956 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__error.html#a802d22d1857cfb162ba1e73999846dc5">s</a>;
<a name="l00957"></a><a class="code" href="unioncvmx__hna__error.html#a5914cd0b987a1680b58f5c3d79de8856">00957</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html">cvmx_hna_error_s</a>               <a class="code" href="unioncvmx__hna__error.html#a5914cd0b987a1680b58f5c3d79de8856">cn73xx</a>;
<a name="l00958"></a><a class="code" href="unioncvmx__hna__error.html#aafe4dc169abb8f415bfd9944dda91569">00958</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html">cvmx_hna_error_s</a>               <a class="code" href="unioncvmx__hna__error.html#aafe4dc169abb8f415bfd9944dda91569">cn78xx</a>;
<a name="l00959"></a><a class="code" href="unioncvmx__hna__error.html#afd577fd29e8a4e50c571bf5cbfd21a2e">00959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__error_1_1cvmx__hna__error__s.html">cvmx_hna_error_s</a>               <a class="code" href="unioncvmx__hna__error.html#afd577fd29e8a4e50c571bf5cbfd21a2e">cn78xxp1</a>;
<a name="l00960"></a>00960 };
<a name="l00961"></a><a class="code" href="cvmx-hna-defs_8h.html#a54e51c2892646c8a3ee57147d249c923">00961</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__error.html" title="cvmx_hna_error">cvmx_hna_error</a> <a class="code" href="unioncvmx__hna__error.html" title="cvmx_hna_error">cvmx_hna_error_t</a>;
<a name="l00962"></a>00962 <span class="comment"></span>
<a name="l00963"></a>00963 <span class="comment">/**</span>
<a name="l00964"></a>00964 <span class="comment"> * cvmx_hna_error_capture_data</span>
<a name="l00965"></a>00965 <span class="comment"> *</span>
<a name="l00966"></a>00966 <span class="comment"> * This register holds the HPU_STATUS data captured during some HNA_ERROR events.</span>
<a name="l00967"></a>00967 <span class="comment"> *</span>
<a name="l00968"></a>00968 <span class="comment"> */</span>
<a name="l00969"></a><a class="code" href="unioncvmx__hna__error__capture__data.html">00969</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__error__capture__data.html" title="cvmx_hna_error_capture_data">cvmx_hna_error_capture_data</a> {
<a name="l00970"></a><a class="code" href="unioncvmx__hna__error__capture__data.html#af59afc477bfed4cac6580a1c961063ce">00970</a>     uint64_t <a class="code" href="unioncvmx__hna__error__capture__data.html#af59afc477bfed4cac6580a1c961063ce">u64</a>;
<a name="l00971"></a><a class="code" href="structcvmx__hna__error__capture__data_1_1cvmx__hna__error__capture__data__s.html">00971</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__error__capture__data_1_1cvmx__hna__error__capture__data__s.html">cvmx_hna_error_capture_data_s</a> {
<a name="l00972"></a>00972 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00973"></a>00973 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__error__capture__data_1_1cvmx__hna__error__capture__data__s.html#a7c9fe6c8ca3f6824263b9abe03599321">hpu_stat</a>                     : 64; <span class="comment">/**&lt; HPU_STATUS data captured during some HNA_ERROR events. It will preserve the HPU_STATUS</span>
<a name="l00974"></a>00974 <span class="comment">                                                         from the</span>
<a name="l00975"></a>00975 <span class="comment">                                                         first such event that is detected, until the VLD bit in the HNA_ERROR_CAPTURE_INFO</span>
<a name="l00976"></a>00976 <span class="comment">                                                         register is reset by clearing the corresponding interrupt. If multiple error events occur</span>
<a name="l00977"></a>00977 <span class="comment">                                                         before the VLD bit is cleared, the</span>
<a name="l00978"></a>00978 <span class="comment">                                                         subsequent HPU_STATUS information will be lost. The error capture is triggered by the</span>
<a name="l00979"></a>00979 <span class="comment">                                                         following error conditions:</span>
<a name="l00980"></a>00980 <span class="comment">                                                         * HPU memory errors (SBE or DBE on svstk/rnstk/rwb, or parity error on PDB).</span>
<a name="l00981"></a>00981 <span class="comment">                                                         * HNC parity error.</span>
<a name="l00982"></a>00982 <span class="comment">                                                         * RAM1 address overflow.</span>
<a name="l00983"></a>00983 <span class="comment">                                                         The HPU STATUS format is as follows:</span>
<a name="l00984"></a>00984 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l00985"></a>00985 <span class="comment">                                                         [63:60]   0x0</span>
<a name="l00986"></a>00986 <span class="comment">                                                         [60:40]   failing address              Last fetched node</span>
<a name="l00987"></a>00987 <span class="comment">                                                         [39:36]   0x0</span>
<a name="l00988"></a>00988 <span class="comment">                                                         [35:28]   svstck_synd</span>
<a name="l00989"></a>00989 <span class="comment">                                                         [27]      svstck_dbe                   Interrupt</span>
<a name="l00990"></a>00990 <span class="comment">                                                         [26]      svstck_sbe                   Interrupt</span>
<a name="l00991"></a>00991 <span class="comment">                                                         [25:18]   rnstck_synd</span>
<a name="l00992"></a>00992 <span class="comment">                                                         [17]      rnstck_dbe                   Interrupt</span>
<a name="l00993"></a>00993 <span class="comment">                                                         [16]      rnstck_sbe                   Interrupt</span>
<a name="l00994"></a>00994 <span class="comment">                                                         [15:11]   Current opcode</span>
<a name="l00995"></a>00995 <span class="comment">                                                         [10]      1&apos;b0</span>
<a name="l00996"></a>00996 <span class="comment">                                                         [9]       OSM or DLC Response Error    REASON MEMERR</span>
<a name="l00997"></a>00997 <span class="comment">                                                         [8]       Bad node                     REASON BADNODE</span>
<a name="l00998"></a>00998 <span class="comment">                                                         [7]       Node in RAM2 / bad entry ID  REASON BADADR</span>
<a name="l00999"></a>00999 <span class="comment">                                                         [6]       Bad stack entry              REASON BAD STACKENTRY</span>
<a name="l01000"></a>01000 <span class="comment">                                                         [5]       Svstck full                  REASON SVSTACK FULL</span>
<a name="l01001"></a>01001 <span class="comment">                                                         [4]       Rwb full                     REASON RWB FULL</span>
<a name="l01002"></a>01002 <span class="comment">                                                         [3]       Rnstck full                  REASON RUN STACK FULL</span>
<a name="l01003"></a>01003 <span class="comment">                                                         [2]       Packet data parity error     Interrupt</span>
<a name="l01004"></a>01004 <span class="comment">                                                         [1]       RAM1 or RAM2 parity error    REASON MEMERR</span>
<a name="l01005"></a>01005 <span class="comment">                                                         [0]       Ram1 overflow error          REASON MEMERR</span>
<a name="l01006"></a>01006 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l01007"></a>01007 <span class="preprocessor">#else</span>
<a name="l01008"></a><a class="code" href="structcvmx__hna__error__capture__data_1_1cvmx__hna__error__capture__data__s.html#a7c9fe6c8ca3f6824263b9abe03599321">01008</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__error__capture__data_1_1cvmx__hna__error__capture__data__s.html#a7c9fe6c8ca3f6824263b9abe03599321">hpu_stat</a>                     : 64;
<a name="l01009"></a>01009 <span class="preprocessor">#endif</span>
<a name="l01010"></a>01010 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__error__capture__data.html#a29cf28ba18667616da1d49775981e0de">s</a>;
<a name="l01011"></a><a class="code" href="unioncvmx__hna__error__capture__data.html#af31abf7220a8231b59c466ea02a25247">01011</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__error__capture__data_1_1cvmx__hna__error__capture__data__s.html">cvmx_hna_error_capture_data_s</a>  <a class="code" href="unioncvmx__hna__error__capture__data.html#af31abf7220a8231b59c466ea02a25247">cn73xx</a>;
<a name="l01012"></a><a class="code" href="unioncvmx__hna__error__capture__data.html#adc8798f465120263cc5c9757184e05d3">01012</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__error__capture__data_1_1cvmx__hna__error__capture__data__s.html">cvmx_hna_error_capture_data_s</a>  <a class="code" href="unioncvmx__hna__error__capture__data.html#adc8798f465120263cc5c9757184e05d3">cn78xx</a>;
<a name="l01013"></a><a class="code" href="unioncvmx__hna__error__capture__data.html#aa1046077c27b652a59791dadc1a84040">01013</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__error__capture__data_1_1cvmx__hna__error__capture__data__s.html">cvmx_hna_error_capture_data_s</a>  <a class="code" href="unioncvmx__hna__error__capture__data.html#aa1046077c27b652a59791dadc1a84040">cn78xxp1</a>;
<a name="l01014"></a>01014 };
<a name="l01015"></a><a class="code" href="cvmx-hna-defs_8h.html#a3f8db9636b065e631c234de93b35a5a1">01015</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__error__capture__data.html" title="cvmx_hna_error_capture_data">cvmx_hna_error_capture_data</a> <a class="code" href="unioncvmx__hna__error__capture__data.html" title="cvmx_hna_error_capture_data">cvmx_hna_error_capture_data_t</a>;
<a name="l01016"></a>01016 <span class="comment"></span>
<a name="l01017"></a>01017 <span class="comment">/**</span>
<a name="l01018"></a>01018 <span class="comment"> * cvmx_hna_error_capture_info</span>
<a name="l01019"></a>01019 <span class="comment"> *</span>
<a name="l01020"></a>01020 <span class="comment"> * This register holds the meta-data for the HPU_STATUS captured during some HNA_ERROR events.</span>
<a name="l01021"></a>01021 <span class="comment"> * Upon the first occurrence of select HPU error events, the HPU status is captured in the</span>
<a name="l01022"></a>01022 <span class="comment"> * HNA_ERROR_CAPTURE_DATA register.  The cluster and engine ID are captured in this register,</span>
<a name="l01023"></a>01023 <span class="comment"> * along with a valid bit.  The valid bit is reset by clearing the corresponding interrupt.  Any</span>
<a name="l01024"></a>01024 <span class="comment"> * errors that occur while the valid bit is set will be lost.  The HPU errors that are captured</span>
<a name="l01025"></a>01025 <span class="comment"> * are memory errors (DBE, SBE, parity) in the HPU internal RAMs, HNC parity errors, and HNC</span>
<a name="l01026"></a>01026 <span class="comment"> * overflow errors.</span>
<a name="l01027"></a>01027 <span class="comment"> */</span>
<a name="l01028"></a><a class="code" href="unioncvmx__hna__error__capture__info.html">01028</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__error__capture__info.html" title="cvmx_hna_error_capture_info">cvmx_hna_error_capture_info</a> {
<a name="l01029"></a><a class="code" href="unioncvmx__hna__error__capture__info.html#aea819d0bc4cfe9510f6c29f9adc6d943">01029</a>     uint64_t <a class="code" href="unioncvmx__hna__error__capture__info.html#aea819d0bc4cfe9510f6c29f9adc6d943">u64</a>;
<a name="l01030"></a><a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html">01030</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html">cvmx_hna_error_capture_info_s</a> {
<a name="l01031"></a>01031 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01032"></a>01032 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html#ab35f91bab1c32276b9326e45c13bef06">reserved_10_63</a>               : 54;
<a name="l01033"></a>01033     uint64_t <a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html#ab8b7c8fca7e9a3ecc9d5a7ad02bd6dbb">cl_id</a>                        : 2;  <span class="comment">/**&lt; Cluster which was the source of the HPU_STATUS. */</span>
<a name="l01034"></a>01034     uint64_t <a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html#a4b889ef0b5cf86c22d7450717655703d">hpu_id</a>                       : 4;  <span class="comment">/**&lt; HPU which was the source of the HPU_STATUS. */</span>
<a name="l01035"></a>01035     uint64_t <a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html#a65dc2155a501057bb94c1e1ae61047b1">reserved_2_3</a>                 : 2;
<a name="l01036"></a>01036     uint64_t <a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html#ae9ff71611c8dc21ddf18e4b99d364f65">ovf</a>                          : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01037"></a>01037     uint64_t <a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html#aeafa42d28a204566c2b3e7d2f6c84b62">vld</a>                          : 1;  <span class="comment">/**&lt; The VLD bit indicates that an HNA_ERROR has occurred and the HPU_STATUS has been captured</span>
<a name="l01038"></a>01038 <span class="comment">                                                         in the HNA_ERROR_CAPTURE_DATA register. The first such HPU_STATUS will be stored until</span>
<a name="l01039"></a>01039 <span class="comment">                                                         this bit is reset by clearing one of these interrupts:</span>
<a name="l01040"></a>01040 <span class="comment">                                                         * HNA_ERROR_SVSTCK_SBE.</span>
<a name="l01041"></a>01041 <span class="comment">                                                         * HNA_ERROR_SVSTCK_DBE.</span>
<a name="l01042"></a>01042 <span class="comment">                                                         * HNA_ERROR_RNSTCK_SBE.</span>
<a name="l01043"></a>01043 <span class="comment">                                                         * HNA_ERROR_RNSTCK_DBE.</span>
<a name="l01044"></a>01044 <span class="comment">                                                         * HNA_ERROR_PDB_PAR_ERR.</span>
<a name="l01045"></a>01045 <span class="comment">                                                         * HNA_ERROR_HNC_OVFERR.</span>
<a name="l01046"></a>01046 <span class="comment">                                                         * HNA_ERROR_HNC_PARERR. */</span>
<a name="l01047"></a>01047 <span class="preprocessor">#else</span>
<a name="l01048"></a><a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html#aeafa42d28a204566c2b3e7d2f6c84b62">01048</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html#aeafa42d28a204566c2b3e7d2f6c84b62">vld</a>                          : 1;
<a name="l01049"></a><a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html#ae9ff71611c8dc21ddf18e4b99d364f65">01049</a>     uint64_t <a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html#ae9ff71611c8dc21ddf18e4b99d364f65">ovf</a>                          : 1;
<a name="l01050"></a><a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html#a65dc2155a501057bb94c1e1ae61047b1">01050</a>     uint64_t <a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html#a65dc2155a501057bb94c1e1ae61047b1">reserved_2_3</a>                 : 2;
<a name="l01051"></a><a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html#a4b889ef0b5cf86c22d7450717655703d">01051</a>     uint64_t <a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html#a4b889ef0b5cf86c22d7450717655703d">hpu_id</a>                       : 4;
<a name="l01052"></a><a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html#ab8b7c8fca7e9a3ecc9d5a7ad02bd6dbb">01052</a>     uint64_t <a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html#ab8b7c8fca7e9a3ecc9d5a7ad02bd6dbb">cl_id</a>                        : 2;
<a name="l01053"></a><a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html#ab35f91bab1c32276b9326e45c13bef06">01053</a>     uint64_t <a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html#ab35f91bab1c32276b9326e45c13bef06">reserved_10_63</a>               : 54;
<a name="l01054"></a>01054 <span class="preprocessor">#endif</span>
<a name="l01055"></a>01055 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__error__capture__info.html#ab1e0abe744f9bf386c5441a2ebbf5f1e">s</a>;
<a name="l01056"></a><a class="code" href="unioncvmx__hna__error__capture__info.html#adbaf7f2eb7ea4f00475e61bc6be9c896">01056</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html">cvmx_hna_error_capture_info_s</a>  <a class="code" href="unioncvmx__hna__error__capture__info.html#adbaf7f2eb7ea4f00475e61bc6be9c896">cn73xx</a>;
<a name="l01057"></a><a class="code" href="unioncvmx__hna__error__capture__info.html#a2f02964b9f01ae6d119e75e95665573e">01057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html">cvmx_hna_error_capture_info_s</a>  <a class="code" href="unioncvmx__hna__error__capture__info.html#a2f02964b9f01ae6d119e75e95665573e">cn78xx</a>;
<a name="l01058"></a><a class="code" href="unioncvmx__hna__error__capture__info.html#a4e96120f1a4790090308ab1cc0c86849">01058</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__error__capture__info_1_1cvmx__hna__error__capture__info__s.html">cvmx_hna_error_capture_info_s</a>  <a class="code" href="unioncvmx__hna__error__capture__info.html#a4e96120f1a4790090308ab1cc0c86849">cn78xxp1</a>;
<a name="l01059"></a>01059 };
<a name="l01060"></a><a class="code" href="cvmx-hna-defs_8h.html#aba74672e9701de368c37a11749a094e5">01060</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__error__capture__info.html" title="cvmx_hna_error_capture_info">cvmx_hna_error_capture_info</a> <a class="code" href="unioncvmx__hna__error__capture__info.html" title="cvmx_hna_error_capture_info">cvmx_hna_error_capture_info_t</a>;
<a name="l01061"></a>01061 <span class="comment"></span>
<a name="l01062"></a>01062 <span class="comment">/**</span>
<a name="l01063"></a>01063 <span class="comment"> * cvmx_hna_hnc0_ram1#</span>
<a name="l01064"></a>01064 <span class="comment"> *</span>
<a name="l01065"></a>01065 <span class="comment"> * This address space allows read-only access to HNC0 RAM1 for diagnostic use. It is defined here</span>
<a name="l01066"></a>01066 <span class="comment"> * to contain 64 words (16 RAM lines) for basic DV testing, but the actual address space spans</span>
<a name="l01067"></a>01067 <span class="comment"> * the entire RAM1, 8192 lines.</span>
<a name="l01068"></a>01068 <span class="comment"> */</span>
<a name="l01069"></a><a class="code" href="unioncvmx__hna__hnc0__ram1x.html">01069</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__hnc0__ram1x.html" title="cvmx_hna_hnc0_ram1#">cvmx_hna_hnc0_ram1x</a> {
<a name="l01070"></a><a class="code" href="unioncvmx__hna__hnc0__ram1x.html#ad68395c31db1574afd241edbbd58a2e2">01070</a>     uint64_t <a class="code" href="unioncvmx__hna__hnc0__ram1x.html#ad68395c31db1574afd241edbbd58a2e2">u64</a>;
<a name="l01071"></a><a class="code" href="structcvmx__hna__hnc0__ram1x_1_1cvmx__hna__hnc0__ram1x__s.html">01071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hnc0__ram1x_1_1cvmx__hna__hnc0__ram1x__s.html">cvmx_hna_hnc0_ram1x_s</a> {
<a name="l01072"></a>01072 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01073"></a>01073 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__hnc0__ram1x_1_1cvmx__hna__hnc0__ram1x__s.html#a32ec2871c94f97452579a540020b95f8">ram1_data</a>                    : 64; <span class="comment">/**&lt; 64-bit chunk of RAM1. */</span>
<a name="l01074"></a>01074 <span class="preprocessor">#else</span>
<a name="l01075"></a><a class="code" href="structcvmx__hna__hnc0__ram1x_1_1cvmx__hna__hnc0__ram1x__s.html#a32ec2871c94f97452579a540020b95f8">01075</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__hnc0__ram1x_1_1cvmx__hna__hnc0__ram1x__s.html#a32ec2871c94f97452579a540020b95f8">ram1_data</a>                    : 64;
<a name="l01076"></a>01076 <span class="preprocessor">#endif</span>
<a name="l01077"></a>01077 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__hnc0__ram1x.html#acf08b53cf4f6f4ea3fac283ee2fa0bdd">s</a>;
<a name="l01078"></a><a class="code" href="unioncvmx__hna__hnc0__ram1x.html#ab69ac786c103dd25a0f3111923d755db">01078</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hnc0__ram1x_1_1cvmx__hna__hnc0__ram1x__s.html">cvmx_hna_hnc0_ram1x_s</a>          <a class="code" href="unioncvmx__hna__hnc0__ram1x.html#ab69ac786c103dd25a0f3111923d755db">cn73xx</a>;
<a name="l01079"></a><a class="code" href="unioncvmx__hna__hnc0__ram1x.html#a5d016d4f057cc3ce975639409bab9cc8">01079</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hnc0__ram1x_1_1cvmx__hna__hnc0__ram1x__s.html">cvmx_hna_hnc0_ram1x_s</a>          <a class="code" href="unioncvmx__hna__hnc0__ram1x.html#a5d016d4f057cc3ce975639409bab9cc8">cn78xx</a>;
<a name="l01080"></a><a class="code" href="unioncvmx__hna__hnc0__ram1x.html#a4747791a07a37d9a39d3cc000fd2ee80">01080</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hnc0__ram1x_1_1cvmx__hna__hnc0__ram1x__s.html">cvmx_hna_hnc0_ram1x_s</a>          <a class="code" href="unioncvmx__hna__hnc0__ram1x.html#a4747791a07a37d9a39d3cc000fd2ee80">cn78xxp1</a>;
<a name="l01081"></a>01081 };
<a name="l01082"></a><a class="code" href="cvmx-hna-defs_8h.html#afea0e6f9035e0631965d0495a5541b28">01082</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__hnc0__ram1x.html" title="cvmx_hna_hnc0_ram1#">cvmx_hna_hnc0_ram1x</a> <a class="code" href="unioncvmx__hna__hnc0__ram1x.html" title="cvmx_hna_hnc0_ram1#">cvmx_hna_hnc0_ram1x_t</a>;
<a name="l01083"></a>01083 <span class="comment"></span>
<a name="l01084"></a>01084 <span class="comment">/**</span>
<a name="l01085"></a>01085 <span class="comment"> * cvmx_hna_hnc0_ram2#</span>
<a name="l01086"></a>01086 <span class="comment"> *</span>
<a name="l01087"></a>01087 <span class="comment"> * This address space allows read-only access to HNC0 RAM2 for diagnostic use. It is defined here</span>
<a name="l01088"></a>01088 <span class="comment"> * to contain 64 words (16 RAM lines) for basic DV testing, but the actual address space spans</span>
<a name="l01089"></a>01089 <span class="comment"> * the entire RAM2, 512 lines.</span>
<a name="l01090"></a>01090 <span class="comment"> */</span>
<a name="l01091"></a><a class="code" href="unioncvmx__hna__hnc0__ram2x.html">01091</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__hnc0__ram2x.html" title="cvmx_hna_hnc0_ram2#">cvmx_hna_hnc0_ram2x</a> {
<a name="l01092"></a><a class="code" href="unioncvmx__hna__hnc0__ram2x.html#a3f096acbc4f31efbcb8b5dda5398f35d">01092</a>     uint64_t <a class="code" href="unioncvmx__hna__hnc0__ram2x.html#a3f096acbc4f31efbcb8b5dda5398f35d">u64</a>;
<a name="l01093"></a><a class="code" href="structcvmx__hna__hnc0__ram2x_1_1cvmx__hna__hnc0__ram2x__s.html">01093</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hnc0__ram2x_1_1cvmx__hna__hnc0__ram2x__s.html">cvmx_hna_hnc0_ram2x_s</a> {
<a name="l01094"></a>01094 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01095"></a>01095 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__hnc0__ram2x_1_1cvmx__hna__hnc0__ram2x__s.html#a9040a5db8a0135b6fe9d9aab242b4536">ram2_data</a>                    : 64; <span class="comment">/**&lt; 64-bit chunk of RAM2. */</span>
<a name="l01096"></a>01096 <span class="preprocessor">#else</span>
<a name="l01097"></a><a class="code" href="structcvmx__hna__hnc0__ram2x_1_1cvmx__hna__hnc0__ram2x__s.html#a9040a5db8a0135b6fe9d9aab242b4536">01097</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__hnc0__ram2x_1_1cvmx__hna__hnc0__ram2x__s.html#a9040a5db8a0135b6fe9d9aab242b4536">ram2_data</a>                    : 64;
<a name="l01098"></a>01098 <span class="preprocessor">#endif</span>
<a name="l01099"></a>01099 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__hnc0__ram2x.html#a8e12ad74ff6c574c13173f869307057b">s</a>;
<a name="l01100"></a><a class="code" href="unioncvmx__hna__hnc0__ram2x.html#a1f7bff4e663aec026fc0a3ae3ec13527">01100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hnc0__ram2x_1_1cvmx__hna__hnc0__ram2x__s.html">cvmx_hna_hnc0_ram2x_s</a>          <a class="code" href="unioncvmx__hna__hnc0__ram2x.html#a1f7bff4e663aec026fc0a3ae3ec13527">cn73xx</a>;
<a name="l01101"></a><a class="code" href="unioncvmx__hna__hnc0__ram2x.html#a9ab5851e253cb2db67e26d7ead779609">01101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hnc0__ram2x_1_1cvmx__hna__hnc0__ram2x__s.html">cvmx_hna_hnc0_ram2x_s</a>          <a class="code" href="unioncvmx__hna__hnc0__ram2x.html#a9ab5851e253cb2db67e26d7ead779609">cn78xx</a>;
<a name="l01102"></a><a class="code" href="unioncvmx__hna__hnc0__ram2x.html#aa6774b1464c4eb009f67b4bc7634b8e6">01102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hnc0__ram2x_1_1cvmx__hna__hnc0__ram2x__s.html">cvmx_hna_hnc0_ram2x_s</a>          <a class="code" href="unioncvmx__hna__hnc0__ram2x.html#aa6774b1464c4eb009f67b4bc7634b8e6">cn78xxp1</a>;
<a name="l01103"></a>01103 };
<a name="l01104"></a><a class="code" href="cvmx-hna-defs_8h.html#ab479d50da7eea03e1ebe030bde6dde83">01104</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__hnc0__ram2x.html" title="cvmx_hna_hnc0_ram2#">cvmx_hna_hnc0_ram2x</a> <a class="code" href="unioncvmx__hna__hnc0__ram2x.html" title="cvmx_hna_hnc0_ram2#">cvmx_hna_hnc0_ram2x_t</a>;
<a name="l01105"></a>01105 <span class="comment"></span>
<a name="l01106"></a>01106 <span class="comment">/**</span>
<a name="l01107"></a>01107 <span class="comment"> * cvmx_hna_hnc1_ram1#</span>
<a name="l01108"></a>01108 <span class="comment"> *</span>
<a name="l01109"></a>01109 <span class="comment"> * This address space allows read-only access to HNC1 RAM1 for diagnostic use. It is defined here</span>
<a name="l01110"></a>01110 <span class="comment"> * to contain 64 words (16 RAM lines) for basic DV testing, but the actual address space spans</span>
<a name="l01111"></a>01111 <span class="comment"> * the entire RAM1, 8192 lines.</span>
<a name="l01112"></a>01112 <span class="comment"> */</span>
<a name="l01113"></a><a class="code" href="unioncvmx__hna__hnc1__ram1x.html">01113</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__hnc1__ram1x.html" title="cvmx_hna_hnc1_ram1#">cvmx_hna_hnc1_ram1x</a> {
<a name="l01114"></a><a class="code" href="unioncvmx__hna__hnc1__ram1x.html#a09b03a3eee306e0b5823b72625cf1311">01114</a>     uint64_t <a class="code" href="unioncvmx__hna__hnc1__ram1x.html#a09b03a3eee306e0b5823b72625cf1311">u64</a>;
<a name="l01115"></a><a class="code" href="structcvmx__hna__hnc1__ram1x_1_1cvmx__hna__hnc1__ram1x__s.html">01115</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hnc1__ram1x_1_1cvmx__hna__hnc1__ram1x__s.html">cvmx_hna_hnc1_ram1x_s</a> {
<a name="l01116"></a>01116 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01117"></a>01117 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__hnc1__ram1x_1_1cvmx__hna__hnc1__ram1x__s.html#a01cfdc6b504faa476bad28d69a9b9368">ram1_data</a>                    : 64; <span class="comment">/**&lt; 64-bit chunk of RAM1. */</span>
<a name="l01118"></a>01118 <span class="preprocessor">#else</span>
<a name="l01119"></a><a class="code" href="structcvmx__hna__hnc1__ram1x_1_1cvmx__hna__hnc1__ram1x__s.html#a01cfdc6b504faa476bad28d69a9b9368">01119</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__hnc1__ram1x_1_1cvmx__hna__hnc1__ram1x__s.html#a01cfdc6b504faa476bad28d69a9b9368">ram1_data</a>                    : 64;
<a name="l01120"></a>01120 <span class="preprocessor">#endif</span>
<a name="l01121"></a>01121 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__hnc1__ram1x.html#a02e21ee111c8e77b5088c23f76c3de15">s</a>;
<a name="l01122"></a><a class="code" href="unioncvmx__hna__hnc1__ram1x.html#ad66b955933fb524fc98d5fe0ace72cd1">01122</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hnc1__ram1x_1_1cvmx__hna__hnc1__ram1x__s.html">cvmx_hna_hnc1_ram1x_s</a>          <a class="code" href="unioncvmx__hna__hnc1__ram1x.html#ad66b955933fb524fc98d5fe0ace72cd1">cn73xx</a>;
<a name="l01123"></a><a class="code" href="unioncvmx__hna__hnc1__ram1x.html#ad888f25c99478605ef26342cb44932ce">01123</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hnc1__ram1x_1_1cvmx__hna__hnc1__ram1x__s.html">cvmx_hna_hnc1_ram1x_s</a>          <a class="code" href="unioncvmx__hna__hnc1__ram1x.html#ad888f25c99478605ef26342cb44932ce">cn78xx</a>;
<a name="l01124"></a><a class="code" href="unioncvmx__hna__hnc1__ram1x.html#aa5840614f3fc03986dbe91e5f8f1623a">01124</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hnc1__ram1x_1_1cvmx__hna__hnc1__ram1x__s.html">cvmx_hna_hnc1_ram1x_s</a>          <a class="code" href="unioncvmx__hna__hnc1__ram1x.html#aa5840614f3fc03986dbe91e5f8f1623a">cn78xxp1</a>;
<a name="l01125"></a>01125 };
<a name="l01126"></a><a class="code" href="cvmx-hna-defs_8h.html#a59de583b4cfb5806fb1c8c9364806341">01126</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__hnc1__ram1x.html" title="cvmx_hna_hnc1_ram1#">cvmx_hna_hnc1_ram1x</a> <a class="code" href="unioncvmx__hna__hnc1__ram1x.html" title="cvmx_hna_hnc1_ram1#">cvmx_hna_hnc1_ram1x_t</a>;
<a name="l01127"></a>01127 <span class="comment"></span>
<a name="l01128"></a>01128 <span class="comment">/**</span>
<a name="l01129"></a>01129 <span class="comment"> * cvmx_hna_hnc1_ram2#</span>
<a name="l01130"></a>01130 <span class="comment"> *</span>
<a name="l01131"></a>01131 <span class="comment"> * This address space allows read-only access to HNC1 RAM2 for diagnostic use. It is defined here</span>
<a name="l01132"></a>01132 <span class="comment"> * to contain 64 words (16 RAM lines) for basic DV testing, but the actual address space spans</span>
<a name="l01133"></a>01133 <span class="comment"> * the entire RAM1, 512 lines.</span>
<a name="l01134"></a>01134 <span class="comment"> */</span>
<a name="l01135"></a><a class="code" href="unioncvmx__hna__hnc1__ram2x.html">01135</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__hnc1__ram2x.html" title="cvmx_hna_hnc1_ram2#">cvmx_hna_hnc1_ram2x</a> {
<a name="l01136"></a><a class="code" href="unioncvmx__hna__hnc1__ram2x.html#a81ed9d223567f25db3c154f54ffd84e2">01136</a>     uint64_t <a class="code" href="unioncvmx__hna__hnc1__ram2x.html#a81ed9d223567f25db3c154f54ffd84e2">u64</a>;
<a name="l01137"></a><a class="code" href="structcvmx__hna__hnc1__ram2x_1_1cvmx__hna__hnc1__ram2x__s.html">01137</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hnc1__ram2x_1_1cvmx__hna__hnc1__ram2x__s.html">cvmx_hna_hnc1_ram2x_s</a> {
<a name="l01138"></a>01138 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01139"></a>01139 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__hnc1__ram2x_1_1cvmx__hna__hnc1__ram2x__s.html#abd952c35a1152ecbaaedd3ae1096cfb3">ram2_data</a>                    : 64; <span class="comment">/**&lt; 64-bit chunk of RAM2. */</span>
<a name="l01140"></a>01140 <span class="preprocessor">#else</span>
<a name="l01141"></a><a class="code" href="structcvmx__hna__hnc1__ram2x_1_1cvmx__hna__hnc1__ram2x__s.html#abd952c35a1152ecbaaedd3ae1096cfb3">01141</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__hnc1__ram2x_1_1cvmx__hna__hnc1__ram2x__s.html#abd952c35a1152ecbaaedd3ae1096cfb3">ram2_data</a>                    : 64;
<a name="l01142"></a>01142 <span class="preprocessor">#endif</span>
<a name="l01143"></a>01143 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__hnc1__ram2x.html#adcbb4dd3c878e4740ab9fd9696417219">s</a>;
<a name="l01144"></a><a class="code" href="unioncvmx__hna__hnc1__ram2x.html#ab6146a9fba370375d93845b3ffea674d">01144</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hnc1__ram2x_1_1cvmx__hna__hnc1__ram2x__s.html">cvmx_hna_hnc1_ram2x_s</a>          <a class="code" href="unioncvmx__hna__hnc1__ram2x.html#ab6146a9fba370375d93845b3ffea674d">cn73xx</a>;
<a name="l01145"></a><a class="code" href="unioncvmx__hna__hnc1__ram2x.html#a784890c6b528eb0613cf4d8fc0872ad5">01145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hnc1__ram2x_1_1cvmx__hna__hnc1__ram2x__s.html">cvmx_hna_hnc1_ram2x_s</a>          <a class="code" href="unioncvmx__hna__hnc1__ram2x.html#a784890c6b528eb0613cf4d8fc0872ad5">cn78xx</a>;
<a name="l01146"></a><a class="code" href="unioncvmx__hna__hnc1__ram2x.html#a2e03ac2281a9cf3c2894970eb91bfefe">01146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hnc1__ram2x_1_1cvmx__hna__hnc1__ram2x__s.html">cvmx_hna_hnc1_ram2x_s</a>          <a class="code" href="unioncvmx__hna__hnc1__ram2x.html#a2e03ac2281a9cf3c2894970eb91bfefe">cn78xxp1</a>;
<a name="l01147"></a>01147 };
<a name="l01148"></a><a class="code" href="cvmx-hna-defs_8h.html#af4d188c70f231679546d72def1c23140">01148</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__hnc1__ram2x.html" title="cvmx_hna_hnc1_ram2#">cvmx_hna_hnc1_ram2x</a> <a class="code" href="unioncvmx__hna__hnc1__ram2x.html" title="cvmx_hna_hnc1_ram2#">cvmx_hna_hnc1_ram2x_t</a>;
<a name="l01149"></a>01149 <span class="comment"></span>
<a name="l01150"></a>01150 <span class="comment">/**</span>
<a name="l01151"></a>01151 <span class="comment"> * cvmx_hna_hpu_csr</span>
<a name="l01152"></a>01152 <span class="comment"> */</span>
<a name="l01153"></a><a class="code" href="unioncvmx__hna__hpu__csr.html">01153</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__hpu__csr.html" title="cvmx_hna_hpu_csr">cvmx_hna_hpu_csr</a> {
<a name="l01154"></a><a class="code" href="unioncvmx__hna__hpu__csr.html#add6bfb36b6cb31896f6c3a431905e3f3">01154</a>     uint64_t <a class="code" href="unioncvmx__hna__hpu__csr.html#add6bfb36b6cb31896f6c3a431905e3f3">u64</a>;
<a name="l01155"></a><a class="code" href="structcvmx__hna__hpu__csr_1_1cvmx__hna__hpu__csr__s.html">01155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hpu__csr_1_1cvmx__hna__hpu__csr__s.html">cvmx_hna_hpu_csr_s</a> {
<a name="l01156"></a>01156 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01157"></a>01157 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__hpu__csr_1_1cvmx__hna__hpu__csr__s.html#af9d6d71501c9f9f92cb613894e4f65d9">csrdat</a>                       : 64;
<a name="l01158"></a>01158 <span class="preprocessor">#else</span>
<a name="l01159"></a><a class="code" href="structcvmx__hna__hpu__csr_1_1cvmx__hna__hpu__csr__s.html#af9d6d71501c9f9f92cb613894e4f65d9">01159</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__hpu__csr_1_1cvmx__hna__hpu__csr__s.html#af9d6d71501c9f9f92cb613894e4f65d9">csrdat</a>                       : 64;
<a name="l01160"></a>01160 <span class="preprocessor">#endif</span>
<a name="l01161"></a>01161 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__hpu__csr.html#a06db63e7789c80c8418500913a6190c3">s</a>;
<a name="l01162"></a><a class="code" href="unioncvmx__hna__hpu__csr.html#ad2470a31f9d2765fd982cd1bc2826267">01162</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hpu__csr_1_1cvmx__hna__hpu__csr__s.html">cvmx_hna_hpu_csr_s</a>             <a class="code" href="unioncvmx__hna__hpu__csr.html#ad2470a31f9d2765fd982cd1bc2826267">cn73xx</a>;
<a name="l01163"></a><a class="code" href="unioncvmx__hna__hpu__csr.html#a55d7fbd3cd8840e9d291c887867269da">01163</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hpu__csr_1_1cvmx__hna__hpu__csr__s.html">cvmx_hna_hpu_csr_s</a>             <a class="code" href="unioncvmx__hna__hpu__csr.html#a55d7fbd3cd8840e9d291c887867269da">cn78xx</a>;
<a name="l01164"></a><a class="code" href="unioncvmx__hna__hpu__csr.html#a54656efef5bb51e34b2acf665669c25b">01164</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hpu__csr_1_1cvmx__hna__hpu__csr__s.html">cvmx_hna_hpu_csr_s</a>             <a class="code" href="unioncvmx__hna__hpu__csr.html#a54656efef5bb51e34b2acf665669c25b">cn78xxp1</a>;
<a name="l01165"></a>01165 };
<a name="l01166"></a><a class="code" href="cvmx-hna-defs_8h.html#a91d7f073fcb9df3806439ea075be44d6">01166</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__hpu__csr.html" title="cvmx_hna_hpu_csr">cvmx_hna_hpu_csr</a> <a class="code" href="unioncvmx__hna__hpu__csr.html" title="cvmx_hna_hpu_csr">cvmx_hna_hpu_csr_t</a>;
<a name="l01167"></a>01167 <span class="comment"></span>
<a name="l01168"></a>01168 <span class="comment">/**</span>
<a name="l01169"></a>01169 <span class="comment"> * cvmx_hna_hpu_dbg</span>
<a name="l01170"></a>01170 <span class="comment"> *</span>
<a name="l01171"></a>01171 <span class="comment"> * This register specifies the HPU CSR number, cluster number = CLID and HPU number = HPUID used</span>
<a name="l01172"></a>01172 <span class="comment"> * during a a CSR read of the HNA_HPU_CSR register.</span>
<a name="l01173"></a>01173 <span class="comment"> */</span>
<a name="l01174"></a><a class="code" href="unioncvmx__hna__hpu__dbg.html">01174</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__hpu__dbg.html" title="cvmx_hna_hpu_dbg">cvmx_hna_hpu_dbg</a> {
<a name="l01175"></a><a class="code" href="unioncvmx__hna__hpu__dbg.html#af5162bf46abd68df4e5f769897c81790">01175</a>     uint64_t <a class="code" href="unioncvmx__hna__hpu__dbg.html#af5162bf46abd68df4e5f769897c81790">u64</a>;
<a name="l01176"></a><a class="code" href="structcvmx__hna__hpu__dbg_1_1cvmx__hna__hpu__dbg__s.html">01176</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hpu__dbg_1_1cvmx__hna__hpu__dbg__s.html">cvmx_hna_hpu_dbg_s</a> {
<a name="l01177"></a>01177 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01178"></a>01178 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__hpu__dbg_1_1cvmx__hna__hpu__dbg__s.html#a0c86444994ca9e9b3fbc8bad2024e135">reserved_8_63</a>                : 56;
<a name="l01179"></a>01179     uint64_t <a class="code" href="structcvmx__hna__hpu__dbg_1_1cvmx__hna__hpu__dbg__s.html#af4a8cb1bfde704508e3ba0c9198cf777">csrnum</a>                       : 2;  <span class="comment">/**&lt; HPU CSR number:</span>
<a name="l01180"></a>01180 <span class="comment">                                                         0x0 = HPU_STATUS.</span>
<a name="l01181"></a>01181 <span class="comment">                                                         0x1 = DBG_CURSTK.</span>
<a name="l01182"></a>01182 <span class="comment">                                                         0x2 = DBG_GENERAL. */</span>
<a name="l01183"></a>01183     uint64_t <a class="code" href="structcvmx__hna__hpu__dbg_1_1cvmx__hna__hpu__dbg__s.html#ae59384bd092ae89ffc4dfb344435eba6">clid</a>                         : 2;  <span class="comment">/**&lt; Cluster number. Valid range is 0-3. */</span>
<a name="l01184"></a>01184     uint64_t <a class="code" href="structcvmx__hna__hpu__dbg_1_1cvmx__hna__hpu__dbg__s.html#a03f933caee1a89d0dda74da8d990495d">hpuid</a>                        : 4;  <span class="comment">/**&lt; HPU engine ID. Valid range 0-11. */</span>
<a name="l01185"></a>01185 <span class="preprocessor">#else</span>
<a name="l01186"></a><a class="code" href="structcvmx__hna__hpu__dbg_1_1cvmx__hna__hpu__dbg__s.html#a03f933caee1a89d0dda74da8d990495d">01186</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__hpu__dbg_1_1cvmx__hna__hpu__dbg__s.html#a03f933caee1a89d0dda74da8d990495d">hpuid</a>                        : 4;
<a name="l01187"></a><a class="code" href="structcvmx__hna__hpu__dbg_1_1cvmx__hna__hpu__dbg__s.html#ae59384bd092ae89ffc4dfb344435eba6">01187</a>     uint64_t <a class="code" href="structcvmx__hna__hpu__dbg_1_1cvmx__hna__hpu__dbg__s.html#ae59384bd092ae89ffc4dfb344435eba6">clid</a>                         : 2;
<a name="l01188"></a><a class="code" href="structcvmx__hna__hpu__dbg_1_1cvmx__hna__hpu__dbg__s.html#af4a8cb1bfde704508e3ba0c9198cf777">01188</a>     uint64_t <a class="code" href="structcvmx__hna__hpu__dbg_1_1cvmx__hna__hpu__dbg__s.html#af4a8cb1bfde704508e3ba0c9198cf777">csrnum</a>                       : 2;
<a name="l01189"></a><a class="code" href="structcvmx__hna__hpu__dbg_1_1cvmx__hna__hpu__dbg__s.html#a0c86444994ca9e9b3fbc8bad2024e135">01189</a>     uint64_t <a class="code" href="structcvmx__hna__hpu__dbg_1_1cvmx__hna__hpu__dbg__s.html#a0c86444994ca9e9b3fbc8bad2024e135">reserved_8_63</a>                : 56;
<a name="l01190"></a>01190 <span class="preprocessor">#endif</span>
<a name="l01191"></a>01191 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__hpu__dbg.html#a1ea02a4a2de441ed97c90182bceb5a88">s</a>;
<a name="l01192"></a><a class="code" href="unioncvmx__hna__hpu__dbg.html#ad4e474cecbfc497aa7bd0632d663933c">01192</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hpu__dbg_1_1cvmx__hna__hpu__dbg__s.html">cvmx_hna_hpu_dbg_s</a>             <a class="code" href="unioncvmx__hna__hpu__dbg.html#ad4e474cecbfc497aa7bd0632d663933c">cn73xx</a>;
<a name="l01193"></a><a class="code" href="unioncvmx__hna__hpu__dbg.html#a8ad096b9620db0ce0f6be7347033272b">01193</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hpu__dbg_1_1cvmx__hna__hpu__dbg__s.html">cvmx_hna_hpu_dbg_s</a>             <a class="code" href="unioncvmx__hna__hpu__dbg.html#a8ad096b9620db0ce0f6be7347033272b">cn78xx</a>;
<a name="l01194"></a><a class="code" href="unioncvmx__hna__hpu__dbg.html#a34afd528675d1e7da2a52c2c36bd0ec7">01194</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hpu__dbg_1_1cvmx__hna__hpu__dbg__s.html">cvmx_hna_hpu_dbg_s</a>             <a class="code" href="unioncvmx__hna__hpu__dbg.html#a34afd528675d1e7da2a52c2c36bd0ec7">cn78xxp1</a>;
<a name="l01195"></a>01195 };
<a name="l01196"></a><a class="code" href="cvmx-hna-defs_8h.html#af3580d334725e82480e7f958a6beec8d">01196</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__hpu__dbg.html" title="cvmx_hna_hpu_dbg">cvmx_hna_hpu_dbg</a> <a class="code" href="unioncvmx__hna__hpu__dbg.html" title="cvmx_hna_hpu_dbg">cvmx_hna_hpu_dbg_t</a>;
<a name="l01197"></a>01197 <span class="comment"></span>
<a name="l01198"></a>01198 <span class="comment">/**</span>
<a name="l01199"></a>01199 <span class="comment"> * cvmx_hna_hpu_eir</span>
<a name="l01200"></a>01200 <span class="comment"> *</span>
<a name="l01201"></a>01201 <span class="comment"> * Used by software to force parity or ECC errors on some internal HPU data structures. A CSR</span>
<a name="l01202"></a>01202 <span class="comment"> * write of this register forces either a parity or ECC error on the next access at cluster</span>
<a name="l01203"></a>01203 <span class="comment"> * number = [CLID], HPU number = [HPUID].</span>
<a name="l01204"></a>01204 <span class="comment"> */</span>
<a name="l01205"></a><a class="code" href="unioncvmx__hna__hpu__eir.html">01205</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__hpu__eir.html" title="cvmx_hna_hpu_eir">cvmx_hna_hpu_eir</a> {
<a name="l01206"></a><a class="code" href="unioncvmx__hna__hpu__eir.html#ac0018b741d14b0adf2eda76bd4056316">01206</a>     uint64_t <a class="code" href="unioncvmx__hna__hpu__eir.html#ac0018b741d14b0adf2eda76bd4056316">u64</a>;
<a name="l01207"></a><a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html">01207</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html">cvmx_hna_hpu_eir_s</a> {
<a name="l01208"></a>01208 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01209"></a>01209 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#a216af4ab60ee8ff5f6b0f471b37ba2ef">reserved_12_63</a>               : 52;
<a name="l01210"></a>01210     uint64_t <a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#aff9711f9e1a3b8eac32f0c5fb234297a">wrdone</a>                       : 1;  <span class="comment">/**&lt; When HNA_HPU_EIR is written, this bit is cleared by hardware. When the targeted HPU has</span>
<a name="l01211"></a>01211 <span class="comment">                                                         received the error injection command (i.e. error injection armed), [WRDONE] is set.</span>
<a name="l01212"></a>01212 <span class="comment">                                                         Software first writes HNA_HPU_EIR, then does a polling read of [WRDONE] (until it</span>
<a name="l01213"></a>01213 <span class="comment">                                                         becomes 1), before issuing an HNA instruction to the targeted HPU which will inject the</span>
<a name="l01214"></a>01214 <span class="comment">                                                         intended error type for a single occurrence (one-shot). */</span>
<a name="l01215"></a>01215     uint64_t <a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#a4d9d8b194616a611b133386492dcd2d6">pdperr</a>                       : 1;  <span class="comment">/**&lt; Packet data buffer parity error. Forces parity error on next packet data buffer read. */</span>
<a name="l01216"></a>01216     uint64_t <a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#a3e54a4f57a303c85ec6e18e04c013622">svflipsyn</a>                    : 2;  <span class="comment">/**&lt; Save stack flip syndrome control. Forces 1-bit/2-bit errors on next save stack read. */</span>
<a name="l01217"></a>01217     uint64_t <a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#a80d138c340b6cbc03275aac940c685cb">rsflipsyn</a>                    : 2;  <span class="comment">/**&lt; Run stack flip syndrome control. Forces 1-bit/2-bit errors on next run stack read. */</span>
<a name="l01218"></a>01218     uint64_t <a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#a0edf2367f5df46e3ea02bb909d1b721b">clid</a>                         : 2;  <span class="comment">/**&lt; HPC cluster number. Valid range is 0-3. */</span>
<a name="l01219"></a>01219     uint64_t <a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#a53595b5144fa7554a48787c81b9f6df1">hpuid</a>                        : 4;  <span class="comment">/**&lt; HPU engine ID. Valid range is 0-11. */</span>
<a name="l01220"></a>01220 <span class="preprocessor">#else</span>
<a name="l01221"></a><a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#a53595b5144fa7554a48787c81b9f6df1">01221</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#a53595b5144fa7554a48787c81b9f6df1">hpuid</a>                        : 4;
<a name="l01222"></a><a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#a0edf2367f5df46e3ea02bb909d1b721b">01222</a>     uint64_t <a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#a0edf2367f5df46e3ea02bb909d1b721b">clid</a>                         : 2;
<a name="l01223"></a><a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#a80d138c340b6cbc03275aac940c685cb">01223</a>     uint64_t <a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#a80d138c340b6cbc03275aac940c685cb">rsflipsyn</a>                    : 2;
<a name="l01224"></a><a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#a3e54a4f57a303c85ec6e18e04c013622">01224</a>     uint64_t <a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#a3e54a4f57a303c85ec6e18e04c013622">svflipsyn</a>                    : 2;
<a name="l01225"></a><a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#a4d9d8b194616a611b133386492dcd2d6">01225</a>     uint64_t <a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#a4d9d8b194616a611b133386492dcd2d6">pdperr</a>                       : 1;
<a name="l01226"></a><a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#aff9711f9e1a3b8eac32f0c5fb234297a">01226</a>     uint64_t <a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#aff9711f9e1a3b8eac32f0c5fb234297a">wrdone</a>                       : 1;
<a name="l01227"></a><a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#a216af4ab60ee8ff5f6b0f471b37ba2ef">01227</a>     uint64_t <a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html#a216af4ab60ee8ff5f6b0f471b37ba2ef">reserved_12_63</a>               : 52;
<a name="l01228"></a>01228 <span class="preprocessor">#endif</span>
<a name="l01229"></a>01229 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__hpu__eir.html#a654864e3ad948b44029162e01a994e35">s</a>;
<a name="l01230"></a><a class="code" href="unioncvmx__hna__hpu__eir.html#adf7ee8418baee21993e16e3e16c92d63">01230</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html">cvmx_hna_hpu_eir_s</a>             <a class="code" href="unioncvmx__hna__hpu__eir.html#adf7ee8418baee21993e16e3e16c92d63">cn73xx</a>;
<a name="l01231"></a><a class="code" href="unioncvmx__hna__hpu__eir.html#a031d228353bdd25a5c6b8fc395c1af03">01231</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html">cvmx_hna_hpu_eir_s</a>             <a class="code" href="unioncvmx__hna__hpu__eir.html#a031d228353bdd25a5c6b8fc395c1af03">cn78xx</a>;
<a name="l01232"></a><a class="code" href="unioncvmx__hna__hpu__eir.html#a0c3c7efb3d55f2a979f7d429554f868b">01232</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__hpu__eir_1_1cvmx__hna__hpu__eir__s.html">cvmx_hna_hpu_eir_s</a>             <a class="code" href="unioncvmx__hna__hpu__eir.html#a0c3c7efb3d55f2a979f7d429554f868b">cn78xxp1</a>;
<a name="l01233"></a>01233 };
<a name="l01234"></a><a class="code" href="cvmx-hna-defs_8h.html#afe58b304be128c445226210d8184edcf">01234</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__hpu__eir.html" title="cvmx_hna_hpu_eir">cvmx_hna_hpu_eir</a> <a class="code" href="unioncvmx__hna__hpu__eir.html" title="cvmx_hna_hpu_eir">cvmx_hna_hpu_eir_t</a>;
<a name="l01235"></a>01235 <span class="comment"></span>
<a name="l01236"></a>01236 <span class="comment">/**</span>
<a name="l01237"></a>01237 <span class="comment"> * cvmx_hna_pfc0_cnt</span>
<a name="l01238"></a>01238 <span class="comment"> */</span>
<a name="l01239"></a><a class="code" href="unioncvmx__hna__pfc0__cnt.html">01239</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__pfc0__cnt.html" title="cvmx_hna_pfc0_cnt">cvmx_hna_pfc0_cnt</a> {
<a name="l01240"></a><a class="code" href="unioncvmx__hna__pfc0__cnt.html#a87774ea48a751127afac1d47a58b9ff3">01240</a>     uint64_t <a class="code" href="unioncvmx__hna__pfc0__cnt.html#a87774ea48a751127afac1d47a58b9ff3">u64</a>;
<a name="l01241"></a><a class="code" href="structcvmx__hna__pfc0__cnt_1_1cvmx__hna__pfc0__cnt__s.html">01241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc0__cnt_1_1cvmx__hna__pfc0__cnt__s.html">cvmx_hna_pfc0_cnt_s</a> {
<a name="l01242"></a>01242 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01243"></a>01243 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__pfc0__cnt_1_1cvmx__hna__pfc0__cnt__s.html#a28bda5e7978897a18a0c0770bbb3295c">pfcnt</a>                        : 64; <span class="comment">/**&lt; HNA performance counter 0. When HNA_PFC_GCTL[CNT0ENA]=1, the event selected by</span>
<a name="l01244"></a>01244 <span class="comment">                                                         HNA_PFC0_CTL[EVSEL] is counted. See also HNA_PFC_GCTL[CNT0WCLR] and HNA_PFC_GCTL</span>
<a name="l01245"></a>01245 <span class="comment">                                                         [CNT0RCLR] for special clear count cases available for software data collection. */</span>
<a name="l01246"></a>01246 <span class="preprocessor">#else</span>
<a name="l01247"></a><a class="code" href="structcvmx__hna__pfc0__cnt_1_1cvmx__hna__pfc0__cnt__s.html#a28bda5e7978897a18a0c0770bbb3295c">01247</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__pfc0__cnt_1_1cvmx__hna__pfc0__cnt__s.html#a28bda5e7978897a18a0c0770bbb3295c">pfcnt</a>                        : 64;
<a name="l01248"></a>01248 <span class="preprocessor">#endif</span>
<a name="l01249"></a>01249 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__pfc0__cnt.html#aa855023cbd9bfc49f40dbbf319b2eb8f">s</a>;
<a name="l01250"></a><a class="code" href="unioncvmx__hna__pfc0__cnt.html#ab92d3a07610cc9af63cf2da50ae4ad63">01250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc0__cnt_1_1cvmx__hna__pfc0__cnt__s.html">cvmx_hna_pfc0_cnt_s</a>            <a class="code" href="unioncvmx__hna__pfc0__cnt.html#ab92d3a07610cc9af63cf2da50ae4ad63">cn73xx</a>;
<a name="l01251"></a><a class="code" href="unioncvmx__hna__pfc0__cnt.html#a7bc38308429107f4bc3466022f554918">01251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc0__cnt_1_1cvmx__hna__pfc0__cnt__s.html">cvmx_hna_pfc0_cnt_s</a>            <a class="code" href="unioncvmx__hna__pfc0__cnt.html#a7bc38308429107f4bc3466022f554918">cn78xx</a>;
<a name="l01252"></a><a class="code" href="unioncvmx__hna__pfc0__cnt.html#a5a7bd0e248b3c84ed3018298d91eefc3">01252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc0__cnt_1_1cvmx__hna__pfc0__cnt__s.html">cvmx_hna_pfc0_cnt_s</a>            <a class="code" href="unioncvmx__hna__pfc0__cnt.html#a5a7bd0e248b3c84ed3018298d91eefc3">cn78xxp1</a>;
<a name="l01253"></a>01253 };
<a name="l01254"></a><a class="code" href="cvmx-hna-defs_8h.html#a5f9f1f7a93c0bd1192b0d9cea58f6c64">01254</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__pfc0__cnt.html" title="cvmx_hna_pfc0_cnt">cvmx_hna_pfc0_cnt</a> <a class="code" href="unioncvmx__hna__pfc0__cnt.html" title="cvmx_hna_pfc0_cnt">cvmx_hna_pfc0_cnt_t</a>;
<a name="l01255"></a>01255 <span class="comment"></span>
<a name="l01256"></a>01256 <span class="comment">/**</span>
<a name="l01257"></a>01257 <span class="comment"> * cvmx_hna_pfc0_ctl</span>
<a name="l01258"></a>01258 <span class="comment"> */</span>
<a name="l01259"></a><a class="code" href="unioncvmx__hna__pfc0__ctl.html">01259</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__pfc0__ctl.html" title="cvmx_hna_pfc0_ctl">cvmx_hna_pfc0_ctl</a> {
<a name="l01260"></a><a class="code" href="unioncvmx__hna__pfc0__ctl.html#a7db8eb71bf42ec61d9e980af0924e1aa">01260</a>     uint64_t <a class="code" href="unioncvmx__hna__pfc0__ctl.html#a7db8eb71bf42ec61d9e980af0924e1aa">u64</a>;
<a name="l01261"></a><a class="code" href="structcvmx__hna__pfc0__ctl_1_1cvmx__hna__pfc0__ctl__s.html">01261</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc0__ctl_1_1cvmx__hna__pfc0__ctl__s.html">cvmx_hna_pfc0_ctl_s</a> {
<a name="l01262"></a>01262 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01263"></a>01263 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__pfc0__ctl_1_1cvmx__hna__pfc0__ctl__s.html#a54ef25863b4cda9ae395896395fa2526">reserved_14_63</a>               : 50;
<a name="l01264"></a>01264     uint64_t <a class="code" href="structcvmx__hna__pfc0__ctl_1_1cvmx__hna__pfc0__ctl__s.html#aff1fa83b6e847f446f6e9f7b3e239f71">evsel</a>                        : 6;  <span class="comment">/**&lt; Performance counter 0 event selector (64 total). Enumerated by HNA_PFC_SEL_E. */</span>
<a name="l01265"></a>01265     uint64_t <a class="code" href="structcvmx__hna__pfc0__ctl_1_1cvmx__hna__pfc0__ctl__s.html#a62092d0a1b6406043a336f08ce11e33b">reserved_6_7</a>                 : 2;
<a name="l01266"></a>01266     uint64_t <a class="code" href="structcvmx__hna__pfc0__ctl_1_1cvmx__hna__pfc0__ctl__s.html#a99332d2aa43c725a7bb12b6296e3caaa">clhpu</a>                        : 4;  <span class="comment">/**&lt; &quot;Performance counter 0 cluster HPU selector. When HNA_PFC_GCTL[PMODE]=0 (per-cluster HPU),</span>
<a name="l01267"></a>01267 <span class="comment">                                                         this field</span>
<a name="l01268"></a>01268 <span class="comment">                                                         is used to select/monitor the cluster&apos;s HPU# for all events</span>
<a name="l01269"></a>01269 <span class="comment">                                                         associated with performance counter 0.&quot; */</span>
<a name="l01270"></a>01270     uint64_t <a class="code" href="structcvmx__hna__pfc0__ctl_1_1cvmx__hna__pfc0__ctl__s.html#ae3794790319203b7eb20580be3e77c23">clnum</a>                        : 2;  <span class="comment">/**&lt; &quot;Performance counter 0 cluster selector. When HNA_PFC_GCTL[PMODE]=0 (per-cluster HPU),</span>
<a name="l01271"></a>01271 <span class="comment">                                                         this field is used to select/monitor the cluster# for all events associated with</span>
<a name="l01272"></a>01272 <span class="comment">                                                         performance counter 0.&quot; */</span>
<a name="l01273"></a>01273 <span class="preprocessor">#else</span>
<a name="l01274"></a><a class="code" href="structcvmx__hna__pfc0__ctl_1_1cvmx__hna__pfc0__ctl__s.html#ae3794790319203b7eb20580be3e77c23">01274</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__pfc0__ctl_1_1cvmx__hna__pfc0__ctl__s.html#ae3794790319203b7eb20580be3e77c23">clnum</a>                        : 2;
<a name="l01275"></a><a class="code" href="structcvmx__hna__pfc0__ctl_1_1cvmx__hna__pfc0__ctl__s.html#a99332d2aa43c725a7bb12b6296e3caaa">01275</a>     uint64_t <a class="code" href="structcvmx__hna__pfc0__ctl_1_1cvmx__hna__pfc0__ctl__s.html#a99332d2aa43c725a7bb12b6296e3caaa">clhpu</a>                        : 4;
<a name="l01276"></a><a class="code" href="structcvmx__hna__pfc0__ctl_1_1cvmx__hna__pfc0__ctl__s.html#a62092d0a1b6406043a336f08ce11e33b">01276</a>     uint64_t <a class="code" href="structcvmx__hna__pfc0__ctl_1_1cvmx__hna__pfc0__ctl__s.html#a62092d0a1b6406043a336f08ce11e33b">reserved_6_7</a>                 : 2;
<a name="l01277"></a><a class="code" href="structcvmx__hna__pfc0__ctl_1_1cvmx__hna__pfc0__ctl__s.html#aff1fa83b6e847f446f6e9f7b3e239f71">01277</a>     uint64_t <a class="code" href="structcvmx__hna__pfc0__ctl_1_1cvmx__hna__pfc0__ctl__s.html#aff1fa83b6e847f446f6e9f7b3e239f71">evsel</a>                        : 6;
<a name="l01278"></a><a class="code" href="structcvmx__hna__pfc0__ctl_1_1cvmx__hna__pfc0__ctl__s.html#a54ef25863b4cda9ae395896395fa2526">01278</a>     uint64_t <a class="code" href="structcvmx__hna__pfc0__ctl_1_1cvmx__hna__pfc0__ctl__s.html#a54ef25863b4cda9ae395896395fa2526">reserved_14_63</a>               : 50;
<a name="l01279"></a>01279 <span class="preprocessor">#endif</span>
<a name="l01280"></a>01280 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__pfc0__ctl.html#a8e3edc1e811927c96ae4bd72a1dbb49d">s</a>;
<a name="l01281"></a><a class="code" href="unioncvmx__hna__pfc0__ctl.html#a7d5e96f4b5092ddc2f6499f3bee04a65">01281</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc0__ctl_1_1cvmx__hna__pfc0__ctl__s.html">cvmx_hna_pfc0_ctl_s</a>            <a class="code" href="unioncvmx__hna__pfc0__ctl.html#a7d5e96f4b5092ddc2f6499f3bee04a65">cn73xx</a>;
<a name="l01282"></a><a class="code" href="unioncvmx__hna__pfc0__ctl.html#a2781c79103f4183b75eb6ed168280e1a">01282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc0__ctl_1_1cvmx__hna__pfc0__ctl__s.html">cvmx_hna_pfc0_ctl_s</a>            <a class="code" href="unioncvmx__hna__pfc0__ctl.html#a2781c79103f4183b75eb6ed168280e1a">cn78xx</a>;
<a name="l01283"></a><a class="code" href="unioncvmx__hna__pfc0__ctl.html#a09cd32e70f7cdf6007beac371119af6f">01283</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc0__ctl_1_1cvmx__hna__pfc0__ctl__s.html">cvmx_hna_pfc0_ctl_s</a>            <a class="code" href="unioncvmx__hna__pfc0__ctl.html#a09cd32e70f7cdf6007beac371119af6f">cn78xxp1</a>;
<a name="l01284"></a>01284 };
<a name="l01285"></a><a class="code" href="cvmx-hna-defs_8h.html#a64c42ce1b9b2b142bf611acf69c78757">01285</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__pfc0__ctl.html" title="cvmx_hna_pfc0_ctl">cvmx_hna_pfc0_ctl</a> <a class="code" href="unioncvmx__hna__pfc0__ctl.html" title="cvmx_hna_pfc0_ctl">cvmx_hna_pfc0_ctl_t</a>;
<a name="l01286"></a>01286 <span class="comment"></span>
<a name="l01287"></a>01287 <span class="comment">/**</span>
<a name="l01288"></a>01288 <span class="comment"> * cvmx_hna_pfc1_cnt</span>
<a name="l01289"></a>01289 <span class="comment"> */</span>
<a name="l01290"></a><a class="code" href="unioncvmx__hna__pfc1__cnt.html">01290</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__pfc1__cnt.html" title="cvmx_hna_pfc1_cnt">cvmx_hna_pfc1_cnt</a> {
<a name="l01291"></a><a class="code" href="unioncvmx__hna__pfc1__cnt.html#a6052960a90fb9b35934790034ac5e6ed">01291</a>     uint64_t <a class="code" href="unioncvmx__hna__pfc1__cnt.html#a6052960a90fb9b35934790034ac5e6ed">u64</a>;
<a name="l01292"></a><a class="code" href="structcvmx__hna__pfc1__cnt_1_1cvmx__hna__pfc1__cnt__s.html">01292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc1__cnt_1_1cvmx__hna__pfc1__cnt__s.html">cvmx_hna_pfc1_cnt_s</a> {
<a name="l01293"></a>01293 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01294"></a>01294 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__pfc1__cnt_1_1cvmx__hna__pfc1__cnt__s.html#a8693571c5acab02ea5af6b54c989f84a">pfcnt</a>                        : 64; <span class="comment">/**&lt; HNA performance counter 1. When HNA_PFC_GCTL[CNT1ENA]=1, the event selected by</span>
<a name="l01295"></a>01295 <span class="comment">                                                         HNA_PFC1_CTL[EVSEL] is counted. See also HNA_PFC_GCTL[CNT1WCLR] and HNA_PFC_GCTL</span>
<a name="l01296"></a>01296 <span class="comment">                                                         [CNT1RCLR] for special clear count cases available for software data collection. */</span>
<a name="l01297"></a>01297 <span class="preprocessor">#else</span>
<a name="l01298"></a><a class="code" href="structcvmx__hna__pfc1__cnt_1_1cvmx__hna__pfc1__cnt__s.html#a8693571c5acab02ea5af6b54c989f84a">01298</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__pfc1__cnt_1_1cvmx__hna__pfc1__cnt__s.html#a8693571c5acab02ea5af6b54c989f84a">pfcnt</a>                        : 64;
<a name="l01299"></a>01299 <span class="preprocessor">#endif</span>
<a name="l01300"></a>01300 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__pfc1__cnt.html#a1c9755e869f7e48ec0cc3a5702362415">s</a>;
<a name="l01301"></a><a class="code" href="unioncvmx__hna__pfc1__cnt.html#a043ed242822ea19c9d5235784eea36d3">01301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc1__cnt_1_1cvmx__hna__pfc1__cnt__s.html">cvmx_hna_pfc1_cnt_s</a>            <a class="code" href="unioncvmx__hna__pfc1__cnt.html#a043ed242822ea19c9d5235784eea36d3">cn73xx</a>;
<a name="l01302"></a><a class="code" href="unioncvmx__hna__pfc1__cnt.html#a8834d3796317b99a7a5ee613d4d9405b">01302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc1__cnt_1_1cvmx__hna__pfc1__cnt__s.html">cvmx_hna_pfc1_cnt_s</a>            <a class="code" href="unioncvmx__hna__pfc1__cnt.html#a8834d3796317b99a7a5ee613d4d9405b">cn78xx</a>;
<a name="l01303"></a><a class="code" href="unioncvmx__hna__pfc1__cnt.html#af4345db3936d9c3ef0ca13ebacc71522">01303</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc1__cnt_1_1cvmx__hna__pfc1__cnt__s.html">cvmx_hna_pfc1_cnt_s</a>            <a class="code" href="unioncvmx__hna__pfc1__cnt.html#af4345db3936d9c3ef0ca13ebacc71522">cn78xxp1</a>;
<a name="l01304"></a>01304 };
<a name="l01305"></a><a class="code" href="cvmx-hna-defs_8h.html#acd512ee6933adfa3160eff35656d0e2e">01305</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__pfc1__cnt.html" title="cvmx_hna_pfc1_cnt">cvmx_hna_pfc1_cnt</a> <a class="code" href="unioncvmx__hna__pfc1__cnt.html" title="cvmx_hna_pfc1_cnt">cvmx_hna_pfc1_cnt_t</a>;
<a name="l01306"></a>01306 <span class="comment"></span>
<a name="l01307"></a>01307 <span class="comment">/**</span>
<a name="l01308"></a>01308 <span class="comment"> * cvmx_hna_pfc1_ctl</span>
<a name="l01309"></a>01309 <span class="comment"> */</span>
<a name="l01310"></a><a class="code" href="unioncvmx__hna__pfc1__ctl.html">01310</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__pfc1__ctl.html" title="cvmx_hna_pfc1_ctl">cvmx_hna_pfc1_ctl</a> {
<a name="l01311"></a><a class="code" href="unioncvmx__hna__pfc1__ctl.html#ac64136d4902983d554640c79b5ed6b97">01311</a>     uint64_t <a class="code" href="unioncvmx__hna__pfc1__ctl.html#ac64136d4902983d554640c79b5ed6b97">u64</a>;
<a name="l01312"></a><a class="code" href="structcvmx__hna__pfc1__ctl_1_1cvmx__hna__pfc1__ctl__s.html">01312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc1__ctl_1_1cvmx__hna__pfc1__ctl__s.html">cvmx_hna_pfc1_ctl_s</a> {
<a name="l01313"></a>01313 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01314"></a>01314 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__pfc1__ctl_1_1cvmx__hna__pfc1__ctl__s.html#a66557db72ae8f63b4d733699004debaa">reserved_14_63</a>               : 50;
<a name="l01315"></a>01315     uint64_t <a class="code" href="structcvmx__hna__pfc1__ctl_1_1cvmx__hna__pfc1__ctl__s.html#a07d9cda2163da6c43c3a9f0ec7833c18">evsel</a>                        : 6;  <span class="comment">/**&lt; Performance counter 1 event selector (64 total). Enumerated by HNA_PFC_SEL_E. */</span>
<a name="l01316"></a>01316     uint64_t <a class="code" href="structcvmx__hna__pfc1__ctl_1_1cvmx__hna__pfc1__ctl__s.html#a6e1daa37c3160c341008e6429fce4901">reserved_6_7</a>                 : 2;
<a name="l01317"></a>01317     uint64_t <a class="code" href="structcvmx__hna__pfc1__ctl_1_1cvmx__hna__pfc1__ctl__s.html#ae73804919cae4bc17c172d798b5674ee">clhpu</a>                        : 4;  <span class="comment">/**&lt; &quot;Performance counter 1 cluster HPU selector. When HNA_PFC_GCTL[PMODE]=0 (per-cluster HPU),</span>
<a name="l01318"></a>01318 <span class="comment">                                                         this field is used to select/monitor the cluster&apos;s HPU# for all events associated with</span>
<a name="l01319"></a>01319 <span class="comment">                                                         performance counter 1.&quot; */</span>
<a name="l01320"></a>01320     uint64_t <a class="code" href="structcvmx__hna__pfc1__ctl_1_1cvmx__hna__pfc1__ctl__s.html#ae24d8f2b79094984d9cbe93a536ca4eb">clnum</a>                        : 2;  <span class="comment">/**&lt; &quot;Performance counter 1 cluster selector. When HNA_PFC_GCTL[PMODE]=0 (per-cluster HPU),</span>
<a name="l01321"></a>01321 <span class="comment">                                                         this field is used to select/monitor the cluster# for all events associated with</span>
<a name="l01322"></a>01322 <span class="comment">                                                         performance counter 1.&quot; */</span>
<a name="l01323"></a>01323 <span class="preprocessor">#else</span>
<a name="l01324"></a><a class="code" href="structcvmx__hna__pfc1__ctl_1_1cvmx__hna__pfc1__ctl__s.html#ae24d8f2b79094984d9cbe93a536ca4eb">01324</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__pfc1__ctl_1_1cvmx__hna__pfc1__ctl__s.html#ae24d8f2b79094984d9cbe93a536ca4eb">clnum</a>                        : 2;
<a name="l01325"></a><a class="code" href="structcvmx__hna__pfc1__ctl_1_1cvmx__hna__pfc1__ctl__s.html#ae73804919cae4bc17c172d798b5674ee">01325</a>     uint64_t <a class="code" href="structcvmx__hna__pfc1__ctl_1_1cvmx__hna__pfc1__ctl__s.html#ae73804919cae4bc17c172d798b5674ee">clhpu</a>                        : 4;
<a name="l01326"></a><a class="code" href="structcvmx__hna__pfc1__ctl_1_1cvmx__hna__pfc1__ctl__s.html#a6e1daa37c3160c341008e6429fce4901">01326</a>     uint64_t <a class="code" href="structcvmx__hna__pfc1__ctl_1_1cvmx__hna__pfc1__ctl__s.html#a6e1daa37c3160c341008e6429fce4901">reserved_6_7</a>                 : 2;
<a name="l01327"></a><a class="code" href="structcvmx__hna__pfc1__ctl_1_1cvmx__hna__pfc1__ctl__s.html#a07d9cda2163da6c43c3a9f0ec7833c18">01327</a>     uint64_t <a class="code" href="structcvmx__hna__pfc1__ctl_1_1cvmx__hna__pfc1__ctl__s.html#a07d9cda2163da6c43c3a9f0ec7833c18">evsel</a>                        : 6;
<a name="l01328"></a><a class="code" href="structcvmx__hna__pfc1__ctl_1_1cvmx__hna__pfc1__ctl__s.html#a66557db72ae8f63b4d733699004debaa">01328</a>     uint64_t <a class="code" href="structcvmx__hna__pfc1__ctl_1_1cvmx__hna__pfc1__ctl__s.html#a66557db72ae8f63b4d733699004debaa">reserved_14_63</a>               : 50;
<a name="l01329"></a>01329 <span class="preprocessor">#endif</span>
<a name="l01330"></a>01330 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__pfc1__ctl.html#ae867fe69ca1b780574f6e0bedcd0d092">s</a>;
<a name="l01331"></a><a class="code" href="unioncvmx__hna__pfc1__ctl.html#ac1468c7a6ce4c4ba5f3429f365634ea6">01331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc1__ctl_1_1cvmx__hna__pfc1__ctl__s.html">cvmx_hna_pfc1_ctl_s</a>            <a class="code" href="unioncvmx__hna__pfc1__ctl.html#ac1468c7a6ce4c4ba5f3429f365634ea6">cn73xx</a>;
<a name="l01332"></a><a class="code" href="unioncvmx__hna__pfc1__ctl.html#a80f9869ee051f34e8fcb7cc1896da243">01332</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc1__ctl_1_1cvmx__hna__pfc1__ctl__s.html">cvmx_hna_pfc1_ctl_s</a>            <a class="code" href="unioncvmx__hna__pfc1__ctl.html#a80f9869ee051f34e8fcb7cc1896da243">cn78xx</a>;
<a name="l01333"></a><a class="code" href="unioncvmx__hna__pfc1__ctl.html#add91cd971845c5f718d776c372a798ae">01333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc1__ctl_1_1cvmx__hna__pfc1__ctl__s.html">cvmx_hna_pfc1_ctl_s</a>            <a class="code" href="unioncvmx__hna__pfc1__ctl.html#add91cd971845c5f718d776c372a798ae">cn78xxp1</a>;
<a name="l01334"></a>01334 };
<a name="l01335"></a><a class="code" href="cvmx-hna-defs_8h.html#a566565fe1c325a829cb365cdf8a3051e">01335</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__pfc1__ctl.html" title="cvmx_hna_pfc1_ctl">cvmx_hna_pfc1_ctl</a> <a class="code" href="unioncvmx__hna__pfc1__ctl.html" title="cvmx_hna_pfc1_ctl">cvmx_hna_pfc1_ctl_t</a>;
<a name="l01336"></a>01336 <span class="comment"></span>
<a name="l01337"></a>01337 <span class="comment">/**</span>
<a name="l01338"></a>01338 <span class="comment"> * cvmx_hna_pfc2_cnt</span>
<a name="l01339"></a>01339 <span class="comment"> */</span>
<a name="l01340"></a><a class="code" href="unioncvmx__hna__pfc2__cnt.html">01340</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__pfc2__cnt.html" title="cvmx_hna_pfc2_cnt">cvmx_hna_pfc2_cnt</a> {
<a name="l01341"></a><a class="code" href="unioncvmx__hna__pfc2__cnt.html#a872fdf2a5c128a0a2eea04c5dd424950">01341</a>     uint64_t <a class="code" href="unioncvmx__hna__pfc2__cnt.html#a872fdf2a5c128a0a2eea04c5dd424950">u64</a>;
<a name="l01342"></a><a class="code" href="structcvmx__hna__pfc2__cnt_1_1cvmx__hna__pfc2__cnt__s.html">01342</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc2__cnt_1_1cvmx__hna__pfc2__cnt__s.html">cvmx_hna_pfc2_cnt_s</a> {
<a name="l01343"></a>01343 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01344"></a>01344 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__pfc2__cnt_1_1cvmx__hna__pfc2__cnt__s.html#addf78b253eaa462c9d7f190b8d6d61fd">pfcnt</a>                        : 64; <span class="comment">/**&lt; HNA performance counter 2. When HNA_PFC_GCTL[CNT2ENA]=1, the event selected by</span>
<a name="l01345"></a>01345 <span class="comment">                                                         HNA_PFC2_CTL[EVSEL] is counted. See also HNA_PFC_GCTL[CNT2WCLR] and HNA_PFC_GCTL</span>
<a name="l01346"></a>01346 <span class="comment">                                                         [CNT2RCLR] for special clear count cases available for software data collection. */</span>
<a name="l01347"></a>01347 <span class="preprocessor">#else</span>
<a name="l01348"></a><a class="code" href="structcvmx__hna__pfc2__cnt_1_1cvmx__hna__pfc2__cnt__s.html#addf78b253eaa462c9d7f190b8d6d61fd">01348</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__pfc2__cnt_1_1cvmx__hna__pfc2__cnt__s.html#addf78b253eaa462c9d7f190b8d6d61fd">pfcnt</a>                        : 64;
<a name="l01349"></a>01349 <span class="preprocessor">#endif</span>
<a name="l01350"></a>01350 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__pfc2__cnt.html#aeb6aa05063c7e2b7e7672c53dad30958">s</a>;
<a name="l01351"></a><a class="code" href="unioncvmx__hna__pfc2__cnt.html#a632831951a4ee7cf9477c2b26485dccf">01351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc2__cnt_1_1cvmx__hna__pfc2__cnt__s.html">cvmx_hna_pfc2_cnt_s</a>            <a class="code" href="unioncvmx__hna__pfc2__cnt.html#a632831951a4ee7cf9477c2b26485dccf">cn73xx</a>;
<a name="l01352"></a><a class="code" href="unioncvmx__hna__pfc2__cnt.html#a999ad128315493fcfebe5d233a4d1e68">01352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc2__cnt_1_1cvmx__hna__pfc2__cnt__s.html">cvmx_hna_pfc2_cnt_s</a>            <a class="code" href="unioncvmx__hna__pfc2__cnt.html#a999ad128315493fcfebe5d233a4d1e68">cn78xx</a>;
<a name="l01353"></a><a class="code" href="unioncvmx__hna__pfc2__cnt.html#abe83436b3cd7ef286a665f378ebc6e72">01353</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc2__cnt_1_1cvmx__hna__pfc2__cnt__s.html">cvmx_hna_pfc2_cnt_s</a>            <a class="code" href="unioncvmx__hna__pfc2__cnt.html#abe83436b3cd7ef286a665f378ebc6e72">cn78xxp1</a>;
<a name="l01354"></a>01354 };
<a name="l01355"></a><a class="code" href="cvmx-hna-defs_8h.html#a25ee05bf151b8d49ed10fa798ffa5600">01355</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__pfc2__cnt.html" title="cvmx_hna_pfc2_cnt">cvmx_hna_pfc2_cnt</a> <a class="code" href="unioncvmx__hna__pfc2__cnt.html" title="cvmx_hna_pfc2_cnt">cvmx_hna_pfc2_cnt_t</a>;
<a name="l01356"></a>01356 <span class="comment"></span>
<a name="l01357"></a>01357 <span class="comment">/**</span>
<a name="l01358"></a>01358 <span class="comment"> * cvmx_hna_pfc2_ctl</span>
<a name="l01359"></a>01359 <span class="comment"> */</span>
<a name="l01360"></a><a class="code" href="unioncvmx__hna__pfc2__ctl.html">01360</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__pfc2__ctl.html" title="cvmx_hna_pfc2_ctl">cvmx_hna_pfc2_ctl</a> {
<a name="l01361"></a><a class="code" href="unioncvmx__hna__pfc2__ctl.html#a49f6f44828b4598891cc46ad59dae039">01361</a>     uint64_t <a class="code" href="unioncvmx__hna__pfc2__ctl.html#a49f6f44828b4598891cc46ad59dae039">u64</a>;
<a name="l01362"></a><a class="code" href="structcvmx__hna__pfc2__ctl_1_1cvmx__hna__pfc2__ctl__s.html">01362</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc2__ctl_1_1cvmx__hna__pfc2__ctl__s.html">cvmx_hna_pfc2_ctl_s</a> {
<a name="l01363"></a>01363 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01364"></a>01364 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__pfc2__ctl_1_1cvmx__hna__pfc2__ctl__s.html#af3e47e37096e6503e0ed3fb78d27fe0d">reserved_14_63</a>               : 50;
<a name="l01365"></a>01365     uint64_t <a class="code" href="structcvmx__hna__pfc2__ctl_1_1cvmx__hna__pfc2__ctl__s.html#a1926f627c41f6ad28dfac320953df62a">evsel</a>                        : 6;  <span class="comment">/**&lt; Performance counter 2 event selector (64 total). Enumerated by HNA_PFC_SEL_E. */</span>
<a name="l01366"></a>01366     uint64_t <a class="code" href="structcvmx__hna__pfc2__ctl_1_1cvmx__hna__pfc2__ctl__s.html#a8b01d03b23ea3ab40b3ff25e042c5bb5">reserved_6_7</a>                 : 2;
<a name="l01367"></a>01367     uint64_t <a class="code" href="structcvmx__hna__pfc2__ctl_1_1cvmx__hna__pfc2__ctl__s.html#a8b5785b17e6359ada2c8de9cf2663bb6">clhpu</a>                        : 4;  <span class="comment">/**&lt; &quot;Performance counter 2 cluster HPU Selector. When HNA_PFC_GCTL[PMODE]=0 (per-cluster</span>
<a name="l01368"></a>01368 <span class="comment">                                                         HPU), this field is used to select/monitor the cluster&apos;s HPU# for all events associated</span>
<a name="l01369"></a>01369 <span class="comment">                                                         with performance counter 2.&quot; */</span>
<a name="l01370"></a>01370     uint64_t <a class="code" href="structcvmx__hna__pfc2__ctl_1_1cvmx__hna__pfc2__ctl__s.html#a2fc3e4b519c715bb5e6341f31ab2d67c">clnum</a>                        : 2;  <span class="comment">/**&lt; &quot;Performance counter 2 cluster selector. When HNA_PFC_GCTL[PMODE]=0 (per-cluster HPU),</span>
<a name="l01371"></a>01371 <span class="comment">                                                         this field is used to select/monitor the cluster# for all events associated with</span>
<a name="l01372"></a>01372 <span class="comment">                                                         performance counter 2.&quot; */</span>
<a name="l01373"></a>01373 <span class="preprocessor">#else</span>
<a name="l01374"></a><a class="code" href="structcvmx__hna__pfc2__ctl_1_1cvmx__hna__pfc2__ctl__s.html#a2fc3e4b519c715bb5e6341f31ab2d67c">01374</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__pfc2__ctl_1_1cvmx__hna__pfc2__ctl__s.html#a2fc3e4b519c715bb5e6341f31ab2d67c">clnum</a>                        : 2;
<a name="l01375"></a><a class="code" href="structcvmx__hna__pfc2__ctl_1_1cvmx__hna__pfc2__ctl__s.html#a8b5785b17e6359ada2c8de9cf2663bb6">01375</a>     uint64_t <a class="code" href="structcvmx__hna__pfc2__ctl_1_1cvmx__hna__pfc2__ctl__s.html#a8b5785b17e6359ada2c8de9cf2663bb6">clhpu</a>                        : 4;
<a name="l01376"></a><a class="code" href="structcvmx__hna__pfc2__ctl_1_1cvmx__hna__pfc2__ctl__s.html#a8b01d03b23ea3ab40b3ff25e042c5bb5">01376</a>     uint64_t <a class="code" href="structcvmx__hna__pfc2__ctl_1_1cvmx__hna__pfc2__ctl__s.html#a8b01d03b23ea3ab40b3ff25e042c5bb5">reserved_6_7</a>                 : 2;
<a name="l01377"></a><a class="code" href="structcvmx__hna__pfc2__ctl_1_1cvmx__hna__pfc2__ctl__s.html#a1926f627c41f6ad28dfac320953df62a">01377</a>     uint64_t <a class="code" href="structcvmx__hna__pfc2__ctl_1_1cvmx__hna__pfc2__ctl__s.html#a1926f627c41f6ad28dfac320953df62a">evsel</a>                        : 6;
<a name="l01378"></a><a class="code" href="structcvmx__hna__pfc2__ctl_1_1cvmx__hna__pfc2__ctl__s.html#af3e47e37096e6503e0ed3fb78d27fe0d">01378</a>     uint64_t <a class="code" href="structcvmx__hna__pfc2__ctl_1_1cvmx__hna__pfc2__ctl__s.html#af3e47e37096e6503e0ed3fb78d27fe0d">reserved_14_63</a>               : 50;
<a name="l01379"></a>01379 <span class="preprocessor">#endif</span>
<a name="l01380"></a>01380 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__pfc2__ctl.html#a464c7ae6f3e6da724a6d88fe27a772df">s</a>;
<a name="l01381"></a><a class="code" href="unioncvmx__hna__pfc2__ctl.html#a07ef2238adb3da1b28fad20a119fb507">01381</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc2__ctl_1_1cvmx__hna__pfc2__ctl__s.html">cvmx_hna_pfc2_ctl_s</a>            <a class="code" href="unioncvmx__hna__pfc2__ctl.html#a07ef2238adb3da1b28fad20a119fb507">cn73xx</a>;
<a name="l01382"></a><a class="code" href="unioncvmx__hna__pfc2__ctl.html#a84e1a2f56338f7e9e06102a5996a6a1a">01382</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc2__ctl_1_1cvmx__hna__pfc2__ctl__s.html">cvmx_hna_pfc2_ctl_s</a>            <a class="code" href="unioncvmx__hna__pfc2__ctl.html#a84e1a2f56338f7e9e06102a5996a6a1a">cn78xx</a>;
<a name="l01383"></a><a class="code" href="unioncvmx__hna__pfc2__ctl.html#a6a14a20d1bd683e9eaeb76b688d4a654">01383</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc2__ctl_1_1cvmx__hna__pfc2__ctl__s.html">cvmx_hna_pfc2_ctl_s</a>            <a class="code" href="unioncvmx__hna__pfc2__ctl.html#a6a14a20d1bd683e9eaeb76b688d4a654">cn78xxp1</a>;
<a name="l01384"></a>01384 };
<a name="l01385"></a><a class="code" href="cvmx-hna-defs_8h.html#aa9a3ded04cd05cbebd1de0b36d655b7e">01385</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__pfc2__ctl.html" title="cvmx_hna_pfc2_ctl">cvmx_hna_pfc2_ctl</a> <a class="code" href="unioncvmx__hna__pfc2__ctl.html" title="cvmx_hna_pfc2_ctl">cvmx_hna_pfc2_ctl_t</a>;
<a name="l01386"></a>01386 <span class="comment"></span>
<a name="l01387"></a>01387 <span class="comment">/**</span>
<a name="l01388"></a>01388 <span class="comment"> * cvmx_hna_pfc3_cnt</span>
<a name="l01389"></a>01389 <span class="comment"> */</span>
<a name="l01390"></a><a class="code" href="unioncvmx__hna__pfc3__cnt.html">01390</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__pfc3__cnt.html" title="cvmx_hna_pfc3_cnt">cvmx_hna_pfc3_cnt</a> {
<a name="l01391"></a><a class="code" href="unioncvmx__hna__pfc3__cnt.html#a3efc295768c4c29d303740916ad1e566">01391</a>     uint64_t <a class="code" href="unioncvmx__hna__pfc3__cnt.html#a3efc295768c4c29d303740916ad1e566">u64</a>;
<a name="l01392"></a><a class="code" href="structcvmx__hna__pfc3__cnt_1_1cvmx__hna__pfc3__cnt__s.html">01392</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc3__cnt_1_1cvmx__hna__pfc3__cnt__s.html">cvmx_hna_pfc3_cnt_s</a> {
<a name="l01393"></a>01393 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01394"></a>01394 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__pfc3__cnt_1_1cvmx__hna__pfc3__cnt__s.html#abab0038af53681461ab06f942141000f">pfcnt</a>                        : 64; <span class="comment">/**&lt; HNA performance counter 3. When HNA_PFC_GCTL[CNT3ENA]=1, the event selected by</span>
<a name="l01395"></a>01395 <span class="comment">                                                         HNA_PFC3_CTL[EVSEL] is counted. See also HNA_PFC_GCTL[CNT3WCLR] and HNA_PFC_GCTL</span>
<a name="l01396"></a>01396 <span class="comment">                                                         [CNT3RCLR] for special clear count cases available for software data collection. */</span>
<a name="l01397"></a>01397 <span class="preprocessor">#else</span>
<a name="l01398"></a><a class="code" href="structcvmx__hna__pfc3__cnt_1_1cvmx__hna__pfc3__cnt__s.html#abab0038af53681461ab06f942141000f">01398</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__pfc3__cnt_1_1cvmx__hna__pfc3__cnt__s.html#abab0038af53681461ab06f942141000f">pfcnt</a>                        : 64;
<a name="l01399"></a>01399 <span class="preprocessor">#endif</span>
<a name="l01400"></a>01400 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__pfc3__cnt.html#aa0c4607314c40736585f1c44f985b9f3">s</a>;
<a name="l01401"></a><a class="code" href="unioncvmx__hna__pfc3__cnt.html#a42a0902ebd8216ab7446cb8a436732e4">01401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc3__cnt_1_1cvmx__hna__pfc3__cnt__s.html">cvmx_hna_pfc3_cnt_s</a>            <a class="code" href="unioncvmx__hna__pfc3__cnt.html#a42a0902ebd8216ab7446cb8a436732e4">cn73xx</a>;
<a name="l01402"></a><a class="code" href="unioncvmx__hna__pfc3__cnt.html#a0115fcc8637ad6f152e245d03ff510a9">01402</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc3__cnt_1_1cvmx__hna__pfc3__cnt__s.html">cvmx_hna_pfc3_cnt_s</a>            <a class="code" href="unioncvmx__hna__pfc3__cnt.html#a0115fcc8637ad6f152e245d03ff510a9">cn78xx</a>;
<a name="l01403"></a><a class="code" href="unioncvmx__hna__pfc3__cnt.html#ae69d6da798cf16fd93f7b6724a69412b">01403</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc3__cnt_1_1cvmx__hna__pfc3__cnt__s.html">cvmx_hna_pfc3_cnt_s</a>            <a class="code" href="unioncvmx__hna__pfc3__cnt.html#ae69d6da798cf16fd93f7b6724a69412b">cn78xxp1</a>;
<a name="l01404"></a>01404 };
<a name="l01405"></a><a class="code" href="cvmx-hna-defs_8h.html#ae1acf8dbb94af3eb6fa1a17d219917b1">01405</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__pfc3__cnt.html" title="cvmx_hna_pfc3_cnt">cvmx_hna_pfc3_cnt</a> <a class="code" href="unioncvmx__hna__pfc3__cnt.html" title="cvmx_hna_pfc3_cnt">cvmx_hna_pfc3_cnt_t</a>;
<a name="l01406"></a>01406 <span class="comment"></span>
<a name="l01407"></a>01407 <span class="comment">/**</span>
<a name="l01408"></a>01408 <span class="comment"> * cvmx_hna_pfc3_ctl</span>
<a name="l01409"></a>01409 <span class="comment"> */</span>
<a name="l01410"></a><a class="code" href="unioncvmx__hna__pfc3__ctl.html">01410</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__pfc3__ctl.html" title="cvmx_hna_pfc3_ctl">cvmx_hna_pfc3_ctl</a> {
<a name="l01411"></a><a class="code" href="unioncvmx__hna__pfc3__ctl.html#a812fa29f976569bf3b07b1f6cf1e550e">01411</a>     uint64_t <a class="code" href="unioncvmx__hna__pfc3__ctl.html#a812fa29f976569bf3b07b1f6cf1e550e">u64</a>;
<a name="l01412"></a><a class="code" href="structcvmx__hna__pfc3__ctl_1_1cvmx__hna__pfc3__ctl__s.html">01412</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc3__ctl_1_1cvmx__hna__pfc3__ctl__s.html">cvmx_hna_pfc3_ctl_s</a> {
<a name="l01413"></a>01413 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01414"></a>01414 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__pfc3__ctl_1_1cvmx__hna__pfc3__ctl__s.html#abf07a571f4cf1c64fdbc1e5446d830d8">reserved_14_63</a>               : 50;
<a name="l01415"></a>01415     uint64_t <a class="code" href="structcvmx__hna__pfc3__ctl_1_1cvmx__hna__pfc3__ctl__s.html#a4589b7bac326057822ff6c000bb35ecd">evsel</a>                        : 6;  <span class="comment">/**&lt; Performance counter 3 event selector (64 total). Enumerated by HNA_PFC_SEL_E. */</span>
<a name="l01416"></a>01416     uint64_t <a class="code" href="structcvmx__hna__pfc3__ctl_1_1cvmx__hna__pfc3__ctl__s.html#a5063f3af3a1bce2aac481d70c0f04b89">reserved_6_7</a>                 : 2;
<a name="l01417"></a>01417     uint64_t <a class="code" href="structcvmx__hna__pfc3__ctl_1_1cvmx__hna__pfc3__ctl__s.html#a38528f27f7b4f9c9cd0af8cbca2d0d43">clhpu</a>                        : 4;  <span class="comment">/**&lt; &quot;Performance counter 3 cluster HPU selector. When HNA_PFC_GCTL[PMODE]=0 (per-cluster HPU),</span>
<a name="l01418"></a>01418 <span class="comment">                                                         this field is used to select/monitor the cluster&apos;s HPU# for all events associated with</span>
<a name="l01419"></a>01419 <span class="comment">                                                         performance counter 3.&quot; */</span>
<a name="l01420"></a>01420     uint64_t <a class="code" href="structcvmx__hna__pfc3__ctl_1_1cvmx__hna__pfc3__ctl__s.html#a58317cd780e1471195098b2da48ea294">clnum</a>                        : 2;  <span class="comment">/**&lt; &quot;Performance counter 3 cluster selector. When HNA_PFC_GCTL[PMODE]=0 (per-cluster HPU),</span>
<a name="l01421"></a>01421 <span class="comment">                                                         this field is used to select/monitor the cluster# for all events associated with</span>
<a name="l01422"></a>01422 <span class="comment">                                                         performance counter 3.&quot; */</span>
<a name="l01423"></a>01423 <span class="preprocessor">#else</span>
<a name="l01424"></a><a class="code" href="structcvmx__hna__pfc3__ctl_1_1cvmx__hna__pfc3__ctl__s.html#a58317cd780e1471195098b2da48ea294">01424</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__pfc3__ctl_1_1cvmx__hna__pfc3__ctl__s.html#a58317cd780e1471195098b2da48ea294">clnum</a>                        : 2;
<a name="l01425"></a><a class="code" href="structcvmx__hna__pfc3__ctl_1_1cvmx__hna__pfc3__ctl__s.html#a38528f27f7b4f9c9cd0af8cbca2d0d43">01425</a>     uint64_t <a class="code" href="structcvmx__hna__pfc3__ctl_1_1cvmx__hna__pfc3__ctl__s.html#a38528f27f7b4f9c9cd0af8cbca2d0d43">clhpu</a>                        : 4;
<a name="l01426"></a><a class="code" href="structcvmx__hna__pfc3__ctl_1_1cvmx__hna__pfc3__ctl__s.html#a5063f3af3a1bce2aac481d70c0f04b89">01426</a>     uint64_t <a class="code" href="structcvmx__hna__pfc3__ctl_1_1cvmx__hna__pfc3__ctl__s.html#a5063f3af3a1bce2aac481d70c0f04b89">reserved_6_7</a>                 : 2;
<a name="l01427"></a><a class="code" href="structcvmx__hna__pfc3__ctl_1_1cvmx__hna__pfc3__ctl__s.html#a4589b7bac326057822ff6c000bb35ecd">01427</a>     uint64_t <a class="code" href="structcvmx__hna__pfc3__ctl_1_1cvmx__hna__pfc3__ctl__s.html#a4589b7bac326057822ff6c000bb35ecd">evsel</a>                        : 6;
<a name="l01428"></a><a class="code" href="structcvmx__hna__pfc3__ctl_1_1cvmx__hna__pfc3__ctl__s.html#abf07a571f4cf1c64fdbc1e5446d830d8">01428</a>     uint64_t <a class="code" href="structcvmx__hna__pfc3__ctl_1_1cvmx__hna__pfc3__ctl__s.html#abf07a571f4cf1c64fdbc1e5446d830d8">reserved_14_63</a>               : 50;
<a name="l01429"></a>01429 <span class="preprocessor">#endif</span>
<a name="l01430"></a>01430 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__pfc3__ctl.html#af53b56ee2f03b49d3dc314760583859b">s</a>;
<a name="l01431"></a><a class="code" href="unioncvmx__hna__pfc3__ctl.html#abd5efe6f313e3559109fcf8acef4a875">01431</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc3__ctl_1_1cvmx__hna__pfc3__ctl__s.html">cvmx_hna_pfc3_ctl_s</a>            <a class="code" href="unioncvmx__hna__pfc3__ctl.html#abd5efe6f313e3559109fcf8acef4a875">cn73xx</a>;
<a name="l01432"></a><a class="code" href="unioncvmx__hna__pfc3__ctl.html#adda63561d6ba7d5eb65f66c7e02282a4">01432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc3__ctl_1_1cvmx__hna__pfc3__ctl__s.html">cvmx_hna_pfc3_ctl_s</a>            <a class="code" href="unioncvmx__hna__pfc3__ctl.html#adda63561d6ba7d5eb65f66c7e02282a4">cn78xx</a>;
<a name="l01433"></a><a class="code" href="unioncvmx__hna__pfc3__ctl.html#a91f4f4fe0451a4bbfa326ef4c4582e42">01433</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc3__ctl_1_1cvmx__hna__pfc3__ctl__s.html">cvmx_hna_pfc3_ctl_s</a>            <a class="code" href="unioncvmx__hna__pfc3__ctl.html#a91f4f4fe0451a4bbfa326ef4c4582e42">cn78xxp1</a>;
<a name="l01434"></a>01434 };
<a name="l01435"></a><a class="code" href="cvmx-hna-defs_8h.html#a848bea53ed94fd04025dbaf3837ae8ff">01435</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__pfc3__ctl.html" title="cvmx_hna_pfc3_ctl">cvmx_hna_pfc3_ctl</a> <a class="code" href="unioncvmx__hna__pfc3__ctl.html" title="cvmx_hna_pfc3_ctl">cvmx_hna_pfc3_ctl_t</a>;
<a name="l01436"></a>01436 <span class="comment"></span>
<a name="l01437"></a>01437 <span class="comment">/**</span>
<a name="l01438"></a>01438 <span class="comment"> * cvmx_hna_pfc_gctl</span>
<a name="l01439"></a>01439 <span class="comment"> *</span>
<a name="l01440"></a>01440 <span class="comment"> * Global control across all performance counters.</span>
<a name="l01441"></a>01441 <span class="comment"> *</span>
<a name="l01442"></a>01442 <span class="comment"> */</span>
<a name="l01443"></a><a class="code" href="unioncvmx__hna__pfc__gctl.html">01443</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__pfc__gctl.html" title="cvmx_hna_pfc_gctl">cvmx_hna_pfc_gctl</a> {
<a name="l01444"></a><a class="code" href="unioncvmx__hna__pfc__gctl.html#ad03378ca84419cb6ec594ab26f0a7b35">01444</a>     uint64_t <a class="code" href="unioncvmx__hna__pfc__gctl.html#ad03378ca84419cb6ec594ab26f0a7b35">u64</a>;
<a name="l01445"></a><a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html">01445</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html">cvmx_hna_pfc_gctl_s</a> {
<a name="l01446"></a>01446 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01447"></a>01447 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#afab9b5437577221f6c7da8ca77793915">reserved_12_63</a>               : 52;
<a name="l01448"></a>01448     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#af7c8b948dfb9fbb06023bc65ac1ce0f4">cnt3rclr</a>                     : 1;  <span class="comment">/**&lt; Performance counter 3 read clear. If this bit is set, CSR reads to the HNA_PFC3_CNT will</span>
<a name="l01449"></a>01449 <span class="comment">                                                         clear the count value. This allows software to maintain &apos;cumulative&apos; counters to avoid</span>
<a name="l01450"></a>01450 <span class="comment">                                                         hardware wraparound. */</span>
<a name="l01451"></a>01451     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#a03eb98d28b66ad3e528eb53a21d95795">cnt2rclr</a>                     : 1;  <span class="comment">/**&lt; Performance counter 2 read clear. If this bit is set, CSR reads to the HNA_PFC2_CNT will</span>
<a name="l01452"></a>01452 <span class="comment">                                                         clear the count value. This allows software to maintain &apos;cumulative&apos; counters to avoid</span>
<a name="l01453"></a>01453 <span class="comment">                                                         hardware wraparound. */</span>
<a name="l01454"></a>01454     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#a604124508956fe9b4fb54c5068250d70">cnt1rclr</a>                     : 1;  <span class="comment">/**&lt; Performance counter 1 read clear. If this bit is set, CSR reads to the HNA_PFC1_CNT will</span>
<a name="l01455"></a>01455 <span class="comment">                                                         clear the count value. This allows software to maintain &apos;cumulative&apos; counters to avoid</span>
<a name="l01456"></a>01456 <span class="comment">                                                         hardware wraparound. */</span>
<a name="l01457"></a>01457     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#af8ca74d801161ab86daaea400a1308f9">cnt0rclr</a>                     : 1;  <span class="comment">/**&lt; Performance counter 0 read clear. If this bit is set, CSR reads to the HNA_PFC0_CNT will</span>
<a name="l01458"></a>01458 <span class="comment">                                                         clear the count value. This allows software to maintain &apos;cumulative&apos; counters to avoid</span>
<a name="l01459"></a>01459 <span class="comment">                                                         hardware wraparound. */</span>
<a name="l01460"></a>01460     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#acf800e2d01c48c6a912f9d75cc2363f9">cnt3wclr</a>                     : 1;  <span class="comment">/**&lt; Performance counter 3 write clear. If this bit is set, CSR writes to the HNA_PFC3_CNT will</span>
<a name="l01461"></a>01461 <span class="comment">                                                         clear the count value. If this bit is clear, CSR writes to the HNA_PFC3_CNT will continue</span>
<a name="l01462"></a>01462 <span class="comment">                                                         the count from the written value. */</span>
<a name="l01463"></a>01463     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#aaac6c5130535be634bd8f74394bcc564">cnt2wclr</a>                     : 1;  <span class="comment">/**&lt; Performance counter 2 write clear. If this bit is set, CSR writes to the HNA_PFC2_CNT will</span>
<a name="l01464"></a>01464 <span class="comment">                                                         clear the count value. If this bit is clear, CSR writes to the HNA_PFC2_CNT will continue</span>
<a name="l01465"></a>01465 <span class="comment">                                                         the count from the written value. */</span>
<a name="l01466"></a>01466     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#a1973c4074a782a0f24a7924d2990be62">cnt1wclr</a>                     : 1;  <span class="comment">/**&lt; Performance counter 1 write clear. If this bit is set, CSR writes to the HNA_PFC1_CNT will</span>
<a name="l01467"></a>01467 <span class="comment">                                                         clear the count value. If this bit is clear, CSR writes to the HNA_PFC1_CNT will continue</span>
<a name="l01468"></a>01468 <span class="comment">                                                         the count from the written value. */</span>
<a name="l01469"></a>01469     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#abcb90275b90a98144eb0b4efafc2d38b">cnt0wclr</a>                     : 1;  <span class="comment">/**&lt; Performance counter 0 write clear. If this bit is set, CSR writes to the HNA_PFC0_CNT will</span>
<a name="l01470"></a>01470 <span class="comment">                                                         clear the count value. If this bit is clear, CSR writes to the HNA_PFC0_CNT will continue</span>
<a name="l01471"></a>01471 <span class="comment">                                                         the count from the written value. */</span>
<a name="l01472"></a>01472     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#a01e4c33721489db66a93ade5335ef8ff">cnt3ena</a>                      : 1;  <span class="comment">/**&lt; Performance counter 3 enable. When this bit is set, the performance counter 3 is enabled. */</span>
<a name="l01473"></a>01473     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#abd399715e0d51b62e5ee520d9d91b6fb">cnt2ena</a>                      : 1;  <span class="comment">/**&lt; Performance counter 2 enable. When this bit is set, the performance counter 2 is enabled. */</span>
<a name="l01474"></a>01474     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#ad704ea3f9ac9970088eed2224d7dc1ab">cnt1ena</a>                      : 1;  <span class="comment">/**&lt; Performance counter 1 enable. When this bit is set, the performance counter 1 is enabled. */</span>
<a name="l01475"></a>01475     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#a03036582ba1e2ee753e51e19baa918ed">cnt0ena</a>                      : 1;  <span class="comment">/**&lt; Performance counter 0 enable. When this bit is set, the performance counter 0 is enabled. */</span>
<a name="l01476"></a>01476 <span class="preprocessor">#else</span>
<a name="l01477"></a><a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#a03036582ba1e2ee753e51e19baa918ed">01477</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#a03036582ba1e2ee753e51e19baa918ed">cnt0ena</a>                      : 1;
<a name="l01478"></a><a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#ad704ea3f9ac9970088eed2224d7dc1ab">01478</a>     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#ad704ea3f9ac9970088eed2224d7dc1ab">cnt1ena</a>                      : 1;
<a name="l01479"></a><a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#abd399715e0d51b62e5ee520d9d91b6fb">01479</a>     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#abd399715e0d51b62e5ee520d9d91b6fb">cnt2ena</a>                      : 1;
<a name="l01480"></a><a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#a01e4c33721489db66a93ade5335ef8ff">01480</a>     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#a01e4c33721489db66a93ade5335ef8ff">cnt3ena</a>                      : 1;
<a name="l01481"></a><a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#abcb90275b90a98144eb0b4efafc2d38b">01481</a>     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#abcb90275b90a98144eb0b4efafc2d38b">cnt0wclr</a>                     : 1;
<a name="l01482"></a><a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#a1973c4074a782a0f24a7924d2990be62">01482</a>     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#a1973c4074a782a0f24a7924d2990be62">cnt1wclr</a>                     : 1;
<a name="l01483"></a><a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#aaac6c5130535be634bd8f74394bcc564">01483</a>     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#aaac6c5130535be634bd8f74394bcc564">cnt2wclr</a>                     : 1;
<a name="l01484"></a><a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#acf800e2d01c48c6a912f9d75cc2363f9">01484</a>     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#acf800e2d01c48c6a912f9d75cc2363f9">cnt3wclr</a>                     : 1;
<a name="l01485"></a><a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#af8ca74d801161ab86daaea400a1308f9">01485</a>     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#af8ca74d801161ab86daaea400a1308f9">cnt0rclr</a>                     : 1;
<a name="l01486"></a><a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#a604124508956fe9b4fb54c5068250d70">01486</a>     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#a604124508956fe9b4fb54c5068250d70">cnt1rclr</a>                     : 1;
<a name="l01487"></a><a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#a03eb98d28b66ad3e528eb53a21d95795">01487</a>     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#a03eb98d28b66ad3e528eb53a21d95795">cnt2rclr</a>                     : 1;
<a name="l01488"></a><a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#af7c8b948dfb9fbb06023bc65ac1ce0f4">01488</a>     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#af7c8b948dfb9fbb06023bc65ac1ce0f4">cnt3rclr</a>                     : 1;
<a name="l01489"></a><a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#afab9b5437577221f6c7da8ca77793915">01489</a>     uint64_t <a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html#afab9b5437577221f6c7da8ca77793915">reserved_12_63</a>               : 52;
<a name="l01490"></a>01490 <span class="preprocessor">#endif</span>
<a name="l01491"></a>01491 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__pfc__gctl.html#a27f9409de1d73d9d8f3380cc105ced71">s</a>;
<a name="l01492"></a><a class="code" href="unioncvmx__hna__pfc__gctl.html#aa7c8fa8de4b6236ad8810d2e142ccbf3">01492</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html">cvmx_hna_pfc_gctl_s</a>            <a class="code" href="unioncvmx__hna__pfc__gctl.html#aa7c8fa8de4b6236ad8810d2e142ccbf3">cn73xx</a>;
<a name="l01493"></a><a class="code" href="unioncvmx__hna__pfc__gctl.html#a4e44e8638d14efa924891f8b990b317b">01493</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html">cvmx_hna_pfc_gctl_s</a>            <a class="code" href="unioncvmx__hna__pfc__gctl.html#a4e44e8638d14efa924891f8b990b317b">cn78xx</a>;
<a name="l01494"></a><a class="code" href="unioncvmx__hna__pfc__gctl.html#a59204476353461ac9059ca20af9caff3">01494</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__pfc__gctl_1_1cvmx__hna__pfc__gctl__s.html">cvmx_hna_pfc_gctl_s</a>            <a class="code" href="unioncvmx__hna__pfc__gctl.html#a59204476353461ac9059ca20af9caff3">cn78xxp1</a>;
<a name="l01495"></a>01495 };
<a name="l01496"></a><a class="code" href="cvmx-hna-defs_8h.html#a333f6d2e4f6e87b18bcdfb40c3bd217a">01496</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__pfc__gctl.html" title="cvmx_hna_pfc_gctl">cvmx_hna_pfc_gctl</a> <a class="code" href="unioncvmx__hna__pfc__gctl.html" title="cvmx_hna_pfc_gctl">cvmx_hna_pfc_gctl_t</a>;
<a name="l01497"></a>01497 <span class="comment"></span>
<a name="l01498"></a>01498 <span class="comment">/**</span>
<a name="l01499"></a>01499 <span class="comment"> * cvmx_hna_sbd_dbg0</span>
<a name="l01500"></a>01500 <span class="comment"> *</span>
<a name="l01501"></a>01501 <span class="comment"> * When the HNA_CONTROL[SBDLCK] bit is written to 1, the contents of this register are locked</span>
<a name="l01502"></a>01502 <span class="comment"> * down. Otherwise, the contents of this register are the active contents of the HNA scoreboard</span>
<a name="l01503"></a>01503 <span class="comment"> * at the time of the CSR read.</span>
<a name="l01504"></a>01504 <span class="comment"> */</span>
<a name="l01505"></a><a class="code" href="unioncvmx__hna__sbd__dbg0.html">01505</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__sbd__dbg0.html" title="cvmx_hna_sbd_dbg0">cvmx_hna_sbd_dbg0</a> {
<a name="l01506"></a><a class="code" href="unioncvmx__hna__sbd__dbg0.html#a47d627da3fefa8a71ae89fc2098c1ffa">01506</a>     uint64_t <a class="code" href="unioncvmx__hna__sbd__dbg0.html#a47d627da3fefa8a71ae89fc2098c1ffa">u64</a>;
<a name="l01507"></a><a class="code" href="structcvmx__hna__sbd__dbg0_1_1cvmx__hna__sbd__dbg0__s.html">01507</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__sbd__dbg0_1_1cvmx__hna__sbd__dbg0__s.html">cvmx_hna_sbd_dbg0_s</a> {
<a name="l01508"></a>01508 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01509"></a>01509 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__sbd__dbg0_1_1cvmx__hna__sbd__dbg0__s.html#a7d90f5b03b5425d473b7ce4b75ffd969">sbd</a>                          : 64; <span class="comment">/**&lt; HNA Scoreboard 0 data. */</span>
<a name="l01510"></a>01510 <span class="preprocessor">#else</span>
<a name="l01511"></a><a class="code" href="structcvmx__hna__sbd__dbg0_1_1cvmx__hna__sbd__dbg0__s.html#a7d90f5b03b5425d473b7ce4b75ffd969">01511</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__sbd__dbg0_1_1cvmx__hna__sbd__dbg0__s.html#a7d90f5b03b5425d473b7ce4b75ffd969">sbd</a>                          : 64;
<a name="l01512"></a>01512 <span class="preprocessor">#endif</span>
<a name="l01513"></a>01513 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__sbd__dbg0.html#a00e203fd83bf31669f3162a504936326">s</a>;
<a name="l01514"></a><a class="code" href="unioncvmx__hna__sbd__dbg0.html#a1d16c477cb8c32b517c6bcea8b39ef28">01514</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__sbd__dbg0_1_1cvmx__hna__sbd__dbg0__s.html">cvmx_hna_sbd_dbg0_s</a>            <a class="code" href="unioncvmx__hna__sbd__dbg0.html#a1d16c477cb8c32b517c6bcea8b39ef28">cn73xx</a>;
<a name="l01515"></a><a class="code" href="unioncvmx__hna__sbd__dbg0.html#a0f57929b5e159cd2dc7ad4ed71b2411d">01515</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__sbd__dbg0_1_1cvmx__hna__sbd__dbg0__s.html">cvmx_hna_sbd_dbg0_s</a>            <a class="code" href="unioncvmx__hna__sbd__dbg0.html#a0f57929b5e159cd2dc7ad4ed71b2411d">cn78xx</a>;
<a name="l01516"></a><a class="code" href="unioncvmx__hna__sbd__dbg0.html#a3b2aa64c840f38fd236de2546fc7cb86">01516</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__sbd__dbg0_1_1cvmx__hna__sbd__dbg0__s.html">cvmx_hna_sbd_dbg0_s</a>            <a class="code" href="unioncvmx__hna__sbd__dbg0.html#a3b2aa64c840f38fd236de2546fc7cb86">cn78xxp1</a>;
<a name="l01517"></a>01517 };
<a name="l01518"></a><a class="code" href="cvmx-hna-defs_8h.html#a8ddfc15bb959ddbab95b0e08fa336de2">01518</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__sbd__dbg0.html" title="cvmx_hna_sbd_dbg0">cvmx_hna_sbd_dbg0</a> <a class="code" href="unioncvmx__hna__sbd__dbg0.html" title="cvmx_hna_sbd_dbg0">cvmx_hna_sbd_dbg0_t</a>;
<a name="l01519"></a>01519 <span class="comment"></span>
<a name="l01520"></a>01520 <span class="comment">/**</span>
<a name="l01521"></a>01521 <span class="comment"> * cvmx_hna_sbd_dbg1</span>
<a name="l01522"></a>01522 <span class="comment"> *</span>
<a name="l01523"></a>01523 <span class="comment"> * When the HNA_CONTROL[SBDLCK] bit is written to 1, the contents of this register are locked</span>
<a name="l01524"></a>01524 <span class="comment"> * down. Otherwise, the contents of this register are the &apos;active&apos; contents of the HNA scoreboard</span>
<a name="l01525"></a>01525 <span class="comment"> * at the time of the CSR read.</span>
<a name="l01526"></a>01526 <span class="comment"> */</span>
<a name="l01527"></a><a class="code" href="unioncvmx__hna__sbd__dbg1.html">01527</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__sbd__dbg1.html" title="cvmx_hna_sbd_dbg1">cvmx_hna_sbd_dbg1</a> {
<a name="l01528"></a><a class="code" href="unioncvmx__hna__sbd__dbg1.html#a0107f75e7e5edd78adbc9be0a78f2232">01528</a>     uint64_t <a class="code" href="unioncvmx__hna__sbd__dbg1.html#a0107f75e7e5edd78adbc9be0a78f2232">u64</a>;
<a name="l01529"></a><a class="code" href="structcvmx__hna__sbd__dbg1_1_1cvmx__hna__sbd__dbg1__s.html">01529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__sbd__dbg1_1_1cvmx__hna__sbd__dbg1__s.html">cvmx_hna_sbd_dbg1_s</a> {
<a name="l01530"></a>01530 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01531"></a>01531 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__sbd__dbg1_1_1cvmx__hna__sbd__dbg1__s.html#a1242afe8bc556c3df7d04c19f3683987">sbd</a>                          : 64; <span class="comment">/**&lt; Scoreboard 1 debug data.</span>
<a name="l01532"></a>01532 <span class="comment">                                                         [63:58] = Reserved.</span>
<a name="l01533"></a>01533 <span class="comment">                                                         [57:16] = Packet data pointer.</span>
<a name="l01534"></a>01534 <span class="comment">                                                         [15] = Unused.</span>
<a name="l01535"></a>01535 <span class="comment">                                                         [14:0] = Packet data counter. */</span>
<a name="l01536"></a>01536 <span class="preprocessor">#else</span>
<a name="l01537"></a><a class="code" href="structcvmx__hna__sbd__dbg1_1_1cvmx__hna__sbd__dbg1__s.html#a1242afe8bc556c3df7d04c19f3683987">01537</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__sbd__dbg1_1_1cvmx__hna__sbd__dbg1__s.html#a1242afe8bc556c3df7d04c19f3683987">sbd</a>                          : 64;
<a name="l01538"></a>01538 <span class="preprocessor">#endif</span>
<a name="l01539"></a>01539 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__sbd__dbg1.html#a236258bb64e3587ec853f621857cca19">s</a>;
<a name="l01540"></a><a class="code" href="unioncvmx__hna__sbd__dbg1.html#ab1c807879b13aab423f8620d57c0debc">01540</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__sbd__dbg1_1_1cvmx__hna__sbd__dbg1__s.html">cvmx_hna_sbd_dbg1_s</a>            <a class="code" href="unioncvmx__hna__sbd__dbg1.html#ab1c807879b13aab423f8620d57c0debc">cn73xx</a>;
<a name="l01541"></a><a class="code" href="unioncvmx__hna__sbd__dbg1.html#a82fddeab5947e82d3e6d591c229075e6">01541</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__sbd__dbg1_1_1cvmx__hna__sbd__dbg1__s.html">cvmx_hna_sbd_dbg1_s</a>            <a class="code" href="unioncvmx__hna__sbd__dbg1.html#a82fddeab5947e82d3e6d591c229075e6">cn78xx</a>;
<a name="l01542"></a><a class="code" href="unioncvmx__hna__sbd__dbg1.html#a1066fd7363b3244698fa2bab9eeccff1">01542</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__sbd__dbg1_1_1cvmx__hna__sbd__dbg1__s.html">cvmx_hna_sbd_dbg1_s</a>            <a class="code" href="unioncvmx__hna__sbd__dbg1.html#a1066fd7363b3244698fa2bab9eeccff1">cn78xxp1</a>;
<a name="l01543"></a>01543 };
<a name="l01544"></a><a class="code" href="cvmx-hna-defs_8h.html#abd1d987e1d35b928b7bda772af3dd163">01544</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__sbd__dbg1.html" title="cvmx_hna_sbd_dbg1">cvmx_hna_sbd_dbg1</a> <a class="code" href="unioncvmx__hna__sbd__dbg1.html" title="cvmx_hna_sbd_dbg1">cvmx_hna_sbd_dbg1_t</a>;
<a name="l01545"></a>01545 <span class="comment"></span>
<a name="l01546"></a>01546 <span class="comment">/**</span>
<a name="l01547"></a>01547 <span class="comment"> * cvmx_hna_sbd_dbg2</span>
<a name="l01548"></a>01548 <span class="comment"> *</span>
<a name="l01549"></a>01549 <span class="comment"> * When the HNA_CONTROL[SBDLCK] bit is written to 1, the contents of this register are locked</span>
<a name="l01550"></a>01550 <span class="comment"> * down. Otherwise, the contents of this register are the actives contents of the HNA scoreboard</span>
<a name="l01551"></a>01551 <span class="comment"> * at the time of the CSR read.</span>
<a name="l01552"></a>01552 <span class="comment"> */</span>
<a name="l01553"></a><a class="code" href="unioncvmx__hna__sbd__dbg2.html">01553</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__sbd__dbg2.html" title="cvmx_hna_sbd_dbg2">cvmx_hna_sbd_dbg2</a> {
<a name="l01554"></a><a class="code" href="unioncvmx__hna__sbd__dbg2.html#afdc917dd66a7954f097ed598cfb694bf">01554</a>     uint64_t <a class="code" href="unioncvmx__hna__sbd__dbg2.html#afdc917dd66a7954f097ed598cfb694bf">u64</a>;
<a name="l01555"></a><a class="code" href="structcvmx__hna__sbd__dbg2_1_1cvmx__hna__sbd__dbg2__s.html">01555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__sbd__dbg2_1_1cvmx__hna__sbd__dbg2__s.html">cvmx_hna_sbd_dbg2_s</a> {
<a name="l01556"></a>01556 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01557"></a>01557 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__sbd__dbg2_1_1cvmx__hna__sbd__dbg2__s.html#a86143e271003eea86fc9374dc0115239">sbd</a>                          : 64; <span class="comment">/**&lt; HNA Scoreboard 2 data.</span>
<a name="l01558"></a>01558 <span class="comment">                                                         [63:48] = Reserved.</span>
<a name="l01559"></a>01559 <span class="comment">                                                         [47:45] = ITYPE.</span>
<a name="l01560"></a>01560 <span class="comment">                                                         [44:6] = Result write pointer.</span>
<a name="l01561"></a>01561 <span class="comment">                                                         [5:0] = Pending result write counter. */</span>
<a name="l01562"></a>01562 <span class="preprocessor">#else</span>
<a name="l01563"></a><a class="code" href="structcvmx__hna__sbd__dbg2_1_1cvmx__hna__sbd__dbg2__s.html#a86143e271003eea86fc9374dc0115239">01563</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__sbd__dbg2_1_1cvmx__hna__sbd__dbg2__s.html#a86143e271003eea86fc9374dc0115239">sbd</a>                          : 64;
<a name="l01564"></a>01564 <span class="preprocessor">#endif</span>
<a name="l01565"></a>01565 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__sbd__dbg2.html#a50c4805154a76fde67343df421b6134c">s</a>;
<a name="l01566"></a><a class="code" href="unioncvmx__hna__sbd__dbg2.html#aaa35de23c78de56025245fd1e988a063">01566</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__sbd__dbg2_1_1cvmx__hna__sbd__dbg2__s.html">cvmx_hna_sbd_dbg2_s</a>            <a class="code" href="unioncvmx__hna__sbd__dbg2.html#aaa35de23c78de56025245fd1e988a063">cn73xx</a>;
<a name="l01567"></a><a class="code" href="unioncvmx__hna__sbd__dbg2.html#ac5f886eba238c62a7f6b60b6e11eeb0a">01567</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__sbd__dbg2_1_1cvmx__hna__sbd__dbg2__s.html">cvmx_hna_sbd_dbg2_s</a>            <a class="code" href="unioncvmx__hna__sbd__dbg2.html#ac5f886eba238c62a7f6b60b6e11eeb0a">cn78xx</a>;
<a name="l01568"></a><a class="code" href="unioncvmx__hna__sbd__dbg2.html#a82f2ac389ea1e7341f784da549d5e8a7">01568</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__sbd__dbg2_1_1cvmx__hna__sbd__dbg2__s.html">cvmx_hna_sbd_dbg2_s</a>            <a class="code" href="unioncvmx__hna__sbd__dbg2.html#a82f2ac389ea1e7341f784da549d5e8a7">cn78xxp1</a>;
<a name="l01569"></a>01569 };
<a name="l01570"></a><a class="code" href="cvmx-hna-defs_8h.html#a034656eefc39c480dfdf3c6ba735f69e">01570</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__sbd__dbg2.html" title="cvmx_hna_sbd_dbg2">cvmx_hna_sbd_dbg2</a> <a class="code" href="unioncvmx__hna__sbd__dbg2.html" title="cvmx_hna_sbd_dbg2">cvmx_hna_sbd_dbg2_t</a>;
<a name="l01571"></a>01571 <span class="comment"></span>
<a name="l01572"></a>01572 <span class="comment">/**</span>
<a name="l01573"></a>01573 <span class="comment"> * cvmx_hna_sbd_dbg3</span>
<a name="l01574"></a>01574 <span class="comment"> *</span>
<a name="l01575"></a>01575 <span class="comment"> * When the HNA_CONTROL[SBDLCK] bit is written 1, the contents of this register are locked down.</span>
<a name="l01576"></a>01576 <span class="comment"> * Otherwise, the contents of this register are the &apos;active&apos; contents of the HNA Scoreboard at</span>
<a name="l01577"></a>01577 <span class="comment"> * the time of the CSR read.</span>
<a name="l01578"></a>01578 <span class="comment"> */</span>
<a name="l01579"></a><a class="code" href="unioncvmx__hna__sbd__dbg3.html">01579</a> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__sbd__dbg3.html" title="cvmx_hna_sbd_dbg3">cvmx_hna_sbd_dbg3</a> {
<a name="l01580"></a><a class="code" href="unioncvmx__hna__sbd__dbg3.html#aa38a449c387038214fdaf47a1b514f51">01580</a>     uint64_t <a class="code" href="unioncvmx__hna__sbd__dbg3.html#aa38a449c387038214fdaf47a1b514f51">u64</a>;
<a name="l01581"></a><a class="code" href="structcvmx__hna__sbd__dbg3_1_1cvmx__hna__sbd__dbg3__s.html">01581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__sbd__dbg3_1_1cvmx__hna__sbd__dbg3__s.html">cvmx_hna_sbd_dbg3_s</a> {
<a name="l01582"></a>01582 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01583"></a>01583 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__sbd__dbg3_1_1cvmx__hna__sbd__dbg3__s.html#aadefb3f66d282ebbefa662ef71bd7af0">sbd</a>                          : 64; <span class="comment">/**&lt; HNA Scoreboard 3 data. */</span>
<a name="l01584"></a>01584 <span class="preprocessor">#else</span>
<a name="l01585"></a><a class="code" href="structcvmx__hna__sbd__dbg3_1_1cvmx__hna__sbd__dbg3__s.html#aadefb3f66d282ebbefa662ef71bd7af0">01585</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__hna__sbd__dbg3_1_1cvmx__hna__sbd__dbg3__s.html#aadefb3f66d282ebbefa662ef71bd7af0">sbd</a>                          : 64;
<a name="l01586"></a>01586 <span class="preprocessor">#endif</span>
<a name="l01587"></a>01587 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__hna__sbd__dbg3.html#a249069bcf5643713c985939227ab3df0">s</a>;
<a name="l01588"></a><a class="code" href="unioncvmx__hna__sbd__dbg3.html#a4ebfe7a9f4c022d7693805a727f5b245">01588</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__sbd__dbg3_1_1cvmx__hna__sbd__dbg3__s.html">cvmx_hna_sbd_dbg3_s</a>            <a class="code" href="unioncvmx__hna__sbd__dbg3.html#a4ebfe7a9f4c022d7693805a727f5b245">cn73xx</a>;
<a name="l01589"></a><a class="code" href="unioncvmx__hna__sbd__dbg3.html#a6d0d0068e89c3e6eece6564381529248">01589</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__sbd__dbg3_1_1cvmx__hna__sbd__dbg3__s.html">cvmx_hna_sbd_dbg3_s</a>            <a class="code" href="unioncvmx__hna__sbd__dbg3.html#a6d0d0068e89c3e6eece6564381529248">cn78xx</a>;
<a name="l01590"></a><a class="code" href="unioncvmx__hna__sbd__dbg3.html#a9fa2430bd6969cbd01bb6338529ffce4">01590</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__hna__sbd__dbg3_1_1cvmx__hna__sbd__dbg3__s.html">cvmx_hna_sbd_dbg3_s</a>            <a class="code" href="unioncvmx__hna__sbd__dbg3.html#a9fa2430bd6969cbd01bb6338529ffce4">cn78xxp1</a>;
<a name="l01591"></a>01591 };
<a name="l01592"></a><a class="code" href="cvmx-hna-defs_8h.html#affa770b3a36ab3f33241dc3671d2936c">01592</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__hna__sbd__dbg3.html" title="cvmx_hna_sbd_dbg3">cvmx_hna_sbd_dbg3</a> <a class="code" href="unioncvmx__hna__sbd__dbg3.html" title="cvmx_hna_sbd_dbg3">cvmx_hna_sbd_dbg3_t</a>;
<a name="l01593"></a>01593 
<a name="l01594"></a>01594 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
