<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Release Notes for STM32H5xx CMSIS</title>
  <style>
    code{white-space: pre-wrap;}
    span.smallcaps{font-variant: small-caps;}
    div.columns{display: flex; gap: min(4vw, 1.5em);}
    div.column{flex: auto; overflow-x: auto;}
    div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
    /* The extra [class] is a hack that increases specificity enough to
       override a similar rule in reveal.js */
    ul.task-list[class]{list-style: none;}
    ul.task-list li input[type="checkbox"] {
      font-size: inherit;
      width: 0.8em;
      margin: 0 0.8em 0.2em -1.6em;
      vertical-align: middle;
    }
    .display.math{display: block; text-align: center; margin: 0.5rem auto;}
  </style>
  <link rel="stylesheet" href="_htmresc/mini-st_2020.css" />
  <link rel="icon" type="image/x-icon" href="_htmresc/favicon.png" />
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>
<div class="row">
<div class="col-sm-12 col-lg-4">
<center>
<h1 id="release-notes-for-stm32h5xx-cmsis">Release Notes for
<mark>STM32H5xx CMSIS</mark></h1>
<p>Copyright © 2024 STMicroelectronics<br />
</p>
<a href="https://www.st.com" class="logo"><img
src="_htmresc/st_logo_2020.png" alt="ST logo" /></a>
</center>
<h1 id="purpose">Purpose</h1>
<p>This driver provides the CMSIS device for the STM32H5xx product. This
covers</p>
<ul>
<li>STM32H573xx, STM32H533xx, STM32H523xx, STM32H562xx, STM32H563xx,
STM32H503xx, STM32H5E4xx, STM32H5E5xx, STM32H5F4xx and STM32H5F5xx
devices.</li>
</ul>
<p>This driver is composed of the description of the registers under
“Include” directory.</p>
<p>Various template files are provided to easily build an application.
They can be adapted to fit applications requirements.</p>
<ul>
<li>Templates/system_stm32h5xx.c contains the initialization code
referred as SystemInit.</li>
<li>Startup files are provided as example for EWARM©, MDK-ARM©,
STM32CubeIDE©.</li>
<li>Linker files are provided as example for EWARM©, MDK-ARM©,
STM32CubeIDE©.</li>
</ul>
</div>
<section id="update-history" class="col-sm-12 col-lg-8">
<h1>Update history</h1>
<div class="collapse">
<input type="checkbox" id="collapse-section7" checked aria-hidden="true">
<label for="collapse-section7" aria-hidden="true"><strong>V1.6.0 /
04-February-2026</strong></label>
<div>
<h2 id="main-changes">Main Changes</h2>
<ul>
<li>CMSIS Device Release version of bits and registers definition
aligned with <strong>RM0481</strong> (STM32H523xx, STM32H533xx,
STM32H562xx, STM32H563xx and STM32H573xx reference manual),
<strong>RM0492</strong> (STM32H503xx reference manual) and
<strong>RM0517</strong> (STM32H5E4xx, STM32H5E5xx, STM32H5F4xx and
STM32H5F5xx reference manual)</li>
<li>Official release of <strong>STM32H5E4xx, STM32H5E5xx,
STM32H5F4xx</strong> and <strong>STM32H5F5xx</strong></li>
<li>Fix <code>SystemInit()</code> resetting HSIDIV, which caused wrong
Flash latency configuration and potential hard faults</li>
<li>Set stack limit (MSPLIM) in CMSIS Device templates for ARMv8-M–based
products</li>
<li>LTDC: interrupt name aligned with reference manual</li>
<li>UCPD: removed bits defined in CMSIS file but unavailable in the
reference manual</li>
<li>USB: added missing bits definition in the CMSIS file</li>
<li>Remove non-present TIM register definition for STM32H5-128K and
STM32H5-512K devices</li>
</ul>
<h2 id="known-limitations">Known limitations</h2>
<ul>
<li>None</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section6" aria-hidden="true">
<label for="collapse-section6" aria-hidden="true"><strong>V1.5.0 /
05-February-2025</strong></label>
<div>
<h2 id="main-changes-1">Main Changes</h2>
<ul>
<li>CMSIS Device Maintenance Release version of bits and registers
definition aligned with <strong>RM0481</strong> (STM32H523xx,
STM32H533xx, STM32H562xx, STM32H563xx and STM32H573xx reference manual)
and <strong>RM0492</strong> (STM32H503xx reference manual)</li>
<li>Rename ADC_AWD3CR_AWD2CH_19 to ADC_AWD3CR_AWD3CH_19 define</li>
<li>Remove HWCFGR, VERR, PIDR and SIDR registers from CRC_TypeDef</li>
</ul>
<h2 id="known-limitations-1">Known limitations</h2>
<ul>
<li>None</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section5" aria-hidden="true">
<label for="collapse-section5" aria-hidden="true"><strong>V1.4.0 /
30-October-2024</strong></label>
<div>
<h2 id="main-changes-2">Main Changes</h2>
<ul>
<li>CMSIS Device Maintenance Release version of bits and registers
definition aligned with <strong>RM0481</strong> (STM32H5 reference
manual)</li>
<li>Update to use #include "core_cm33.h" instead of #include
&lt;core_cm33.h&gt; to force the first searches for the core_cm33.h file
in the same directory as the file that contains the #include directive
(Drivers\CMSIS\Core\Include)</li>
<li>Update IS_SPI_LIMITED macro to return an essential boolean</li>
</ul>
<h2 id="known-limitations-2">Known limitations</h2>
<ul>
<li>None</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section4" aria-hidden="true">
<label for="collapse-section4" aria-hidden="true"><strong>V1.3.0 /
05-June-2024</strong></label>
<div>
<h2 id="main-changes-3">Main Changes</h2>
<ul>
<li>CMSIS Device Maintenance Release version of bits and registers
definition aligned with <strong>RM0481</strong> (STM32H5 reference
manual)</li>
<li>Add RNG_CR_NIST_VALUE, RNG_NSCR_NIST_VALUE and RNG_HTCR_NIST_VALUE
defines</li>
<li>Add Bits definition for RNG_NSCR register : Add RNG_NSCR_EN_OSC1,
RNG_NSCR_EN_OSC2, RNG_NSCR_EN_OSC3, RNG_NSCR_EN_OSC4, RNG_NSCR_EN_OSC5
and RNG_NSCR_EN_OSC6 defines</li>
<li>Add USART_DMAREQUESTS_SW_WA define</li>
<li>Rename EXTI_RTSR2_TR to EXTI_RTSR2_RT define</li>
<li>Rename EXTI_FTSR2_TR to EXTI_FTSR2_FT define</li>
<li>Remove unused ADC common status and ADC common group regular data
registers for STM32H503xx devices</li>
<li>Fix __SAUREGION_PRESENT value to 0 for STM32H503xx devices</li>
<li>Fix incorrect character in the definition of OCTOSPI_CR
register</li>
<li>Correct TIM_CCRx_CCRx constants</li>
</ul>
<h2 id="known-limitations-3">Known limitations</h2>
<ul>
<li>None</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section3" aria-hidden="true">
<label for="collapse-section3" aria-hidden="true"><strong>V1.2.0 /
09-February-2024</strong></label>
<div>
<h2 id="main-changes-4">Main Changes</h2>
<ul>
<li>First official release of STM32H5xx CMSIS drivers to support
<strong>STM32H533xx and STM32H523xx</strong> devices</li>
<li>Add bit definition for I3C_BCR register</li>
<li>Add IS_DMA_PFREQ_INSTANCE macro</li>
<li>Fix Ticket 163445: [FLASH][CMSIS] Wrong EDATA_STRT start sectors
mask size</li>
<li>Fix Ticket 163090: [FOSS-Audit] Licensing issues: Missing copyright
from Arm Limited and original header not retained</li>
<li>Update CubeIDE projects to be compliant with GCC12 diagnostics</li>
<li>Fix Ticket 165407: [H5][GTZC][CMSIS]: wrong Flash illegal access bit
definition</li>
<li>Fix Ticket 147880: [STM32H5]|FLASH_HAL] Some option bytes are
missing in stm32h5xx_hal_flash_ex.h</li>
<li>Set FMC_SDCMR_MODE_2 bit field definition to 0x4</li>
<li>Fix Ticket 162902: [GitHub] Wrong declaration of g_pfnVectors size
in gcc/startup files</li>
<li>Fix: Ticket 167776: [CMSIS] Missing TIM option register related
definitions</li>
</ul>
<h2 id="known-limitations-4">Known limitations</h2>
<ul>
<li>None</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section2" aria-hidden="true">
<label for="collapse-section2" aria-hidden="true"><strong>V1.1.0 /
07-June-2023</strong></label>
<div>
<h2 id="main-changes-5">Main Changes</h2>
<ul>
<li>Add DUA addresses constants definitions for STM32H573xx devices
only</li>
<li>Fix wrong definition of IS_TIM_CLOCKSOURCE_TIX_INSTANCE &amp;
IS_TIM_TISEL_INSTANCE macros</li>
<li>Update possible values of the ATCKSEL field of TAMP active tamper
control register and update the mask accordingly.</li>
</ul>
<h2 id="known-limitations-5">Known limitations</h2>
<ul>
<li>None</li>
</ul>
</div>
</div>
<div class="collapse">
<input type="checkbox" id="collapse-section1" aria-hidden="true">
<label for="collapse-section1" aria-hidden="true"><strong>V1.0.0 /
10-February-2023</strong></label>
<div>
<h2 id="main-changes-6">Main Changes</h2>
<ul>
<li>First official release version of bits and registers definition
aligned with RM0481 and RM0492 (STM32H5 reference manuals)</li>
</ul>
<h2 id="known-limitations-6">Known limitations</h2>
<ul>
<li>None</li>
</ul>
</div>
</div>
</section>
</div>
<footer class="sticky">
For complete documentation on STM32 Microcontrollers </mark> , visit:
<span style="font-color: blue;"><a
href="http://www.st.com/stm32">www.st.com/stm32</a></span>
</footer>
</body>
</html>
