Analysis & Synthesis report for TopLevel
Thu Feb 18 17:09:20 2016
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |TopLevel|Scan_Chain:scan_instance|current_state
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Scan_Chain:scan_instance
 13. Parameter Settings for User Entity Instance: Scan_Chain:scan_instance|Scan_Reg:In_Reg
 14. Parameter Settings for User Entity Instance: Scan_Chain:scan_instance|Scan_Reg:Out_Reg
 15. Port Connectivity Checks: "ALU:dut_instance|ShiftLeft:sl|Multiplexer:m23"
 16. Port Connectivity Checks: "ALU:dut_instance|ShiftLeft:sl|Multiplexer:m22"
 17. Port Connectivity Checks: "ALU:dut_instance|ShiftLeft:sl|Multiplexer:m21"
 18. Port Connectivity Checks: "ALU:dut_instance|ShiftLeft:sl|Multiplexer:m20"
 19. Port Connectivity Checks: "ALU:dut_instance|ShiftLeft:sl|Multiplexer:m11"
 20. Port Connectivity Checks: "ALU:dut_instance|ShiftLeft:sl|Multiplexer:m10"
 21. Port Connectivity Checks: "ALU:dut_instance|ShiftLeft:sl|Multiplexer:m00"
 22. Port Connectivity Checks: "ALU:dut_instance|EightBitSubtractor:es|TwosComplement:t0|EightBitAdder:f0"
 23. Port Connectivity Checks: "ALU:dut_instance|EightBitAdder:ea|FullAdder:f7"
 24. Port Connectivity Checks: "ALU:dut_instance|EightBitAdder:ea|FullAdder:f0"
 25. Port Connectivity Checks: "Scan_Chain:scan_instance|Scan_Reg:Out_Reg"
 26. Port Connectivity Checks: "Scan_Chain:scan_instance|Scan_Reg:In_Reg"
 27. Port Connectivity Checks: "Scan_Chain:scan_instance"
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Feb 18 17:09:20 2016    ;
; Quartus II 32-bit Version   ; 12.0 Build 178 05/31/2012 SJ Web Edition ;
; Revision Name               ; TopLevel                                 ;
; Top-level Entity Name       ; TopLevel                                 ;
; Family                      ; MAX V                                    ;
; Total logic elements        ; 182                                      ;
; Total pins                  ; 5                                        ;
; Total virtual pins          ; 0                                        ;
; UFM blocks                  ; 0 / 1 ( 0 % )                            ;
+-----------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 5M1270ZT144C5      ;                    ;
; Top-level entity name                                                      ; TopLevel           ; TopLevel           ;
; Family name                                                                ; MAX V              ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------------------------------------+-----------------+-----------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path                               ; Used in Netlist ; File Type       ; File Name with Absolute Path                                         ; Library ;
+----------------------------------------------------------------+-----------------+-----------------+----------------------------------------------------------------------+---------+
; ../../Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd           ; yes             ; User VHDL File  ; /home/shyam/Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd           ;         ;
; ../../Downloads/EE-214-master/8-Bit-ALU/ShiftRight.vhd         ; yes             ; User VHDL File  ; /home/shyam/Downloads/EE-214-master/8-Bit-ALU/ShiftRight.vhd         ;         ;
; ../../Downloads/EE-214-master/8-Bit-ALU/ShiftLeft.vhd          ; yes             ; User VHDL File  ; /home/shyam/Downloads/EE-214-master/8-Bit-ALU/ShiftLeft.vhd          ;         ;
; ../../Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd           ; yes             ; User VHDL File  ; /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd           ;         ;
; ../../Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd         ; yes             ; User VHDL File  ; /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd         ;         ;
; ../../Downloads/EE-214-master/8-Bit-ALU/Gates.vhd              ; yes             ; User VHDL File  ; /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Gates.vhd              ;         ;
; ../../Downloads/EE-214-master/8-Bit-ALU/EightBitSubtractor.vhd ; yes             ; User VHDL File  ; /home/shyam/Downloads/EE-214-master/8-Bit-ALU/EightBitSubtractor.vhd ;         ;
; ../../Downloads/EE-214-master/8-Bit-ALU/EightBitAdder.vhd      ; yes             ; User VHDL File  ; /home/shyam/Downloads/EE-214-master/8-Bit-ALU/EightBitAdder.vhd      ;         ;
; ../../Downloads/EE-214-master/8-Bit-ALU/EE224_Components.vhd   ; yes             ; User VHDL File  ; /home/shyam/Downloads/EE-214-master/8-Bit-ALU/EE224_Components.vhd   ;         ;
; ../../Downloads/EE-214-master/8-Bit-ALU/Components.vhd         ; yes             ; User VHDL File  ; /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Components.vhd         ;         ;
; ../../Downloads/EE-214-master/8-Bit-ALU/ALU.vhd                ; yes             ; User VHDL File  ; /home/shyam/Downloads/EE-214-master/8-Bit-ALU/ALU.vhd                ;         ;
+----------------------------------------------------------------+-----------------+-----------------+----------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 182   ;
;     -- Combinational with no register       ; 133   ;
;     -- Register only                        ; 8     ;
;     -- Combinational with a register        ; 41    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 84    ;
;     -- 3 input functions                    ; 46    ;
;     -- 2 input functions                    ; 43    ;
;     -- 1 input functions                    ; 1     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 175   ;
;     -- arithmetic mode                      ; 7     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 8     ;
;     -- asynchronous clear/load mode         ; 5     ;
;                                             ;       ;
; Total registers                             ; 49    ;
; Total logic cells in carry chains           ; 8     ;
; I/O pins                                    ; 5     ;
; Maximum fan-out node                        ; TRST  ;
; Maximum fan-out                             ; 122   ;
; Total fan-out                               ; 672   ;
; Average fan-out                             ; 3.59  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node      ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                 ; Library Name ;
+---------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------+--------------+
; |TopLevel                       ; 182 (0)     ; 49           ; 0          ; 5    ; 0            ; 133 (0)      ; 8 (0)             ; 41 (0)           ; 8 (0)           ; 0 (0)      ; |TopLevel                                                                                                           ; work         ;
;    |ALU:dut_instance|           ; 70 (0)      ; 0            ; 0          ; 0    ; 0            ; 70 (0)       ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance                                                                                          ; work         ;
;       |EightBitAdder:ea|        ; 8 (0)       ; 0            ; 0          ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitAdder:ea                                                                         ; work         ;
;          |FullAdder:f1|         ; 8 (0)       ; 0            ; 0          ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitAdder:ea|FullAdder:f1                                                            ; work         ;
;             |XORTwo:x2|         ; 8 (0)       ; 0            ; 0          ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitAdder:ea|FullAdder:f1|XORTwo:x2                                                  ; work         ;
;                |ORTwo:o1|       ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitAdder:ea|FullAdder:f1|XORTwo:x2|ORTwo:o1                                         ; work         ;
;       |EightBitSubtractor:es|   ; 21 (0)      ; 0            ; 0          ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es                                                                    ; work         ;
;          |EightBitAdder:e1|     ; 14 (0)      ; 0            ; 0          ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1                                                   ; work         ;
;             |FullAdder:f0|      ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f0                                      ; work         ;
;                |ANDTwo:a1|      ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f0|ANDTwo:a1                            ; work         ;
;             |FullAdder:f1|      ; 2 (0)       ; 0            ; 0          ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f1                                      ; work         ;
;                |ORTwo:o1|       ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f1|ORTwo:o1                             ; work         ;
;                |XORTwo:x2|      ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f1|XORTwo:x2                            ; work         ;
;                   |ORTwo:o1|    ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f1|XORTwo:x2|ORTwo:o1                   ; work         ;
;             |FullAdder:f2|      ; 2 (0)       ; 0            ; 0          ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f2                                      ; work         ;
;                |ORTwo:o1|       ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f2|ORTwo:o1                             ; work         ;
;                |XORTwo:x2|      ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f2|XORTwo:x2                            ; work         ;
;                   |ORTwo:o1|    ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f2|XORTwo:x2|ORTwo:o1                   ; work         ;
;             |FullAdder:f3|      ; 2 (0)       ; 0            ; 0          ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f3                                      ; work         ;
;                |ORTwo:o1|       ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f3|ORTwo:o1                             ; work         ;
;                |XORTwo:x2|      ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f3|XORTwo:x2                            ; work         ;
;                   |ORTwo:o1|    ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f3|XORTwo:x2|ORTwo:o1                   ; work         ;
;             |FullAdder:f4|      ; 2 (0)       ; 0            ; 0          ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f4                                      ; work         ;
;                |ORTwo:o1|       ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f4|ORTwo:o1                             ; work         ;
;                |XORTwo:x2|      ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f4|XORTwo:x2                            ; work         ;
;                   |ORTwo:o1|    ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f4|XORTwo:x2|ORTwo:o1                   ; work         ;
;             |FullAdder:f5|      ; 2 (0)       ; 0            ; 0          ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f5                                      ; work         ;
;                |ORTwo:o1|       ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f5|ORTwo:o1                             ; work         ;
;                |XORTwo:x2|      ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f5|XORTwo:x2                            ; work         ;
;                   |ORTwo:o1|    ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f5|XORTwo:x2|ORTwo:o1                   ; work         ;
;             |FullAdder:f6|      ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f6                                      ; work         ;
;                |XORTwo:x2|      ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f6|XORTwo:x2                            ; work         ;
;                   |ORTwo:o1|    ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f6|XORTwo:x2|ORTwo:o1                   ; work         ;
;             |FullAdder:f7|      ; 2 (0)       ; 0            ; 0          ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f7                                      ; work         ;
;                |XORTwo:x2|      ; 2 (0)       ; 0            ; 0          ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f7|XORTwo:x2                            ; work         ;
;                   |ORTwo:o1|    ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|EightBitAdder:e1|FullAdder:f7|XORTwo:x2|ORTwo:o1                   ; work         ;
;          |TwosComplement:t0|    ; 7 (0)       ; 0            ; 0          ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|TwosComplement:t0                                                  ; work         ;
;             |EightBitAdder:f0|  ; 7 (0)       ; 0            ; 0          ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|TwosComplement:t0|EightBitAdder:f0                                 ; work         ;
;                |FullAdder:f2|   ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|TwosComplement:t0|EightBitAdder:f0|FullAdder:f2                    ; work         ;
;                   |XORTwo:x2|   ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|TwosComplement:t0|EightBitAdder:f0|FullAdder:f2|XORTwo:x2          ; work         ;
;                      |ORTwo:o1| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|TwosComplement:t0|EightBitAdder:f0|FullAdder:f2|XORTwo:x2|ORTwo:o1 ; work         ;
;                |FullAdder:f3|   ; 2 (0)       ; 0            ; 0          ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|TwosComplement:t0|EightBitAdder:f0|FullAdder:f3                    ; work         ;
;                   |ANDTwo:a2|   ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|TwosComplement:t0|EightBitAdder:f0|FullAdder:f3|ANDTwo:a2          ; work         ;
;                   |XORTwo:x2|   ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|TwosComplement:t0|EightBitAdder:f0|FullAdder:f3|XORTwo:x2          ; work         ;
;                      |ORTwo:o1| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|TwosComplement:t0|EightBitAdder:f0|FullAdder:f3|XORTwo:x2|ORTwo:o1 ; work         ;
;                |FullAdder:f4|   ; 2 (0)       ; 0            ; 0          ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|TwosComplement:t0|EightBitAdder:f0|FullAdder:f4                    ; work         ;
;                   |ANDTwo:a2|   ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|TwosComplement:t0|EightBitAdder:f0|FullAdder:f4|ANDTwo:a2          ; work         ;
;                |FullAdder:f6|   ; 2 (0)       ; 0            ; 0          ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|TwosComplement:t0|EightBitAdder:f0|FullAdder:f6                    ; work         ;
;                   |ANDTwo:a2|   ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|TwosComplement:t0|EightBitAdder:f0|FullAdder:f6|ANDTwo:a2          ; work         ;
;                   |XORTwo:x2|   ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|TwosComplement:t0|EightBitAdder:f0|FullAdder:f6|XORTwo:x2          ; work         ;
;                      |ORTwo:o1| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|EightBitSubtractor:es|TwosComplement:t0|EightBitAdder:f0|FullAdder:f6|XORTwo:x2|ORTwo:o1 ; work         ;
;       |FourOneMux:m0|           ; 3 (0)       ; 0            ; 0          ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|FourOneMux:m0                                                                            ; work         ;
;          |Multiplexer:m3|       ; 3 (0)       ; 0            ; 0          ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|FourOneMux:m0|Multiplexer:m3                                                             ; work         ;
;             |ORTwo:o1|          ; 3 (3)       ; 0            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|FourOneMux:m0|Multiplexer:m3|ORTwo:o1                                                    ; work         ;
;       |FourOneMux:m1|           ; 2 (0)       ; 0            ; 0          ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|FourOneMux:m1                                                                            ; work         ;
;          |Multiplexer:m3|       ; 2 (0)       ; 0            ; 0          ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|FourOneMux:m1|Multiplexer:m3                                                             ; work         ;
;             |ORTwo:o1|          ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|FourOneMux:m1|Multiplexer:m3|ORTwo:o1                                                    ; work         ;
;       |ShiftLeft:sl|            ; 14 (0)      ; 0            ; 0          ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl                                                                             ; work         ;
;          |Multiplexer:m02|      ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m02                                                             ; work         ;
;             |ORTwo:o1|          ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m02|ORTwo:o1                                                    ; work         ;
;          |Multiplexer:m03|      ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m03                                                             ; work         ;
;             |ORTwo:o1|          ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m03|ORTwo:o1                                                    ; work         ;
;          |Multiplexer:m04|      ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m04                                                             ; work         ;
;             |ORTwo:o1|          ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m04|ORTwo:o1                                                    ; work         ;
;          |Multiplexer:m05|      ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m05                                                             ; work         ;
;             |ORTwo:o1|          ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m05|ORTwo:o1                                                    ; work         ;
;          |Multiplexer:m10|      ; 2 (0)       ; 0            ; 0          ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m10                                                             ; work         ;
;             |ANDTwo:a1|         ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m10|ANDTwo:a1                                                   ; work         ;
;          |Multiplexer:m11|      ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m11                                                             ; work         ;
;             |ANDTwo:a1|         ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m11|ANDTwo:a1                                                   ; work         ;
;          |Multiplexer:m12|      ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m12                                                             ; work         ;
;             |ORTwo:o1|          ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m12|ORTwo:o1                                                    ; work         ;
;          |Multiplexer:m13|      ; 3 (0)       ; 0            ; 0          ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m13                                                             ; work         ;
;             |ORTwo:o1|          ; 3 (3)       ; 0            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m13|ORTwo:o1                                                    ; work         ;
;          |Multiplexer:m21|      ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m21                                                             ; work         ;
;             |ANDTwo:a1|         ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m21|ANDTwo:a1                                                   ; work         ;
;          |Multiplexer:m22|      ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m22                                                             ; work         ;
;             |ANDTwo:a1|         ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m22|ANDTwo:a1                                                   ; work         ;
;          |Multiplexer:m23|      ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m23                                                             ; work         ;
;             |ANDTwo:a1|         ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftLeft:sl|Multiplexer:m23|ANDTwo:a1                                                   ; work         ;
;       |ShiftRight:sr|           ; 22 (0)      ; 0            ; 0          ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr                                                                            ; work         ;
;          |ShiftLeft:sl|         ; 22 (0)      ; 0            ; 0          ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl                                                               ; work         ;
;             |Multiplexer:m01|   ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m01                                               ; work         ;
;                |ORTwo:o1|       ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m01|ORTwo:o1                                      ; work         ;
;             |Multiplexer:m02|   ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m02                                               ; work         ;
;                |ORTwo:o1|       ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m02|ORTwo:o1                                      ; work         ;
;             |Multiplexer:m03|   ; 2 (0)       ; 0            ; 0          ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m03                                               ; work         ;
;                |ORTwo:o1|       ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m03|ORTwo:o1                                      ; work         ;
;             |Multiplexer:m04|   ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m04                                               ; work         ;
;                |ORTwo:o1|       ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m04|ORTwo:o1                                      ; work         ;
;             |Multiplexer:m05|   ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m05                                               ; work         ;
;                |ORTwo:o1|       ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m05|ORTwo:o1                                      ; work         ;
;             |Multiplexer:m10|   ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m10                                               ; work         ;
;                |ANDTwo:a1|      ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m10|ANDTwo:a1                                     ; work         ;
;             |Multiplexer:m11|   ; 2 (0)       ; 0            ; 0          ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m11                                               ; work         ;
;                |ANDTwo:a1|      ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m11|ANDTwo:a1                                     ; work         ;
;             |Multiplexer:m12|   ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m12                                               ; work         ;
;                |ORTwo:o1|       ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m12|ORTwo:o1                                      ; work         ;
;             |Multiplexer:m13|   ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m13                                               ; work         ;
;                |ORTwo:o1|       ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m13|ORTwo:o1                                      ; work         ;
;             |Multiplexer:m20|   ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m20                                               ; work         ;
;                |ANDTwo:a1|      ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m20|ANDTwo:a1                                     ; work         ;
;             |Multiplexer:m21|   ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m21                                               ; work         ;
;                |ANDTwo:a1|      ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m21|ANDTwo:a1                                     ; work         ;
;             |Multiplexer:m22|   ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m22                                               ; work         ;
;                |ANDTwo:a1|      ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m22|ANDTwo:a1                                     ; work         ;
;             |Multiplexer:m23|   ; 1 (0)       ; 0            ; 0          ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m23                                               ; work         ;
;                |ANDTwo:a1|      ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m23|ANDTwo:a1                                     ; work         ;
;             |Multiplexer:m26|   ; 4 (0)       ; 0            ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m26                                               ; work         ;
;                |ORTwo:o1|       ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m26|ORTwo:o1                                      ; work         ;
;             |Multiplexer:m27|   ; 3 (0)       ; 0            ; 0          ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m27                                               ; work         ;
;                |ORTwo:o1|       ; 3 (3)       ; 0            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TopLevel|ALU:dut_instance|ShiftRight:sr|ShiftLeft:sl|Multiplexer:m27|ORTwo:o1                                      ; work         ;
;    |Scan_Chain:scan_instance|   ; 112 (14)    ; 49           ; 0          ; 0    ; 0            ; 63 (9)       ; 8 (4)             ; 41 (1)           ; 0 (0)           ; 0 (0)      ; |TopLevel|Scan_Chain:scan_instance                                                                                  ; work         ;
;       |Scan_Reg:In_Reg|         ; 56 (56)     ; 36           ; 0          ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 36 (36)          ; 0 (0)           ; 0 (0)      ; |TopLevel|Scan_Chain:scan_instance|Scan_Reg:In_Reg                                                                  ; work         ;
;       |Scan_Reg:Out_Reg|        ; 42 (42)     ; 8            ; 0          ; 0    ; 0            ; 34 (34)      ; 4 (4)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |TopLevel|Scan_Chain:scan_instance|Scan_Reg:Out_Reg                                                                 ; work         ;
+---------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopLevel|Scan_Chain:scan_instance|current_state                                                                               ;
+-------------------------+------------------------+-----------------------+-------------------------+--------------------+----------------------+
; Name                    ; current_state.s_update ; current_state.s_shift ; current_state.s_capture ; current_state.s_DR ; current_state.s_idle ;
+-------------------------+------------------------+-----------------------+-------------------------+--------------------+----------------------+
; current_state.s_idle    ; 0                      ; 0                     ; 0                       ; 0                  ; 0                    ;
; current_state.s_DR      ; 0                      ; 0                     ; 0                       ; 1                  ; 1                    ;
; current_state.s_capture ; 0                      ; 0                     ; 1                       ; 0                  ; 1                    ;
; current_state.s_shift   ; 0                      ; 1                     ; 0                       ; 0                  ; 1                    ;
; current_state.s_update  ; 1                      ; 0                     ; 0                       ; 0                  ; 1                    ;
+-------------------------+------------------------+-----------------------+-------------------------+--------------------+----------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; Scan_Chain:scan_instance|next_state.s_capture_180  ; TRST                ; yes                    ;
; Scan_Chain:scan_instance|next_state.s_shift_173    ; TRST                ; yes                    ;
; Scan_Chain:scan_instance|next_state.s_idle_194     ; TRST                ; yes                    ;
; Scan_Chain:scan_instance|next_state.s_update_166   ; TRST                ; yes                    ;
; Scan_Chain:scan_instance|next_state.s_DR_187       ; TRST                ; yes                    ;
; Number of user-specified and inferred latches = 5  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 49    ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 5     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 44    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------+----------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |TopLevel|Scan_Chain:scan_instance|Scan_Reg:In_Reg|L2[9]  ;                            ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |TopLevel|Scan_Chain:scan_instance|Scan_Reg:In_Reg|L1[5]  ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; |TopLevel|Scan_Chain:scan_instance|Scan_Reg:Out_Reg|L1[3] ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; |TopLevel|Scan_Chain:scan_instance|Scan_Reg:Out_Reg|L1[4] ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |TopLevel|Scan_Chain:scan_instance|Scan_Reg:Out_Reg|L1[6] ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------+----------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scan_Chain:scan_instance ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; in_pins        ; 18    ; Signed Integer                               ;
; out_pins       ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scan_Chain:scan_instance|Scan_Reg:In_Reg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; length         ; 18    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Scan_Chain:scan_instance|Scan_Reg:Out_Reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; length         ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:dut_instance|ShiftLeft:sl|Multiplexer:m23" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:dut_instance|ShiftLeft:sl|Multiplexer:m22" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:dut_instance|ShiftLeft:sl|Multiplexer:m21" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:dut_instance|ShiftLeft:sl|Multiplexer:m20" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:dut_instance|ShiftLeft:sl|Multiplexer:m11" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:dut_instance|ShiftLeft:sl|Multiplexer:m10" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:dut_instance|ShiftLeft:sl|Multiplexer:m00" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:dut_instance|EightBitSubtractor:es|TwosComplement:t0|EightBitAdder:f0" ;
+---------+-------+----------+--------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------+
; y[7..1] ; Input ; Info     ; Stuck at GND                                                             ;
; y[0]    ; Input ; Info     ; Stuck at VCC                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:dut_instance|EightBitAdder:ea|FullAdder:f7"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:dut_instance|EightBitAdder:ea|FullAdder:f0" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; ci   ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Scan_Chain:scan_instance|Scan_Reg:Out_Reg"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; po   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "Scan_Chain:scan_instance|Scan_Reg:In_Reg" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; pi   ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Scan_Chain:scan_instance"                                                                                 ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; state ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Web Edition
    Info: Processing started: Thu Feb 18 17:09:18 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/TopLevel.vhd
    Info (12022): Found design unit 1: TopLevel-Struct
    Info (12023): Found entity 1: TopLevel
Info (12021): Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_ShiftRight.vhd
    Info (12022): Found design unit 1: Testbench_ShiftRight-Behave
    Info (12023): Found entity 1: Testbench_ShiftRight
Info (12021): Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_ShiftLeft.vhd
    Info (12022): Found design unit 1: Testbench_ShiftLeft-Behave
    Info (12023): Found entity 1: Testbench_ShiftLeft
Info (12021): Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_EightBitSubtractor.vhd
    Info (12022): Found design unit 1: Testbench_EightBitSubtractor-Behave
    Info (12023): Found entity 1: Testbench_EightBitSubtractor
Info (12021): Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_EightBitAdder.vhd
    Info (12022): Found design unit 1: Testbench_EightBitAdder-Behave
    Info (12023): Found entity 1: Testbench_EightBitAdder
Info (12021): Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Testbench_ALU.vhd
    Info (12022): Found design unit 1: Testbench_ALU-Behave
    Info (12023): Found entity 1: Testbench_ALU
Info (12021): Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/ShiftRight.vhd
    Info (12022): Found design unit 1: ShiftRight-Struct
    Info (12023): Found entity 1: ShiftRight
Info (12021): Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/ShiftLeft.vhd
    Info (12022): Found design unit 1: ShiftLeft-Struct
    Info (12023): Found entity 1: ShiftLeft
Info (12021): Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Reg.vhd
    Info (12022): Found design unit 1: Scan_Reg-behave
    Info (12023): Found entity 1: Scan_Reg
Info (12021): Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Scan_Chain.vhd
    Info (12022): Found design unit 1: Scan_Chain-behave
    Info (12023): Found entity 1: Scan_Chain
Info (12021): Found 6 design units, including 3 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Gates.vhd
    Info (12022): Found design unit 1: INVERTER-Behave
    Info (12022): Found design unit 2: ANDTwo-Behave
    Info (12022): Found design unit 3: ORTwo-Behave
    Info (12023): Found entity 1: INVERTER
    Info (12023): Found entity 2: ANDTwo
    Info (12023): Found entity 3: ORTwo
Info (12021): Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/EightBitSubtractor.vhd
    Info (12022): Found design unit 1: EightBitSubtractor-Struct
    Info (12023): Found entity 1: EightBitSubtractor
Info (12021): Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/EightBitAdder.vhd
    Info (12022): Found design unit 1: EightBitAdder-Struct
    Info (12023): Found entity 1: EightBitAdder
Info (12021): Found 1 design units, including 0 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/EE224_Components.vhd
    Info (12022): Found design unit 1: EE224_Components
Info (12021): Found 10 design units, including 5 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/Components.vhd
    Info (12022): Found design unit 1: XORTwo-Struct
    Info (12022): Found design unit 2: FullAdder-Struct
    Info (12022): Found design unit 3: TwosComplement-Struct
    Info (12022): Found design unit 4: Multiplexer-Struct
    Info (12022): Found design unit 5: FourOneMux-Struct
    Info (12023): Found entity 1: XORTwo
    Info (12023): Found entity 2: FullAdder
    Info (12023): Found entity 3: TwosComplement
    Info (12023): Found entity 4: Multiplexer
    Info (12023): Found entity 5: FourOneMux
Info (12021): Found 2 design units, including 1 entities, in source file /home/shyam/Downloads/EE-214-master/8-Bit-ALU/ALU.vhd
    Info (12022): Found design unit 1: ALU-Struct
    Info (12023): Found entity 1: ALU
Info (12127): Elaborating entity "TopLevel" for the top level hierarchy
Info (12128): Elaborating entity "Scan_Chain" for hierarchy "Scan_Chain:scan_instance"
Warning (10631): VHDL Process Statement warning at Scan_Chain.vhd(66): inferring latch(es) for signal or variable "state", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Scan_Chain.vhd(66): inferring latch(es) for signal or variable "next_state", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "next_state.s_update" at Scan_Chain.vhd(66)
Info (10041): Inferred latch for "next_state.s_shift" at Scan_Chain.vhd(66)
Info (10041): Inferred latch for "next_state.s_capture" at Scan_Chain.vhd(66)
Info (10041): Inferred latch for "next_state.s_DR" at Scan_Chain.vhd(66)
Info (10041): Inferred latch for "next_state.s_idle" at Scan_Chain.vhd(66)
Info (10041): Inferred latch for "state[0]" at Scan_Chain.vhd(66)
Info (10041): Inferred latch for "state[1]" at Scan_Chain.vhd(66)
Info (10041): Inferred latch for "state[2]" at Scan_Chain.vhd(66)
Info (10041): Inferred latch for "state[3]" at Scan_Chain.vhd(66)
Info (10041): Inferred latch for "state[4]" at Scan_Chain.vhd(66)
Info (10041): Inferred latch for "state[5]" at Scan_Chain.vhd(66)
Info (10041): Inferred latch for "state[6]" at Scan_Chain.vhd(66)
Info (10041): Inferred latch for "state[7]" at Scan_Chain.vhd(66)
Info (12128): Elaborating entity "Scan_Reg" for hierarchy "Scan_Chain:scan_instance|Scan_Reg:In_Reg"
Info (12128): Elaborating entity "Scan_Reg" for hierarchy "Scan_Chain:scan_instance|Scan_Reg:Out_Reg"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:dut_instance"
Info (12128): Elaborating entity "EightBitAdder" for hierarchy "ALU:dut_instance|EightBitAdder:ea"
Warning (10540): VHDL Signal Declaration warning at EightBitAdder.vhd(13): used explicit default value for signal "m" because signal was never assigned a value
Info (12128): Elaborating entity "FullAdder" for hierarchy "ALU:dut_instance|EightBitAdder:ea|FullAdder:f0"
Info (12128): Elaborating entity "XORTwo" for hierarchy "ALU:dut_instance|EightBitAdder:ea|FullAdder:f0|XORTwo:x1"
Info (12128): Elaborating entity "INVERTER" for hierarchy "ALU:dut_instance|EightBitAdder:ea|FullAdder:f0|XORTwo:x1|INVERTER:n1"
Info (12128): Elaborating entity "ANDTwo" for hierarchy "ALU:dut_instance|EightBitAdder:ea|FullAdder:f0|XORTwo:x1|ANDTwo:a1"
Info (12128): Elaborating entity "ORTwo" for hierarchy "ALU:dut_instance|EightBitAdder:ea|FullAdder:f0|XORTwo:x1|ORTwo:o1"
Info (12128): Elaborating entity "EightBitSubtractor" for hierarchy "ALU:dut_instance|EightBitSubtractor:es"
Info (12128): Elaborating entity "TwosComplement" for hierarchy "ALU:dut_instance|EightBitSubtractor:es|TwosComplement:t0"
Warning (10540): VHDL Signal Declaration warning at Components.vhd(66): used explicit default value for signal "o" because signal was never assigned a value
Info (12128): Elaborating entity "ShiftLeft" for hierarchy "ALU:dut_instance|ShiftLeft:sl"
Warning (10540): VHDL Signal Declaration warning at ShiftLeft.vhd(14): used explicit default value for signal "m" because signal was never assigned a value
Info (12128): Elaborating entity "Multiplexer" for hierarchy "ALU:dut_instance|ShiftLeft:sl|Multiplexer:m00"
Info (12128): Elaborating entity "ShiftRight" for hierarchy "ALU:dut_instance|ShiftRight:sr"
Info (12128): Elaborating entity "FourOneMux" for hierarchy "ALU:dut_instance|FourOneMux:m0"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (21057): Implemented 187 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 182 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 371 megabytes
    Info: Processing ended: Thu Feb 18 17:09:20 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


