// Seed: 3005925749
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always
  fork
  join_any
  assign id_2 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_3[1 : 1'd0]++;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
module module_2 (
    output logic id_0,
    output wor id_1,
    input supply0 id_2,
    input wire id_3
);
  always_comb begin
    if (id_3) begin
      id_0 <= (1);
      id_1 = 1'h0;
    end
  end
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5
  );
  wire id_6;
endmodule
