# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"sevenseg_tb_time_impl.v" \
"../../../../../lab03.srcs/sources_1/imports/sources_1/new/7seg.v" \
"../../../../../lab03.srcs/sim_1/new/sevenseg_tb.v" \

# Do not sort compile order
nosort
