library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.std_logic_unsigned.ALL;

entity main is
  Port (
    A: in std_logic_vector(3 downto 0);
    B: in std_logic_vector(3 downto 0);
    R: out std_logic_vector(3 downto 0)
  );
end main;


architecture Behavioral of main is
begin
    
end Behavioral;
