{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683525688197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683525688197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  8 00:01:28 2023 " "Processing started: Mon May  8 00:01:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683525688197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1683525688197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2048_game -c 2048_game_top_module --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2048_game -c 2048_game_top_module --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1683525688197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1683525689141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1683525689141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_2048_top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_2048_top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_2048_top_module " "Found entity 1: game_2048_top_module" {  } { { "game_2048_top_module.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/game_2048_top_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_estados.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_estados.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_Estados " "Found entity 1: maquina_Estados" {  } { { "maquina_Estados.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/maquina_Estados.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_Module " "Found entity 1: logic_Module" {  } { { "logic_Module.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_main_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_main_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Main_Module " "Found entity 1: VGA_Main_Module" {  } { { "VGA_Main_Module.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/VGA_Main_Module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_slide.sv 1 1 " "Found 1 design units, including 1 entities, in source file up_slide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 up_slide " "Found entity 1: up_slide" {  } { { "up_slide.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/up_slide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_slide_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file up_slide_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 up_slide_tb " "Found entity 1: up_slide_tb" {  } { { "up_slide_tb.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/up_slide_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_slide.sv 1 1 " "Found 1 design units, including 1 entities, in source file down_slide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 down_slide " "Found entity 1: down_slide" {  } { { "down_slide.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/down_slide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_random.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_random " "Found entity 1: add_random" {  } { { "add_random.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/add_random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_estados_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_estados_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_Estados_tb " "Found entity 1: maquina_Estados_tb" {  } { { "maquina_Estados_tb.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/maquina_Estados_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700085 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reset.sv(14) " "Verilog HDL information at reset.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "reset.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/reset.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1683525700089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "reset.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset_tb " "Found entity 1: reset_tb" {  } { { "reset_tb.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/reset_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_slide.sv 1 1 " "Found 1 design units, including 1 entities, in source file right_slide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 right_slide " "Found entity 1: right_slide" {  } { { "right_slide.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/right_slide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_slide_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file right_slide_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 right_slide_tb " "Found entity 1: right_slide_tb" {  } { { "right_slide_tb.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/right_slide_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_slide.sv 1 1 " "Found 1 design units, including 1 entities, in source file left_slide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 left_slide " "Found entity 1: left_slide" {  } { { "left_slide.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/left_slide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_matrix_full.sv 1 1 " "Found 1 design units, including 1 entities, in source file check_matrix_full.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_matrix_full " "Found entity 1: check_matrix_full" {  } { { "check_matrix_full.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/check_matrix_full.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_matrix_full_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file check_matrix_full_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_matrix_full_tb " "Found entity 1: check_matrix_full_tb" {  } { { "check_matrix_full_tb.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/check_matrix_full_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "have_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file have_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 have_move " "Found entity 1: have_move" {  } { { "have_move.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/have_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "have_move_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file have_move_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 have_move_tb " "Found entity 1: have_move_tb" {  } { { "have_move_tb.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/have_move_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win.sv 1 1 " "Found 1 design units, including 1 entities, in source file win.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win " "Found entity 1: win" {  } { { "win.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/win.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file win_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win_tb " "Found entity 1: win_tb" {  } { { "win_tb.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/win_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_or_lose.sv 1 1 " "Found 1 design units, including 1 entities, in source file win_or_lose.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win_or_lose " "Found entity 1: win_or_lose" {  } { { "win_or_lose.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/win_or_lose.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683525700137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683525700137 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk game_2048_top_module.sv(25) " "Verilog HDL Implicit Net warning at game_2048_top_module.sv(25): created implicit net for \"clk\"" {  } { { "game_2048_top_module.sv" "" { Text "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/game_2048_top_module.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1683525700138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "win " "Elaborating entity \"win\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1683525700195 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/output_files/2048_game_top_module.map.smsg " "Generated suppressed messages file D:/Proyectos/Repositorios/drichmond_digital_design_lab_2023/lab4/output_files/2048_game_top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1683525700270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683525700279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  8 00:01:40 2023 " "Processing ended: Mon May  8 00:01:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683525700279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683525700279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683525700279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683525700279 ""}
