# Project: ALU

## Name

Arithmetic Logic Unit (ALU) Implementation (VHDL)

## Period

Sep 2015 - Dec 2015

## Contributors

Andrea Scognamiglio, Cristian Tommasino, Stefano Sorrentino

## Associated with

Universit√† degli Studi di Napoli Federico II

## Description

Realisation of a custom ALU using Xilinx toolchain. Working in a team of 3.
Project available on Github.

Main activities:

* Brainstorming discussing alternative solutions
* Architectural design using schematics
* Scheduling tasks with team members
* Incremental development using Xilinx ISE
* Integration IP cores already developed
* Testing activities on Nexys2 Spartan 3E-1200 FPGA (Xilinx)
* Post-place-and-route simulation activities
* Developing of a demo of the advancements
* Writing technical documentation
* Project presentation
* Generalised designing approach
* Evaluation in terms of performance, area, and delay

## Skills

## Media

### Github repository

TBD

<https://github.com/artic92/alu_xilinx>
