
SW_Controller_ANA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a048  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000448  0800a2e8  0800a2e8  0000b2e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a730  0800a730  0000b730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a738  0800a738  0000b738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800a73c  0800a73c  0000b73c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000fc  24000000  0800a740  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000f44  240000fc  0800a83c  0000c0fc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24001040  0800a83c  0000d040  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000c0fc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00018b03  00000000  00000000  0000c12a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002f7c  00000000  00000000  00024c2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000011e0  00000000  00000000  00027bb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000dc7  00000000  00000000  00028d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039305  00000000  00000000  00029b57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00018929  00000000  00000000  00062e5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00169627  00000000  00000000  0007b785  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001e4dac  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000518c  00000000  00000000  001e4df0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000053  00000000  00000000  001e9f7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240000fc 	.word	0x240000fc
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800a2d0 	.word	0x0800a2d0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000100 	.word	0x24000100
 80002dc:	0800a2d0 	.word	0x0800a2d0

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <AnalogInput_Init>:
/**
 * @brief  Initialize analog input handler
 * @retval None
 */
void AnalogInput_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
    memset(&analogData, 0, sizeof(analogData));
 80006b2:	f44f 7202 	mov.w	r2, #520	@ 0x208
 80006b6:	2100      	movs	r1, #0
 80006b8:	4824      	ldr	r0, [pc, #144]	@ (800074c <AnalogInput_Init+0xa0>)
 80006ba:	f009 f98b 	bl	80099d4 <memset>
    
    /* Initialize calibration to unity */
    for (uint8_t i = 0; i < NUM_420MA_CHANNELS; i++) {
 80006be:	2300      	movs	r3, #0
 80006c0:	71fb      	strb	r3, [r7, #7]
 80006c2:	e010      	b.n	80006e6 <AnalogInput_Init+0x3a>
        calibration_420_offset[i] = 0.0f;
 80006c4:	79fb      	ldrb	r3, [r7, #7]
 80006c6:	4a22      	ldr	r2, [pc, #136]	@ (8000750 <AnalogInput_Init+0xa4>)
 80006c8:	009b      	lsls	r3, r3, #2
 80006ca:	4413      	add	r3, r2
 80006cc:	f04f 0200 	mov.w	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
        calibration_420_gain[i] = 1.0f;
 80006d2:	79fb      	ldrb	r3, [r7, #7]
 80006d4:	4a1f      	ldr	r2, [pc, #124]	@ (8000754 <AnalogInput_Init+0xa8>)
 80006d6:	009b      	lsls	r3, r3, #2
 80006d8:	4413      	add	r3, r2
 80006da:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80006de:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < NUM_420MA_CHANNELS; i++) {
 80006e0:	79fb      	ldrb	r3, [r7, #7]
 80006e2:	3301      	adds	r3, #1
 80006e4:	71fb      	strb	r3, [r7, #7]
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	2b19      	cmp	r3, #25
 80006ea:	d9eb      	bls.n	80006c4 <AnalogInput_Init+0x18>
    }
    
    for (uint8_t i = 0; i < NUM_VOLTAGE_CHANNELS; i++) {
 80006ec:	2300      	movs	r3, #0
 80006ee:	71bb      	strb	r3, [r7, #6]
 80006f0:	e010      	b.n	8000714 <AnalogInput_Init+0x68>
        calibration_voltage_offset[i] = 0.0f;
 80006f2:	79bb      	ldrb	r3, [r7, #6]
 80006f4:	4a18      	ldr	r2, [pc, #96]	@ (8000758 <AnalogInput_Init+0xac>)
 80006f6:	009b      	lsls	r3, r3, #2
 80006f8:	4413      	add	r3, r2
 80006fa:	f04f 0200 	mov.w	r2, #0
 80006fe:	601a      	str	r2, [r3, #0]
        calibration_voltage_gain[i] = 1.0f;
 8000700:	79bb      	ldrb	r3, [r7, #6]
 8000702:	4a16      	ldr	r2, [pc, #88]	@ (800075c <AnalogInput_Init+0xb0>)
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	4413      	add	r3, r2
 8000708:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800070c:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < NUM_VOLTAGE_CHANNELS; i++) {
 800070e:	79bb      	ldrb	r3, [r7, #6]
 8000710:	3301      	adds	r3, #1
 8000712:	71bb      	strb	r3, [r7, #6]
 8000714:	79bb      	ldrb	r3, [r7, #6]
 8000716:	2b05      	cmp	r3, #5
 8000718:	d9eb      	bls.n	80006f2 <AnalogInput_Init+0x46>
    }
    
    /* Calibrate ADC - TODO: Enable ADC in STM32CubeMX */
    // HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
    
    DEBUG_INFO("Analog Input Handler initialized (STUB mode - no real ADC)");
 800071a:	4911      	ldr	r1, [pc, #68]	@ (8000760 <AnalogInput_Init+0xb4>)
 800071c:	2002      	movs	r0, #2
 800071e:	f000 fa5f 	bl	8000be0 <Debug_Print>
    DEBUG_INFO("  - 26x 4-20mA channels (simulated)");
 8000722:	4910      	ldr	r1, [pc, #64]	@ (8000764 <AnalogInput_Init+0xb8>)
 8000724:	2002      	movs	r0, #2
 8000726:	f000 fa5b 	bl	8000be0 <Debug_Print>
    DEBUG_INFO("  - 6x 0-10V channels (simulated)");
 800072a:	490f      	ldr	r1, [pc, #60]	@ (8000768 <AnalogInput_Init+0xbc>)
 800072c:	2002      	movs	r0, #2
 800072e:	f000 fa57 	bl	8000be0 <Debug_Print>
    DEBUG_INFO("  - 4x NTC channels (simulated)");
 8000732:	490e      	ldr	r1, [pc, #56]	@ (800076c <AnalogInput_Init+0xc0>)
 8000734:	2002      	movs	r0, #2
 8000736:	f000 fa53 	bl	8000be0 <Debug_Print>
    DEBUG_WARNING("ADC not configured - returning test values");
 800073a:	490d      	ldr	r1, [pc, #52]	@ (8000770 <AnalogInput_Init+0xc4>)
 800073c:	2001      	movs	r0, #1
 800073e:	f000 fa4f 	bl	8000be0 <Debug_Print>
}
 8000742:	bf00      	nop
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	24000118 	.word	0x24000118
 8000750:	24000320 	.word	0x24000320
 8000754:	24000000 	.word	0x24000000
 8000758:	24000388 	.word	0x24000388
 800075c:	24000068 	.word	0x24000068
 8000760:	0800a2e8 	.word	0x0800a2e8
 8000764:	0800a324 	.word	0x0800a324
 8000768:	0800a348 	.word	0x0800a348
 800076c:	0800a36c 	.word	0x0800a36c
 8000770:	0800a38c 	.word	0x0800a38c

08000774 <AnalogInput_Update>:
/**
 * @brief  Update all analog inputs
 * @retval None
 */
void AnalogInput_Update(void)
{
 8000774:	b590      	push	{r4, r7, lr}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
     * TODO: Configure ADC1 and ADC2 in IOC file for real hardware
     * For now, generate simulated test values
     */
    
    static uint8_t current_channel = 0;
    uint16_t adc_value = 0;
 800077a:	2300      	movs	r3, #0
 800077c:	80fb      	strh	r3, [r7, #6]
    
    /* Generate simulated ADC value */
    adc_value = 32768 + (current_channel * 1000);  // Simulated mid-range value
 800077e:	4b83      	ldr	r3, [pc, #524]	@ (800098c <AnalogInput_Update+0x218>)
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	461a      	mov	r2, r3
 8000784:	0152      	lsls	r2, r2, #5
 8000786:	1ad2      	subs	r2, r2, r3
 8000788:	0092      	lsls	r2, r2, #2
 800078a:	4413      	add	r3, r2
 800078c:	00db      	lsls	r3, r3, #3
 800078e:	b29b      	uxth	r3, r3
 8000790:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8000794:	80fb      	strh	r3, [r7, #6]
    // HAL_ADC_Start(&hadc1);
    // if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
    //     adc_value = HAL_ADC_GetValue(&hadc1);
        
        /* Route to appropriate channel based on sequencer */
        if (current_channel < NUM_420MA_CHANNELS) {
 8000796:	4b7d      	ldr	r3, [pc, #500]	@ (800098c <AnalogInput_Update+0x218>)
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	2b19      	cmp	r3, #25
 800079c:	d86b      	bhi.n	8000876 <AnalogInput_Update+0x102>
            /* 4-20mA Channel */
            analogData.analog_420[current_channel].raw_adc = adc_value;
 800079e:	4b7b      	ldr	r3, [pc, #492]	@ (800098c <AnalogInput_Update+0x218>)
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	4a7b      	ldr	r2, [pc, #492]	@ (8000990 <AnalogInput_Update+0x21c>)
 80007a4:	011b      	lsls	r3, r3, #4
 80007a6:	4413      	add	r3, r2
 80007a8:	88fa      	ldrh	r2, [r7, #6]
 80007aa:	801a      	strh	r2, [r3, #0]
            analogData.analog_420[current_channel].current_mA = 
 80007ac:	4b77      	ldr	r3, [pc, #476]	@ (800098c <AnalogInput_Update+0x218>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	461c      	mov	r4, r3
                Convert_ADC_To_420mA(adc_value);
 80007b2:	88fb      	ldrh	r3, [r7, #6]
 80007b4:	4618      	mov	r0, r3
 80007b6:	f000 f961 	bl	8000a7c <Convert_ADC_To_420mA>
 80007ba:	eef0 7a40 	vmov.f32	s15, s0
            analogData.analog_420[current_channel].current_mA = 
 80007be:	4a74      	ldr	r2, [pc, #464]	@ (8000990 <AnalogInput_Update+0x21c>)
 80007c0:	0123      	lsls	r3, r4, #4
 80007c2:	4413      	add	r3, r2
 80007c4:	3304      	adds	r3, #4
 80007c6:	edc3 7a00 	vstr	s15, [r3]
            
            /* Apply calibration */
            analogData.analog_420[current_channel].current_mA = 
                (analogData.analog_420[current_channel].current_mA + 
 80007ca:	4b70      	ldr	r3, [pc, #448]	@ (800098c <AnalogInput_Update+0x218>)
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	4a70      	ldr	r2, [pc, #448]	@ (8000990 <AnalogInput_Update+0x21c>)
 80007d0:	011b      	lsls	r3, r3, #4
 80007d2:	4413      	add	r3, r2
 80007d4:	3304      	adds	r3, #4
 80007d6:	ed93 7a00 	vldr	s14, [r3]
                 calibration_420_offset[current_channel]) * 
 80007da:	4b6c      	ldr	r3, [pc, #432]	@ (800098c <AnalogInput_Update+0x218>)
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	4a6d      	ldr	r2, [pc, #436]	@ (8000994 <AnalogInput_Update+0x220>)
 80007e0:	009b      	lsls	r3, r3, #2
 80007e2:	4413      	add	r3, r2
 80007e4:	edd3 7a00 	vldr	s15, [r3]
                (analogData.analog_420[current_channel].current_mA + 
 80007e8:	ee37 7a27 	vadd.f32	s14, s14, s15
                calibration_420_gain[current_channel];
 80007ec:	4b67      	ldr	r3, [pc, #412]	@ (800098c <AnalogInput_Update+0x218>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	4a69      	ldr	r2, [pc, #420]	@ (8000998 <AnalogInput_Update+0x224>)
 80007f2:	009b      	lsls	r3, r3, #2
 80007f4:	4413      	add	r3, r2
 80007f6:	edd3 7a00 	vldr	s15, [r3]
            analogData.analog_420[current_channel].current_mA = 
 80007fa:	4b64      	ldr	r3, [pc, #400]	@ (800098c <AnalogInput_Update+0x218>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
                 calibration_420_offset[current_channel]) * 
 80007fe:	ee67 7a27 	vmul.f32	s15, s14, s15
            analogData.analog_420[current_channel].current_mA = 
 8000802:	4a63      	ldr	r2, [pc, #396]	@ (8000990 <AnalogInput_Update+0x21c>)
 8000804:	011b      	lsls	r3, r3, #4
 8000806:	4413      	add	r3, r2
 8000808:	3304      	adds	r3, #4
 800080a:	edc3 7a00 	vstr	s15, [r3]
            
            /* Scale to percentage */
            analogData.analog_420[current_channel].scaled_percent = 
                ((analogData.analog_420[current_channel].current_mA - CURRENT_MIN_MA) / 
 800080e:	4b5f      	ldr	r3, [pc, #380]	@ (800098c <AnalogInput_Update+0x218>)
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	4a5f      	ldr	r2, [pc, #380]	@ (8000990 <AnalogInput_Update+0x21c>)
 8000814:	011b      	lsls	r3, r3, #4
 8000816:	4413      	add	r3, r2
 8000818:	3304      	adds	r3, #4
 800081a:	edd3 7a00 	vldr	s15, [r3]
 800081e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8000822:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000826:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800082a:	eec7 7a26 	vdiv.f32	s15, s14, s13
            analogData.analog_420[current_channel].scaled_percent = 
 800082e:	4b57      	ldr	r3, [pc, #348]	@ (800098c <AnalogInput_Update+0x218>)
 8000830:	781b      	ldrb	r3, [r3, #0]
                 (CURRENT_MAX_MA - CURRENT_MIN_MA)) * 100.0f;
 8000832:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 800099c <AnalogInput_Update+0x228>
 8000836:	ee67 7a87 	vmul.f32	s15, s15, s14
            analogData.analog_420[current_channel].scaled_percent = 
 800083a:	4a55      	ldr	r2, [pc, #340]	@ (8000990 <AnalogInput_Update+0x21c>)
 800083c:	011b      	lsls	r3, r3, #4
 800083e:	4413      	add	r3, r2
 8000840:	3308      	adds	r3, #8
 8000842:	edc3 7a00 	vstr	s15, [r3]
            
            /* Check status */
            analogData.analog_420[current_channel].status = 
                Check_420mA_Status(analogData.analog_420[current_channel].current_mA);
 8000846:	4b51      	ldr	r3, [pc, #324]	@ (800098c <AnalogInput_Update+0x218>)
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	4a51      	ldr	r2, [pc, #324]	@ (8000990 <AnalogInput_Update+0x21c>)
 800084c:	011b      	lsls	r3, r3, #4
 800084e:	4413      	add	r3, r2
 8000850:	3304      	adds	r3, #4
 8000852:	edd3 7a00 	vldr	s15, [r3]
            analogData.analog_420[current_channel].status = 
 8000856:	4b4d      	ldr	r3, [pc, #308]	@ (800098c <AnalogInput_Update+0x218>)
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	461c      	mov	r4, r3
                Check_420mA_Status(analogData.analog_420[current_channel].current_mA);
 800085c:	eeb0 0a67 	vmov.f32	s0, s15
 8000860:	f000 f96a 	bl	8000b38 <Check_420mA_Status>
 8000864:	4603      	mov	r3, r0
 8000866:	4619      	mov	r1, r3
            analogData.analog_420[current_channel].status = 
 8000868:	4a49      	ldr	r2, [pc, #292]	@ (8000990 <AnalogInput_Update+0x21c>)
 800086a:	0123      	lsls	r3, r4, #4
 800086c:	4413      	add	r3, r2
 800086e:	330c      	adds	r3, #12
 8000870:	460a      	mov	r2, r1
 8000872:	701a      	strb	r2, [r3, #0]
 8000874:	e06b      	b.n	800094e <AnalogInput_Update+0x1da>
        }
        else if (current_channel < (NUM_420MA_CHANNELS + NUM_VOLTAGE_CHANNELS)) {
 8000876:	4b45      	ldr	r3, [pc, #276]	@ (800098c <AnalogInput_Update+0x218>)
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	2b1f      	cmp	r3, #31
 800087c:	d867      	bhi.n	800094e <AnalogInput_Update+0x1da>
            /* 0-10V Channel */
            uint8_t v_ch = current_channel - NUM_420MA_CHANNELS;
 800087e:	4b43      	ldr	r3, [pc, #268]	@ (800098c <AnalogInput_Update+0x218>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	3b1a      	subs	r3, #26
 8000884:	717b      	strb	r3, [r7, #5]
            analogData.analog_voltage[v_ch].raw_adc = adc_value;
 8000886:	797b      	ldrb	r3, [r7, #5]
 8000888:	4a41      	ldr	r2, [pc, #260]	@ (8000990 <AnalogInput_Update+0x21c>)
 800088a:	331a      	adds	r3, #26
 800088c:	011b      	lsls	r3, r3, #4
 800088e:	4413      	add	r3, r2
 8000890:	88fa      	ldrh	r2, [r7, #6]
 8000892:	801a      	strh	r2, [r3, #0]
            analogData.analog_voltage[v_ch].voltage_V = 
 8000894:	797c      	ldrb	r4, [r7, #5]
                Convert_ADC_To_Voltage(adc_value);
 8000896:	88fb      	ldrh	r3, [r7, #6]
 8000898:	4618      	mov	r0, r3
 800089a:	f000 f921 	bl	8000ae0 <Convert_ADC_To_Voltage>
 800089e:	eef0 7a40 	vmov.f32	s15, s0
            analogData.analog_voltage[v_ch].voltage_V = 
 80008a2:	4a3b      	ldr	r2, [pc, #236]	@ (8000990 <AnalogInput_Update+0x21c>)
 80008a4:	f104 031a 	add.w	r3, r4, #26
 80008a8:	011b      	lsls	r3, r3, #4
 80008aa:	4413      	add	r3, r2
 80008ac:	3304      	adds	r3, #4
 80008ae:	edc3 7a00 	vstr	s15, [r3]
            
            /* Apply calibration */
            analogData.analog_voltage[v_ch].voltage_V = 
                (analogData.analog_voltage[v_ch].voltage_V + 
 80008b2:	797b      	ldrb	r3, [r7, #5]
 80008b4:	4a36      	ldr	r2, [pc, #216]	@ (8000990 <AnalogInput_Update+0x21c>)
 80008b6:	331a      	adds	r3, #26
 80008b8:	011b      	lsls	r3, r3, #4
 80008ba:	4413      	add	r3, r2
 80008bc:	3304      	adds	r3, #4
 80008be:	ed93 7a00 	vldr	s14, [r3]
                 calibration_voltage_offset[v_ch]) * 
 80008c2:	797b      	ldrb	r3, [r7, #5]
 80008c4:	4a36      	ldr	r2, [pc, #216]	@ (80009a0 <AnalogInput_Update+0x22c>)
 80008c6:	009b      	lsls	r3, r3, #2
 80008c8:	4413      	add	r3, r2
 80008ca:	edd3 7a00 	vldr	s15, [r3]
                (analogData.analog_voltage[v_ch].voltage_V + 
 80008ce:	ee37 7a27 	vadd.f32	s14, s14, s15
                calibration_voltage_gain[v_ch];
 80008d2:	797b      	ldrb	r3, [r7, #5]
 80008d4:	4a33      	ldr	r2, [pc, #204]	@ (80009a4 <AnalogInput_Update+0x230>)
 80008d6:	009b      	lsls	r3, r3, #2
 80008d8:	4413      	add	r3, r2
 80008da:	edd3 7a00 	vldr	s15, [r3]
            analogData.analog_voltage[v_ch].voltage_V = 
 80008de:	797b      	ldrb	r3, [r7, #5]
                 calibration_voltage_offset[v_ch]) * 
 80008e0:	ee67 7a27 	vmul.f32	s15, s14, s15
            analogData.analog_voltage[v_ch].voltage_V = 
 80008e4:	4a2a      	ldr	r2, [pc, #168]	@ (8000990 <AnalogInput_Update+0x21c>)
 80008e6:	331a      	adds	r3, #26
 80008e8:	011b      	lsls	r3, r3, #4
 80008ea:	4413      	add	r3, r2
 80008ec:	3304      	adds	r3, #4
 80008ee:	edc3 7a00 	vstr	s15, [r3]
            
            /* Scale to percentage */
            analogData.analog_voltage[v_ch].scaled_percent = 
                (analogData.analog_voltage[v_ch].voltage_V / VOLTAGE_MAX_V) * 100.0f;
 80008f2:	797b      	ldrb	r3, [r7, #5]
 80008f4:	4a26      	ldr	r2, [pc, #152]	@ (8000990 <AnalogInput_Update+0x21c>)
 80008f6:	331a      	adds	r3, #26
 80008f8:	011b      	lsls	r3, r3, #4
 80008fa:	4413      	add	r3, r2
 80008fc:	3304      	adds	r3, #4
 80008fe:	ed93 7a00 	vldr	s14, [r3]
 8000902:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8000906:	eec7 7a26 	vdiv.f32	s15, s14, s13
            analogData.analog_voltage[v_ch].scaled_percent = 
 800090a:	797b      	ldrb	r3, [r7, #5]
                (analogData.analog_voltage[v_ch].voltage_V / VOLTAGE_MAX_V) * 100.0f;
 800090c:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 800099c <AnalogInput_Update+0x228>
 8000910:	ee67 7a87 	vmul.f32	s15, s15, s14
            analogData.analog_voltage[v_ch].scaled_percent = 
 8000914:	4a1e      	ldr	r2, [pc, #120]	@ (8000990 <AnalogInput_Update+0x21c>)
 8000916:	011b      	lsls	r3, r3, #4
 8000918:	4413      	add	r3, r2
 800091a:	f503 73d4 	add.w	r3, r3, #424	@ 0x1a8
 800091e:	edc3 7a00 	vstr	s15, [r3]
            
            /* Check status */
            analogData.analog_voltage[v_ch].status = 
                Check_Voltage_Status(analogData.analog_voltage[v_ch].voltage_V);
 8000922:	797b      	ldrb	r3, [r7, #5]
 8000924:	4a1a      	ldr	r2, [pc, #104]	@ (8000990 <AnalogInput_Update+0x21c>)
 8000926:	331a      	adds	r3, #26
 8000928:	011b      	lsls	r3, r3, #4
 800092a:	4413      	add	r3, r2
 800092c:	3304      	adds	r3, #4
 800092e:	edd3 7a00 	vldr	s15, [r3]
            analogData.analog_voltage[v_ch].status = 
 8000932:	797c      	ldrb	r4, [r7, #5]
                Check_Voltage_Status(analogData.analog_voltage[v_ch].voltage_V);
 8000934:	eeb0 0a67 	vmov.f32	s0, s15
 8000938:	f000 f922 	bl	8000b80 <Check_Voltage_Status>
 800093c:	4603      	mov	r3, r0
 800093e:	4619      	mov	r1, r3
            analogData.analog_voltage[v_ch].status = 
 8000940:	4a13      	ldr	r2, [pc, #76]	@ (8000990 <AnalogInput_Update+0x21c>)
 8000942:	0123      	lsls	r3, r4, #4
 8000944:	4413      	add	r3, r2
 8000946:	f503 73d6 	add.w	r3, r3, #428	@ 0x1ac
 800094a:	460a      	mov	r2, r1
 800094c:	701a      	strb	r2, [r3, #0]
    
    /* STUB: Comment out until ADC configured */
    // HAL_ADC_Stop(&hadc1);
    
    /* Move to next channel */
    current_channel++;
 800094e:	4b0f      	ldr	r3, [pc, #60]	@ (800098c <AnalogInput_Update+0x218>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	3301      	adds	r3, #1
 8000954:	b2da      	uxtb	r2, r3
 8000956:	4b0d      	ldr	r3, [pc, #52]	@ (800098c <AnalogInput_Update+0x218>)
 8000958:	701a      	strb	r2, [r3, #0]
    if (current_channel >= TOTAL_ANALOG_CHANNELS) {
 800095a:	4b0c      	ldr	r3, [pc, #48]	@ (800098c <AnalogInput_Update+0x218>)
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	2b1f      	cmp	r3, #31
 8000960:	d90f      	bls.n	8000982 <AnalogInput_Update+0x20e>
        current_channel = 0;
 8000962:	4b0a      	ldr	r3, [pc, #40]	@ (800098c <AnalogInput_Update+0x218>)
 8000964:	2200      	movs	r2, #0
 8000966:	701a      	strb	r2, [r3, #0]
        analogData.last_update_time = HAL_GetTick();
 8000968:	f001 ff7c 	bl	8002864 <HAL_GetTick>
 800096c:	4603      	mov	r3, r0
 800096e:	4a08      	ldr	r2, [pc, #32]	@ (8000990 <AnalogInput_Update+0x21c>)
 8000970:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
        analogData.update_count++;
 8000974:	4b06      	ldr	r3, [pc, #24]	@ (8000990 <AnalogInput_Update+0x21c>)
 8000976:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800097a:	3301      	adds	r3, #1
 800097c:	4a04      	ldr	r2, [pc, #16]	@ (8000990 <AnalogInput_Update+0x21c>)
 800097e:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
    }
}
 8000982:	bf00      	nop
 8000984:	370c      	adds	r7, #12
 8000986:	46bd      	mov	sp, r7
 8000988:	bd90      	pop	{r4, r7, pc}
 800098a:	bf00      	nop
 800098c:	240003a0 	.word	0x240003a0
 8000990:	24000118 	.word	0x24000118
 8000994:	24000320 	.word	0x24000320
 8000998:	24000000 	.word	0x24000000
 800099c:	42c80000 	.word	0x42c80000
 80009a0:	24000388 	.word	0x24000388
 80009a4:	24000068 	.word	0x24000068

080009a8 <AnalogInput_Get420mA_Raw>:
 * @brief  Get raw ADC value for 4-20mA channel
 * @param  channel: Channel number (0-25)
 * @retval Raw ADC value (0-65535)
 */
uint16_t AnalogInput_Get420mA_Raw(uint8_t channel)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b083      	sub	sp, #12
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	4603      	mov	r3, r0
 80009b0:	71fb      	strb	r3, [r7, #7]
    if (channel < NUM_420MA_CHANNELS) {
 80009b2:	79fb      	ldrb	r3, [r7, #7]
 80009b4:	2b19      	cmp	r3, #25
 80009b6:	d805      	bhi.n	80009c4 <AnalogInput_Get420mA_Raw+0x1c>
        return analogData.analog_420[channel].raw_adc;
 80009b8:	79fb      	ldrb	r3, [r7, #7]
 80009ba:	4a06      	ldr	r2, [pc, #24]	@ (80009d4 <AnalogInput_Get420mA_Raw+0x2c>)
 80009bc:	011b      	lsls	r3, r3, #4
 80009be:	4413      	add	r3, r2
 80009c0:	881b      	ldrh	r3, [r3, #0]
 80009c2:	e000      	b.n	80009c6 <AnalogInput_Get420mA_Raw+0x1e>
    }
    return 0;
 80009c4:	2300      	movs	r3, #0
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	370c      	adds	r7, #12
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop
 80009d4:	24000118 	.word	0x24000118

080009d8 <AnalogInput_Get420mA_Current>:
 * @brief  Get 4-20mA current value
 * @param  channel: Channel number (0-25)
 * @retval Current in mA
 */
float AnalogInput_Get420mA_Current(uint8_t channel)
{
 80009d8:	b480      	push	{r7}
 80009da:	b083      	sub	sp, #12
 80009dc:	af00      	add	r7, sp, #0
 80009de:	4603      	mov	r3, r0
 80009e0:	71fb      	strb	r3, [r7, #7]
    if (channel < NUM_420MA_CHANNELS) {
 80009e2:	79fb      	ldrb	r3, [r7, #7]
 80009e4:	2b19      	cmp	r3, #25
 80009e6:	d806      	bhi.n	80009f6 <AnalogInput_Get420mA_Current+0x1e>
        return analogData.analog_420[channel].current_mA;
 80009e8:	79fb      	ldrb	r3, [r7, #7]
 80009ea:	4a08      	ldr	r2, [pc, #32]	@ (8000a0c <AnalogInput_Get420mA_Current+0x34>)
 80009ec:	011b      	lsls	r3, r3, #4
 80009ee:	4413      	add	r3, r2
 80009f0:	3304      	adds	r3, #4
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	e001      	b.n	80009fa <AnalogInput_Get420mA_Current+0x22>
    }
    return 0.0f;
 80009f6:	f04f 0300 	mov.w	r3, #0
}
 80009fa:	ee07 3a90 	vmov	s15, r3
 80009fe:	eeb0 0a67 	vmov.f32	s0, s15
 8000a02:	370c      	adds	r7, #12
 8000a04:	46bd      	mov	sp, r7
 8000a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0a:	4770      	bx	lr
 8000a0c:	24000118 	.word	0x24000118

08000a10 <AnalogInput_GetVoltage_Raw>:
 * @brief  Get raw ADC value for 0-10V channel
 * @param  channel: Channel number (0-5)
 * @retval Raw ADC value (0-65535)
 */
uint16_t AnalogInput_GetVoltage_Raw(uint8_t channel)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b083      	sub	sp, #12
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	4603      	mov	r3, r0
 8000a18:	71fb      	strb	r3, [r7, #7]
    if (channel < NUM_VOLTAGE_CHANNELS) {
 8000a1a:	79fb      	ldrb	r3, [r7, #7]
 8000a1c:	2b05      	cmp	r3, #5
 8000a1e:	d806      	bhi.n	8000a2e <AnalogInput_GetVoltage_Raw+0x1e>
        return analogData.analog_voltage[channel].raw_adc;
 8000a20:	79fb      	ldrb	r3, [r7, #7]
 8000a22:	4a06      	ldr	r2, [pc, #24]	@ (8000a3c <AnalogInput_GetVoltage_Raw+0x2c>)
 8000a24:	331a      	adds	r3, #26
 8000a26:	011b      	lsls	r3, r3, #4
 8000a28:	4413      	add	r3, r2
 8000a2a:	881b      	ldrh	r3, [r3, #0]
 8000a2c:	e000      	b.n	8000a30 <AnalogInput_GetVoltage_Raw+0x20>
    }
    return 0;
 8000a2e:	2300      	movs	r3, #0
}
 8000a30:	4618      	mov	r0, r3
 8000a32:	370c      	adds	r7, #12
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr
 8000a3c:	24000118 	.word	0x24000118

08000a40 <AnalogInput_GetVoltage_V>:
 * @brief  Get voltage value
 * @param  channel: Channel number (0-5)
 * @retval Voltage in V
 */
float AnalogInput_GetVoltage_V(uint8_t channel)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b083      	sub	sp, #12
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	4603      	mov	r3, r0
 8000a48:	71fb      	strb	r3, [r7, #7]
    if (channel < NUM_VOLTAGE_CHANNELS) {
 8000a4a:	79fb      	ldrb	r3, [r7, #7]
 8000a4c:	2b05      	cmp	r3, #5
 8000a4e:	d807      	bhi.n	8000a60 <AnalogInput_GetVoltage_V+0x20>
        return analogData.analog_voltage[channel].voltage_V;
 8000a50:	79fb      	ldrb	r3, [r7, #7]
 8000a52:	4a09      	ldr	r2, [pc, #36]	@ (8000a78 <AnalogInput_GetVoltage_V+0x38>)
 8000a54:	331a      	adds	r3, #26
 8000a56:	011b      	lsls	r3, r3, #4
 8000a58:	4413      	add	r3, r2
 8000a5a:	3304      	adds	r3, #4
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	e001      	b.n	8000a64 <AnalogInput_GetVoltage_V+0x24>
    }
    return 0.0f;
 8000a60:	f04f 0300 	mov.w	r3, #0
}
 8000a64:	ee07 3a90 	vmov	s15, r3
 8000a68:	eeb0 0a67 	vmov.f32	s0, s15
 8000a6c:	370c      	adds	r7, #12
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop
 8000a78:	24000118 	.word	0x24000118

08000a7c <Convert_ADC_To_420mA>:
 * @brief  Convert ADC value to 4-20mA current
 * @param  adc_value: Raw ADC value
 * @retval Current in mA
 */
static float Convert_ADC_To_420mA(uint16_t adc_value)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b085      	sub	sp, #20
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	4603      	mov	r3, r0
 8000a84:	80fb      	strh	r3, [r7, #6]
    /* Voltage at ADC input */
    float voltage = ((float)adc_value / ADC_RESOLUTION) * ADC_VREF;
 8000a86:	88fb      	ldrh	r3, [r7, #6]
 8000a88:	ee07 3a90 	vmov	s15, r3
 8000a8c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000a90:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8000ad0 <Convert_ADC_To_420mA+0x54>
 8000a94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a98:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8000ad4 <Convert_ADC_To_420mA+0x58>
 8000a9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000aa0:	edc7 7a03 	vstr	s15, [r7, #12]
    
    /* Current through sense resistor */
    float current_mA = (voltage / CURRENT_SENSE_RESISTOR) * 1000.0f;
 8000aa4:	ed97 7a03 	vldr	s14, [r7, #12]
 8000aa8:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8000ad8 <Convert_ADC_To_420mA+0x5c>
 8000aac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ab0:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000adc <Convert_ADC_To_420mA+0x60>
 8000ab4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ab8:	edc7 7a02 	vstr	s15, [r7, #8]
    
    return current_mA;
 8000abc:	68bb      	ldr	r3, [r7, #8]
 8000abe:	ee07 3a90 	vmov	s15, r3
}
 8000ac2:	eeb0 0a67 	vmov.f32	s0, s15
 8000ac6:	3714      	adds	r7, #20
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ace:	4770      	bx	lr
 8000ad0:	477fff00 	.word	0x477fff00
 8000ad4:	40533333 	.word	0x40533333
 8000ad8:	437a0000 	.word	0x437a0000
 8000adc:	447a0000 	.word	0x447a0000

08000ae0 <Convert_ADC_To_Voltage>:
 * @brief  Convert ADC value to voltage
 * @param  adc_value: Raw ADC value
 * @retval Voltage in V
 */
static float Convert_ADC_To_Voltage(uint16_t adc_value)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b085      	sub	sp, #20
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	80fb      	strh	r3, [r7, #6]
    /* Voltage at ADC input */
    float voltage = ((float)adc_value / ADC_RESOLUTION) * ADC_VREF;
 8000aea:	88fb      	ldrh	r3, [r7, #6]
 8000aec:	ee07 3a90 	vmov	s15, r3
 8000af0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000af4:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8000b2c <Convert_ADC_To_Voltage+0x4c>
 8000af8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000afc:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000b30 <Convert_ADC_To_Voltage+0x50>
 8000b00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b04:	edc7 7a03 	vstr	s15, [r7, #12]
    
    /* Compensate for voltage divider */
    voltage *= VOLTAGE_DIVIDER_RATIO;
 8000b08:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b0c:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8000b34 <Convert_ADC_To_Voltage+0x54>
 8000b10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b14:	edc7 7a03 	vstr	s15, [r7, #12]
    
    return voltage;
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	ee07 3a90 	vmov	s15, r3
}
 8000b1e:	eeb0 0a67 	vmov.f32	s0, s15
 8000b22:	3714      	adds	r7, #20
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr
 8000b2c:	477fff00 	.word	0x477fff00
 8000b30:	40533333 	.word	0x40533333
 8000b34:	4041eb85 	.word	0x4041eb85

08000b38 <Check_420mA_Status>:
 * @brief  Check 4-20mA status
 * @param  current_mA: Current value
 * @retval Status code
 */
static AnalogStatus_t Check_420mA_Status(float current_mA)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	ed87 0a01 	vstr	s0, [r7, #4]
    if (current_mA < CURRENT_UNDERRANGE_MA) {
 8000b42:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b46:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8000b7c <Check_420mA_Status+0x44>
 8000b4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b52:	d501      	bpl.n	8000b58 <Check_420mA_Status+0x20>
        return ANALOG_STATUS_UNDERRANGE;  // Wire break
 8000b54:	2301      	movs	r3, #1
 8000b56:	e00b      	b.n	8000b70 <Check_420mA_Status+0x38>
    }
    else if (current_mA > CURRENT_OVERRANGE_MA) {
 8000b58:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b5c:	eeb3 7a05 	vmov.f32	s14, #53	@ 0x41a80000  21.0
 8000b60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b68:	dd01      	ble.n	8000b6e <Check_420mA_Status+0x36>
        return ANALOG_STATUS_OVERRANGE;
 8000b6a:	2302      	movs	r3, #2
 8000b6c:	e000      	b.n	8000b70 <Check_420mA_Status+0x38>
    }
    return ANALOG_STATUS_OK;
 8000b6e:	2300      	movs	r3, #0
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	370c      	adds	r7, #12
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr
 8000b7c:	40733333 	.word	0x40733333

08000b80 <Check_Voltage_Status>:
 * @brief  Check voltage status
 * @param  voltage_V: Voltage value
 * @retval Status code
 */
static AnalogStatus_t Check_Voltage_Status(float voltage_V)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	ed87 0a01 	vstr	s0, [r7, #4]
    if (voltage_V < VOLTAGE_MIN_V) {
 8000b8a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b8e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b96:	d501      	bpl.n	8000b9c <Check_Voltage_Status+0x1c>
        return ANALOG_STATUS_UNDERRANGE;
 8000b98:	2301      	movs	r3, #1
 8000b9a:	e00b      	b.n	8000bb4 <Check_Voltage_Status+0x34>
    }
    else if (voltage_V > (VOLTAGE_MAX_V + 1.0f)) {
 8000b9c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ba0:	eeb2 7a06 	vmov.f32	s14, #38	@ 0x41300000  11.0
 8000ba4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bac:	dd01      	ble.n	8000bb2 <Check_Voltage_Status+0x32>
        return ANALOG_STATUS_OVERRANGE;
 8000bae:	2302      	movs	r3, #2
 8000bb0:	e000      	b.n	8000bb4 <Check_Voltage_Status+0x34>
    }
    return ANALOG_STATUS_OK;
 8000bb2:	2300      	movs	r3, #0
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr

08000bc0 <Debug_Init>:
/**
 * @brief  Initialize debug UART interface
 * @retval None
 */
void Debug_Init(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
    currentDebugLevel = DEBUG_DEFAULT_LEVEL;
 8000bc4:	4b04      	ldr	r3, [pc, #16]	@ (8000bd8 <Debug_Init+0x18>)
 8000bc6:	2202      	movs	r2, #2
 8000bc8:	701a      	strb	r2, [r3, #0]
    DEBUG_INFO("Debug UART initialized");
 8000bca:	4904      	ldr	r1, [pc, #16]	@ (8000bdc <Debug_Init+0x1c>)
 8000bcc:	2002      	movs	r0, #2
 8000bce:	f000 f807 	bl	8000be0 <Debug_Print>
}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	24000080 	.word	0x24000080
 8000bdc:	0800a404 	.word	0x0800a404

08000be0 <Debug_Print>:
 * @param  level: Debug level
 * @param  format: Printf-style format string
 * @retval None
 */
void Debug_Print(DebugLevel_t level, const char* format, ...)
{
 8000be0:	b40e      	push	{r1, r2, r3}
 8000be2:	b580      	push	{r7, lr}
 8000be4:	b085      	sub	sp, #20
 8000be6:	af00      	add	r7, sp, #0
 8000be8:	4603      	mov	r3, r0
 8000bea:	71fb      	strb	r3, [r7, #7]
    if (level > currentDebugLevel) {
 8000bec:	4b2d      	ldr	r3, [pc, #180]	@ (8000ca4 <Debug_Print+0xc4>)
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	79fa      	ldrb	r2, [r7, #7]
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	d84f      	bhi.n	8000c96 <Debug_Print+0xb6>
        return;
    }

    va_list args;
    va_start(args, format);
 8000bf6:	f107 0320 	add.w	r3, r7, #32
 8000bfa:	60bb      	str	r3, [r7, #8]

    /* Get system tick for timestamp */
    systemTicks = HAL_GetTick();
 8000bfc:	f001 fe32 	bl	8002864 <HAL_GetTick>
 8000c00:	4603      	mov	r3, r0
 8000c02:	4a29      	ldr	r2, [pc, #164]	@ (8000ca8 <Debug_Print+0xc8>)
 8000c04:	6013      	str	r3, [r2, #0]

    /* Format message */
    int offset = 0;
 8000c06:	2300      	movs	r3, #0
 8000c08:	60fb      	str	r3, [r7, #12]
    
#if DEBUG_TIMESTAMP_ENABLED
    offset = snprintf(debugBuffer, DEBUG_BUFFER_SIZE, "[%8lu] ", systemTicks);
 8000c0a:	4b27      	ldr	r3, [pc, #156]	@ (8000ca8 <Debug_Print+0xc8>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4a27      	ldr	r2, [pc, #156]	@ (8000cac <Debug_Print+0xcc>)
 8000c10:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c14:	4826      	ldr	r0, [pc, #152]	@ (8000cb0 <Debug_Print+0xd0>)
 8000c16:	f008 fe6b 	bl	80098f0 <sniprintf>
 8000c1a:	60f8      	str	r0, [r7, #12]
#endif

    /* Add level */
    offset += snprintf(debugBuffer + offset, DEBUG_BUFFER_SIZE - offset, 
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	4a24      	ldr	r2, [pc, #144]	@ (8000cb0 <Debug_Print+0xd0>)
 8000c20:	1898      	adds	r0, r3, r2
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000c28:	4619      	mov	r1, r3
 8000c2a:	79fb      	ldrb	r3, [r7, #7]
 8000c2c:	4a21      	ldr	r2, [pc, #132]	@ (8000cb4 <Debug_Print+0xd4>)
 8000c2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c32:	4a21      	ldr	r2, [pc, #132]	@ (8000cb8 <Debug_Print+0xd8>)
 8000c34:	f008 fe5c 	bl	80098f0 <sniprintf>
 8000c38:	4602      	mov	r2, r0
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	4413      	add	r3, r2
 8000c3e:	60fb      	str	r3, [r7, #12]
                       "[%s] ", levelNames[level]);

    /* Add user message */
    offset += vsnprintf(debugBuffer + offset, DEBUG_BUFFER_SIZE - offset, 
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	4a1b      	ldr	r2, [pc, #108]	@ (8000cb0 <Debug_Print+0xd0>)
 8000c44:	1898      	adds	r0, r3, r2
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	68bb      	ldr	r3, [r7, #8]
 8000c50:	69fa      	ldr	r2, [r7, #28]
 8000c52:	f008 feb1 	bl	80099b8 <vsniprintf>
 8000c56:	4602      	mov	r2, r0
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	4413      	add	r3, r2
 8000c5c:	60fb      	str	r3, [r7, #12]
                        format, args);

    /* Add newline */
    if (offset < DEBUG_BUFFER_SIZE - 2) {
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	2bfd      	cmp	r3, #253	@ 0xfd
 8000c62:	dc10      	bgt.n	8000c86 <Debug_Print+0xa6>
        debugBuffer[offset++] = '\r';
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	1c5a      	adds	r2, r3, #1
 8000c68:	60fa      	str	r2, [r7, #12]
 8000c6a:	4a11      	ldr	r2, [pc, #68]	@ (8000cb0 <Debug_Print+0xd0>)
 8000c6c:	210d      	movs	r1, #13
 8000c6e:	54d1      	strb	r1, [r2, r3]
        debugBuffer[offset++] = '\n';
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	1c5a      	adds	r2, r3, #1
 8000c74:	60fa      	str	r2, [r7, #12]
 8000c76:	4a0e      	ldr	r2, [pc, #56]	@ (8000cb0 <Debug_Print+0xd0>)
 8000c78:	210a      	movs	r1, #10
 8000c7a:	54d1      	strb	r1, [r2, r3]
        debugBuffer[offset] = '\0';
 8000c7c:	4a0c      	ldr	r2, [pc, #48]	@ (8000cb0 <Debug_Print+0xd0>)
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	4413      	add	r3, r2
 8000c82:	2200      	movs	r2, #0
 8000c84:	701a      	strb	r2, [r3, #0]
    }

    va_end(args);

    /* Transmit via UART */
    HAL_UART_Transmit(&huart1, (uint8_t*)debugBuffer, offset, 100);
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	b29a      	uxth	r2, r3
 8000c8a:	2364      	movs	r3, #100	@ 0x64
 8000c8c:	4908      	ldr	r1, [pc, #32]	@ (8000cb0 <Debug_Print+0xd0>)
 8000c8e:	480b      	ldr	r0, [pc, #44]	@ (8000cbc <Debug_Print+0xdc>)
 8000c90:	f006 fa33 	bl	80070fa <HAL_UART_Transmit>
 8000c94:	e000      	b.n	8000c98 <Debug_Print+0xb8>
        return;
 8000c96:	bf00      	nop
}
 8000c98:	3714      	adds	r7, #20
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ca0:	b003      	add	sp, #12
 8000ca2:	4770      	bx	lr
 8000ca4:	24000080 	.word	0x24000080
 8000ca8:	240004a4 	.word	0x240004a4
 8000cac:	0800a41c 	.word	0x0800a41c
 8000cb0:	240003a4 	.word	0x240003a4
 8000cb4:	24000084 	.word	0x24000084
 8000cb8:	0800a424 	.word	0x0800a424
 8000cbc:	24000658 	.word	0x24000658

08000cc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cc0:	b590      	push	{r4, r7, lr}
 8000cc2:	b087      	sub	sp, #28
 8000cc4:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000cc6:	f000 fc1b 	bl	8001500 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cca:	f001 fd45 	bl	8002758 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cce:	f000 f8a7 	bl	8000e20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cd2:	f000 fac9 	bl	8001268 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8000cd6:	f000 f91f 	bl	8000f18 <MX_FDCAN1_Init>
  MX_SPI4_Init();
 8000cda:	f000 f9d7 	bl	800108c <MX_SPI4_Init>
  MX_USART1_UART_Init();
 8000cde:	f000 fa2b 	bl	8001138 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000ce2:	f000 fa75 	bl	80011d0 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000ce6:	f000 f97b 	bl	8000fe0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  
  /* Initialize hierarchical layers */
  Debug_Init();
 8000cea:	f7ff ff69 	bl	8000bc0 <Debug_Init>
  
  /* Print startup banner */
  Version_GetString(versionString, VERSION_STRING_SIZE);
 8000cee:	2140      	movs	r1, #64	@ 0x40
 8000cf0:	483f      	ldr	r0, [pc, #252]	@ (8000df0 <main+0x130>)
 8000cf2:	f001 fcdd 	bl	80026b0 <Version_GetString>
  DEBUG_INFO("===========================================");
 8000cf6:	493f      	ldr	r1, [pc, #252]	@ (8000df4 <main+0x134>)
 8000cf8:	2002      	movs	r0, #2
 8000cfa:	f7ff ff71 	bl	8000be0 <Debug_Print>
  DEBUG_INFO("  %s", versionString);
 8000cfe:	4a3c      	ldr	r2, [pc, #240]	@ (8000df0 <main+0x130>)
 8000d00:	493d      	ldr	r1, [pc, #244]	@ (8000df8 <main+0x138>)
 8000d02:	2002      	movs	r0, #2
 8000d04:	f7ff ff6c 	bl	8000be0 <Debug_Print>
  DEBUG_INFO("===========================================");
 8000d08:	493a      	ldr	r1, [pc, #232]	@ (8000df4 <main+0x134>)
 8000d0a:	2002      	movs	r0, #2
 8000d0c:	f7ff ff68 	bl	8000be0 <Debug_Print>
  
  /* Initialize analog input handler */
  AnalogInput_Init();
 8000d10:	f7ff fccc 	bl	80006ac <AnalogInput_Init>
  
  /* Initialize RS485 protocol layer */
  RS485_Init(RS485_ADDR_CONTROLLER_420);
 8000d14:	2001      	movs	r0, #1
 8000d16:	f000 fc25 	bl	8001564 <RS485_Init>
  
  /* Register analog command handlers */
  RS485_RegisterCommandHandler(CMD_READ_ANALOG_420, HandleRead420mA);
 8000d1a:	4938      	ldr	r1, [pc, #224]	@ (8000dfc <main+0x13c>)
 8000d1c:	2040      	movs	r0, #64	@ 0x40
 8000d1e:	f000 feff 	bl	8001b20 <RS485_RegisterCommandHandler>
  RS485_RegisterCommandHandler(CMD_READ_ANALOG_VOLTAGE, HandleReadVoltage);
 8000d22:	4937      	ldr	r1, [pc, #220]	@ (8000e00 <main+0x140>)
 8000d24:	2042      	movs	r0, #66	@ 0x42
 8000d26:	f000 fefb 	bl	8001b20 <RS485_RegisterCommandHandler>
  
  DEBUG_INFO("System initialization complete");
 8000d2a:	4936      	ldr	r1, [pc, #216]	@ (8000e04 <main+0x144>)
 8000d2c:	2002      	movs	r0, #2
 8000d2e:	f7ff ff57 	bl	8000be0 <Debug_Print>
  DEBUG_INFO("Entering main loop...");
 8000d32:	4935      	ldr	r1, [pc, #212]	@ (8000e08 <main+0x148>)
 8000d34:	2002      	movs	r0, #2
 8000d36:	f7ff ff53 	bl	8000be0 <Debug_Print>
  
  heartbeatTimer = HAL_GetTick();
 8000d3a:	f001 fd93 	bl	8002864 <HAL_GetTick>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	4a32      	ldr	r2, [pc, #200]	@ (8000e0c <main+0x14c>)
 8000d42:	6013      	str	r3, [r2, #0]
  statusLedTimer = HAL_GetTick();
 8000d44:	f001 fd8e 	bl	8002864 <HAL_GetTick>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	4a31      	ldr	r2, [pc, #196]	@ (8000e10 <main+0x150>)
 8000d4c:	6013      	str	r3, [r2, #0]
  analogUpdateTimer = HAL_GetTick();
 8000d4e:	f001 fd89 	bl	8002864 <HAL_GetTick>
 8000d52:	4603      	mov	r3, r0
 8000d54:	4a2f      	ldr	r2, [pc, #188]	@ (8000e14 <main+0x154>)
 8000d56:	6013      	str	r3, [r2, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    
    /* Process RS485 communication */
    RS485_Process();
 8000d58:	f000 fc5a 	bl	8001610 <RS485_Process>
    
    /* Update analog inputs every 100ms */
    if (HAL_GetTick() - analogUpdateTimer >= 100) {
 8000d5c:	f001 fd82 	bl	8002864 <HAL_GetTick>
 8000d60:	4602      	mov	r2, r0
 8000d62:	4b2c      	ldr	r3, [pc, #176]	@ (8000e14 <main+0x154>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	1ad3      	subs	r3, r2, r3
 8000d68:	2b63      	cmp	r3, #99	@ 0x63
 8000d6a:	d906      	bls.n	8000d7a <main+0xba>
      analogUpdateTimer = HAL_GetTick();
 8000d6c:	f001 fd7a 	bl	8002864 <HAL_GetTick>
 8000d70:	4603      	mov	r3, r0
 8000d72:	4a28      	ldr	r2, [pc, #160]	@ (8000e14 <main+0x154>)
 8000d74:	6013      	str	r3, [r2, #0]
      AnalogInput_Update();
 8000d76:	f7ff fcfd 	bl	8000774 <AnalogInput_Update>
    }
    
    /* Status LED blink (every 500ms) */
    if (HAL_GetTick() - statusLedTimer >= 500) {
 8000d7a:	f001 fd73 	bl	8002864 <HAL_GetTick>
 8000d7e:	4602      	mov	r2, r0
 8000d80:	4b23      	ldr	r3, [pc, #140]	@ (8000e10 <main+0x150>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000d8a:	d308      	bcc.n	8000d9e <main+0xde>
      statusLedTimer = HAL_GetTick();
 8000d8c:	f001 fd6a 	bl	8002864 <HAL_GetTick>
 8000d90:	4603      	mov	r3, r0
 8000d92:	4a1f      	ldr	r2, [pc, #124]	@ (8000e10 <main+0x150>)
 8000d94:	6013      	str	r3, [r2, #0]
      HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_1); // Status LED
 8000d96:	2102      	movs	r1, #2
 8000d98:	481f      	ldr	r0, [pc, #124]	@ (8000e18 <main+0x158>)
 8000d9a:	f003 f9b8 	bl	800410e <HAL_GPIO_TogglePin>
    }
    
    /* Periodic heartbeat logging (every 10 seconds) */
    if (HAL_GetTick() - heartbeatTimer >= 10000) {
 8000d9e:	f001 fd61 	bl	8002864 <HAL_GetTick>
 8000da2:	4602      	mov	r2, r0
 8000da4:	4b19      	ldr	r3, [pc, #100]	@ (8000e0c <main+0x14c>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	1ad3      	subs	r3, r2, r3
 8000daa:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d91a      	bls.n	8000de8 <main+0x128>
      heartbeatTimer = HAL_GetTick();
 8000db2:	f001 fd57 	bl	8002864 <HAL_GetTick>
 8000db6:	4603      	mov	r3, r0
 8000db8:	4a14      	ldr	r2, [pc, #80]	@ (8000e0c <main+0x14c>)
 8000dba:	6013      	str	r3, [r2, #0]
      RS485_Status_t* status = RS485_GetStatus();
 8000dbc:	f000 fec4 	bl	8001b48 <RS485_GetStatus>
 8000dc0:	6078      	str	r0, [r7, #4]
      DEBUG_INFO("Heartbeat: Uptime=%lu RX=%lu TX=%lu Err=%lu Health=%d%%", 
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	6858      	ldr	r0, [r3, #4]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	68dc      	ldr	r4, [r3, #12]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	691b      	ldr	r3, [r3, #16]
 8000dce:	687a      	ldr	r2, [r7, #4]
 8000dd0:	6892      	ldr	r2, [r2, #8]
 8000dd2:	6879      	ldr	r1, [r7, #4]
 8000dd4:	7849      	ldrb	r1, [r1, #1]
 8000dd6:	9102      	str	r1, [sp, #8]
 8000dd8:	9201      	str	r2, [sp, #4]
 8000dda:	9300      	str	r3, [sp, #0]
 8000ddc:	4623      	mov	r3, r4
 8000dde:	4602      	mov	r2, r0
 8000de0:	490e      	ldr	r1, [pc, #56]	@ (8000e1c <main+0x15c>)
 8000de2:	2002      	movs	r0, #2
 8000de4:	f7ff fefc 	bl	8000be0 <Debug_Print>
                 status->uptime, status->rxPacketCount, 
                 status->txPacketCount, status->errorCount, status->health);
    }
    
    /* Small delay to prevent CPU hogging */
    HAL_Delay(1);
 8000de8:	2001      	movs	r0, #1
 8000dea:	f001 fd47 	bl	800287c <HAL_Delay>
    RS485_Process();
 8000dee:	e7b3      	b.n	8000d58 <main+0x98>
 8000df0:	2400078c 	.word	0x2400078c
 8000df4:	0800a448 	.word	0x0800a448
 8000df8:	0800a474 	.word	0x0800a474
 8000dfc:	08001369 	.word	0x08001369
 8000e00:	08001439 	.word	0x08001439
 8000e04:	0800a47c 	.word	0x0800a47c
 8000e08:	0800a49c 	.word	0x0800a49c
 8000e0c:	24000780 	.word	0x24000780
 8000e10:	24000784 	.word	0x24000784
 8000e14:	24000788 	.word	0x24000788
 8000e18:	58020c00 	.word	0x58020c00
 8000e1c:	0800a4b4 	.word	0x0800a4b4

08000e20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b09c      	sub	sp, #112	@ 0x70
 8000e24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e2a:	224c      	movs	r2, #76	@ 0x4c
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f008 fdd0 	bl	80099d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e34:	1d3b      	adds	r3, r7, #4
 8000e36:	2220      	movs	r2, #32
 8000e38:	2100      	movs	r1, #0
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f008 fdca 	bl	80099d4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000e40:	2002      	movs	r0, #2
 8000e42:	f003 f97f 	bl	8004144 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000e46:	2300      	movs	r3, #0
 8000e48:	603b      	str	r3, [r7, #0]
 8000e4a:	4b31      	ldr	r3, [pc, #196]	@ (8000f10 <SystemClock_Config+0xf0>)
 8000e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e4e:	4a30      	ldr	r2, [pc, #192]	@ (8000f10 <SystemClock_Config+0xf0>)
 8000e50:	f023 0301 	bic.w	r3, r3, #1
 8000e54:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000e56:	4b2e      	ldr	r3, [pc, #184]	@ (8000f10 <SystemClock_Config+0xf0>)
 8000e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e5a:	f003 0301 	and.w	r3, r3, #1
 8000e5e:	603b      	str	r3, [r7, #0]
 8000e60:	4b2c      	ldr	r3, [pc, #176]	@ (8000f14 <SystemClock_Config+0xf4>)
 8000e62:	699b      	ldr	r3, [r3, #24]
 8000e64:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000e68:	4a2a      	ldr	r2, [pc, #168]	@ (8000f14 <SystemClock_Config+0xf4>)
 8000e6a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e6e:	6193      	str	r3, [r2, #24]
 8000e70:	4b28      	ldr	r3, [pc, #160]	@ (8000f14 <SystemClock_Config+0xf4>)
 8000e72:	699b      	ldr	r3, [r3, #24]
 8000e74:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e78:	603b      	str	r3, [r7, #0]
 8000e7a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000e7c:	bf00      	nop
 8000e7e:	4b25      	ldr	r3, [pc, #148]	@ (8000f14 <SystemClock_Config+0xf4>)
 8000e80:	699b      	ldr	r3, [r3, #24]
 8000e82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000e8a:	d1f8      	bne.n	8000e7e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e90:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e94:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e96:	2302      	movs	r3, #2
 8000e98:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000e9e:	2302      	movs	r3, #2
 8000ea0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 32;
 8000ea2:	2320      	movs	r3, #32
 8000ea4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000eaa:	2304      	movs	r3, #4
 8000eac:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000eae:	2302      	movs	r3, #2
 8000eb0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000eb2:	230c      	movs	r3, #12
 8000eb4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ebe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f003 f978 	bl	80041b8 <HAL_RCC_OscConfig>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000ece:	f000 fb43 	bl	8001558 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ed2:	233f      	movs	r3, #63	@ 0x3f
 8000ed4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ed6:	2303      	movs	r3, #3
 8000ed8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000eda:	2300      	movs	r3, #0
 8000edc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000ee2:	2340      	movs	r3, #64	@ 0x40
 8000ee4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV4;
 8000ee6:	2350      	movs	r3, #80	@ 0x50
 8000ee8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV4;
 8000eea:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000eee:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000ef0:	2340      	movs	r3, #64	@ 0x40
 8000ef2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ef4:	1d3b      	adds	r3, r7, #4
 8000ef6:	2104      	movs	r1, #4
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f003 fdb7 	bl	8004a6c <HAL_RCC_ClockConfig>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000f04:	f000 fb28 	bl	8001558 <Error_Handler>
  }
}
 8000f08:	bf00      	nop
 8000f0a:	3770      	adds	r7, #112	@ 0x70
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	58000400 	.word	0x58000400
 8000f14:	58024800 	.word	0x58024800

08000f18 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000f1c:	4b2e      	ldr	r3, [pc, #184]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f1e:	4a2f      	ldr	r2, [pc, #188]	@ (8000fdc <MX_FDCAN1_Init+0xc4>)
 8000f20:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000f22:	4b2d      	ldr	r3, [pc, #180]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000f28:	4b2b      	ldr	r3, [pc, #172]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000f2e:	4b2a      	ldr	r3, [pc, #168]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000f34:	4b28      	ldr	r3, [pc, #160]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000f3a:	4b27      	ldr	r3, [pc, #156]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000f40:	4b25      	ldr	r3, [pc, #148]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f42:	2210      	movs	r2, #16
 8000f44:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000f46:	4b24      	ldr	r3, [pc, #144]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f48:	2201      	movs	r2, #1
 8000f4a:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000f4c:	4b22      	ldr	r3, [pc, #136]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f4e:	2201      	movs	r2, #1
 8000f50:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8000f52:	4b21      	ldr	r3, [pc, #132]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f54:	2201      	movs	r2, #1
 8000f56:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000f58:	4b1f      	ldr	r3, [pc, #124]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000f5e:	4b1e      	ldr	r3, [pc, #120]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f60:	2201      	movs	r2, #1
 8000f62:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000f64:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f66:	2201      	movs	r2, #1
 8000f68:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000f6a:	4b1b      	ldr	r3, [pc, #108]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000f70:	4b19      	ldr	r3, [pc, #100]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000f76:	4b18      	ldr	r3, [pc, #96]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000f7c:	4b16      	ldr	r3, [pc, #88]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8000f82:	4b15      	ldr	r3, [pc, #84]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000f88:	4b13      	ldr	r3, [pc, #76]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f8a:	2204      	movs	r2, #4
 8000f8c:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000f8e:	4b12      	ldr	r3, [pc, #72]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000f94:	4b10      	ldr	r3, [pc, #64]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f96:	2204      	movs	r2, #4
 8000f98:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000f9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000fa0:	4b0d      	ldr	r3, [pc, #52]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000fa2:	2204      	movs	r2, #4
 8000fa4:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000fac:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000fb2:	4b09      	ldr	r3, [pc, #36]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000fb8:	4b07      	ldr	r3, [pc, #28]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000fbe:	4b06      	ldr	r3, [pc, #24]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000fc0:	2204      	movs	r2, #4
 8000fc2:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000fc4:	4804      	ldr	r0, [pc, #16]	@ (8000fd8 <MX_FDCAN1_Init+0xc0>)
 8000fc6:	f002 fb75 	bl	80036b4 <HAL_FDCAN_Init>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000fd0:	f000 fac2 	bl	8001558 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000fd4:	bf00      	nop
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	240004a8 	.word	0x240004a8
 8000fdc:	4000a000 	.word	0x4000a000

08000fe0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000fe4:	4b27      	ldr	r3, [pc, #156]	@ (8001084 <MX_SPI1_Init+0xa4>)
 8000fe6:	4a28      	ldr	r2, [pc, #160]	@ (8001088 <MX_SPI1_Init+0xa8>)
 8000fe8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000fea:	4b26      	ldr	r3, [pc, #152]	@ (8001084 <MX_SPI1_Init+0xa4>)
 8000fec:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000ff0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ff2:	4b24      	ldr	r3, [pc, #144]	@ (8001084 <MX_SPI1_Init+0xa4>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ff8:	4b22      	ldr	r3, [pc, #136]	@ (8001084 <MX_SPI1_Init+0xa4>)
 8000ffa:	2207      	movs	r2, #7
 8000ffc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ffe:	4b21      	ldr	r3, [pc, #132]	@ (8001084 <MX_SPI1_Init+0xa4>)
 8001000:	2200      	movs	r2, #0
 8001002:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001004:	4b1f      	ldr	r3, [pc, #124]	@ (8001084 <MX_SPI1_Init+0xa4>)
 8001006:	2200      	movs	r2, #0
 8001008:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800100a:	4b1e      	ldr	r3, [pc, #120]	@ (8001084 <MX_SPI1_Init+0xa4>)
 800100c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001010:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001012:	4b1c      	ldr	r3, [pc, #112]	@ (8001084 <MX_SPI1_Init+0xa4>)
 8001014:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001018:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800101a:	4b1a      	ldr	r3, [pc, #104]	@ (8001084 <MX_SPI1_Init+0xa4>)
 800101c:	2200      	movs	r2, #0
 800101e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001020:	4b18      	ldr	r3, [pc, #96]	@ (8001084 <MX_SPI1_Init+0xa4>)
 8001022:	2200      	movs	r2, #0
 8001024:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001026:	4b17      	ldr	r3, [pc, #92]	@ (8001084 <MX_SPI1_Init+0xa4>)
 8001028:	2200      	movs	r2, #0
 800102a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 800102c:	4b15      	ldr	r3, [pc, #84]	@ (8001084 <MX_SPI1_Init+0xa4>)
 800102e:	2200      	movs	r2, #0
 8001030:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001032:	4b14      	ldr	r3, [pc, #80]	@ (8001084 <MX_SPI1_Init+0xa4>)
 8001034:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001038:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800103a:	4b12      	ldr	r3, [pc, #72]	@ (8001084 <MX_SPI1_Init+0xa4>)
 800103c:	2200      	movs	r2, #0
 800103e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001040:	4b10      	ldr	r3, [pc, #64]	@ (8001084 <MX_SPI1_Init+0xa4>)
 8001042:	2200      	movs	r2, #0
 8001044:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001046:	4b0f      	ldr	r3, [pc, #60]	@ (8001084 <MX_SPI1_Init+0xa4>)
 8001048:	2200      	movs	r2, #0
 800104a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800104c:	4b0d      	ldr	r3, [pc, #52]	@ (8001084 <MX_SPI1_Init+0xa4>)
 800104e:	2200      	movs	r2, #0
 8001050:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001052:	4b0c      	ldr	r3, [pc, #48]	@ (8001084 <MX_SPI1_Init+0xa4>)
 8001054:	2200      	movs	r2, #0
 8001056:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001058:	4b0a      	ldr	r3, [pc, #40]	@ (8001084 <MX_SPI1_Init+0xa4>)
 800105a:	2200      	movs	r2, #0
 800105c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800105e:	4b09      	ldr	r3, [pc, #36]	@ (8001084 <MX_SPI1_Init+0xa4>)
 8001060:	2200      	movs	r2, #0
 8001062:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001064:	4b07      	ldr	r3, [pc, #28]	@ (8001084 <MX_SPI1_Init+0xa4>)
 8001066:	2200      	movs	r2, #0
 8001068:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800106a:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <MX_SPI1_Init+0xa4>)
 800106c:	2200      	movs	r2, #0
 800106e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001070:	4804      	ldr	r0, [pc, #16]	@ (8001084 <MX_SPI1_Init+0xa4>)
 8001072:	f005 feb3 	bl	8006ddc <HAL_SPI_Init>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 800107c:	f000 fa6c 	bl	8001558 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001080:	bf00      	nop
 8001082:	bd80      	pop	{r7, pc}
 8001084:	24000548 	.word	0x24000548
 8001088:	40013000 	.word	0x40013000

0800108c <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001090:	4b27      	ldr	r3, [pc, #156]	@ (8001130 <MX_SPI4_Init+0xa4>)
 8001092:	4a28      	ldr	r2, [pc, #160]	@ (8001134 <MX_SPI4_Init+0xa8>)
 8001094:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001096:	4b26      	ldr	r3, [pc, #152]	@ (8001130 <MX_SPI4_Init+0xa4>)
 8001098:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800109c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800109e:	4b24      	ldr	r3, [pc, #144]	@ (8001130 <MX_SPI4_Init+0xa4>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80010a4:	4b22      	ldr	r3, [pc, #136]	@ (8001130 <MX_SPI4_Init+0xa4>)
 80010a6:	2207      	movs	r2, #7
 80010a8:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010aa:	4b21      	ldr	r3, [pc, #132]	@ (8001130 <MX_SPI4_Init+0xa4>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001130 <MX_SPI4_Init+0xa4>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80010b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001130 <MX_SPI4_Init+0xa4>)
 80010b8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80010bc:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80010be:	4b1c      	ldr	r3, [pc, #112]	@ (8001130 <MX_SPI4_Init+0xa4>)
 80010c0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80010c4:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001130 <MX_SPI4_Init+0xa4>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80010cc:	4b18      	ldr	r3, [pc, #96]	@ (8001130 <MX_SPI4_Init+0xa4>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010d2:	4b17      	ldr	r3, [pc, #92]	@ (8001130 <MX_SPI4_Init+0xa4>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 80010d8:	4b15      	ldr	r3, [pc, #84]	@ (8001130 <MX_SPI4_Init+0xa4>)
 80010da:	2200      	movs	r2, #0
 80010dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80010de:	4b14      	ldr	r3, [pc, #80]	@ (8001130 <MX_SPI4_Init+0xa4>)
 80010e0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80010e4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80010e6:	4b12      	ldr	r3, [pc, #72]	@ (8001130 <MX_SPI4_Init+0xa4>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80010ec:	4b10      	ldr	r3, [pc, #64]	@ (8001130 <MX_SPI4_Init+0xa4>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80010f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001130 <MX_SPI4_Init+0xa4>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80010f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001130 <MX_SPI4_Init+0xa4>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80010fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001130 <MX_SPI4_Init+0xa4>)
 8001100:	2200      	movs	r2, #0
 8001102:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001104:	4b0a      	ldr	r3, [pc, #40]	@ (8001130 <MX_SPI4_Init+0xa4>)
 8001106:	2200      	movs	r2, #0
 8001108:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800110a:	4b09      	ldr	r3, [pc, #36]	@ (8001130 <MX_SPI4_Init+0xa4>)
 800110c:	2200      	movs	r2, #0
 800110e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001110:	4b07      	ldr	r3, [pc, #28]	@ (8001130 <MX_SPI4_Init+0xa4>)
 8001112:	2200      	movs	r2, #0
 8001114:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001116:	4b06      	ldr	r3, [pc, #24]	@ (8001130 <MX_SPI4_Init+0xa4>)
 8001118:	2200      	movs	r2, #0
 800111a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800111c:	4804      	ldr	r0, [pc, #16]	@ (8001130 <MX_SPI4_Init+0xa4>)
 800111e:	f005 fe5d 	bl	8006ddc <HAL_SPI_Init>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_SPI4_Init+0xa0>
  {
    Error_Handler();
 8001128:	f000 fa16 	bl	8001558 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800112c:	bf00      	nop
 800112e:	bd80      	pop	{r7, pc}
 8001130:	240005d0 	.word	0x240005d0
 8001134:	40013400 	.word	0x40013400

08001138 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800113c:	4b22      	ldr	r3, [pc, #136]	@ (80011c8 <MX_USART1_UART_Init+0x90>)
 800113e:	4a23      	ldr	r2, [pc, #140]	@ (80011cc <MX_USART1_UART_Init+0x94>)
 8001140:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001142:	4b21      	ldr	r3, [pc, #132]	@ (80011c8 <MX_USART1_UART_Init+0x90>)
 8001144:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001148:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800114a:	4b1f      	ldr	r3, [pc, #124]	@ (80011c8 <MX_USART1_UART_Init+0x90>)
 800114c:	2200      	movs	r2, #0
 800114e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001150:	4b1d      	ldr	r3, [pc, #116]	@ (80011c8 <MX_USART1_UART_Init+0x90>)
 8001152:	2200      	movs	r2, #0
 8001154:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001156:	4b1c      	ldr	r3, [pc, #112]	@ (80011c8 <MX_USART1_UART_Init+0x90>)
 8001158:	2200      	movs	r2, #0
 800115a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800115c:	4b1a      	ldr	r3, [pc, #104]	@ (80011c8 <MX_USART1_UART_Init+0x90>)
 800115e:	220c      	movs	r2, #12
 8001160:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001162:	4b19      	ldr	r3, [pc, #100]	@ (80011c8 <MX_USART1_UART_Init+0x90>)
 8001164:	2200      	movs	r2, #0
 8001166:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001168:	4b17      	ldr	r3, [pc, #92]	@ (80011c8 <MX_USART1_UART_Init+0x90>)
 800116a:	2200      	movs	r2, #0
 800116c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800116e:	4b16      	ldr	r3, [pc, #88]	@ (80011c8 <MX_USART1_UART_Init+0x90>)
 8001170:	2200      	movs	r2, #0
 8001172:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001174:	4b14      	ldr	r3, [pc, #80]	@ (80011c8 <MX_USART1_UART_Init+0x90>)
 8001176:	2200      	movs	r2, #0
 8001178:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800117a:	4b13      	ldr	r3, [pc, #76]	@ (80011c8 <MX_USART1_UART_Init+0x90>)
 800117c:	2200      	movs	r2, #0
 800117e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001180:	4811      	ldr	r0, [pc, #68]	@ (80011c8 <MX_USART1_UART_Init+0x90>)
 8001182:	f005 ff6a 	bl	800705a <HAL_UART_Init>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800118c:	f000 f9e4 	bl	8001558 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001190:	2100      	movs	r1, #0
 8001192:	480d      	ldr	r0, [pc, #52]	@ (80011c8 <MX_USART1_UART_Init+0x90>)
 8001194:	f008 fae1 	bl	800975a <HAL_UARTEx_SetTxFifoThreshold>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800119e:	f000 f9db 	bl	8001558 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011a2:	2100      	movs	r1, #0
 80011a4:	4808      	ldr	r0, [pc, #32]	@ (80011c8 <MX_USART1_UART_Init+0x90>)
 80011a6:	f008 fb16 	bl	80097d6 <HAL_UARTEx_SetRxFifoThreshold>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80011b0:	f000 f9d2 	bl	8001558 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80011b4:	4804      	ldr	r0, [pc, #16]	@ (80011c8 <MX_USART1_UART_Init+0x90>)
 80011b6:	f008 fa97 	bl	80096e8 <HAL_UARTEx_DisableFifoMode>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80011c0:	f000 f9ca 	bl	8001558 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011c4:	bf00      	nop
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	24000658 	.word	0x24000658
 80011cc:	40011000 	.word	0x40011000

080011d0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011d4:	4b22      	ldr	r3, [pc, #136]	@ (8001260 <MX_USART2_UART_Init+0x90>)
 80011d6:	4a23      	ldr	r2, [pc, #140]	@ (8001264 <MX_USART2_UART_Init+0x94>)
 80011d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011da:	4b21      	ldr	r3, [pc, #132]	@ (8001260 <MX_USART2_UART_Init+0x90>)
 80011dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001260 <MX_USART2_UART_Init+0x90>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001260 <MX_USART2_UART_Init+0x90>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001260 <MX_USART2_UART_Init+0x90>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001260 <MX_USART2_UART_Init+0x90>)
 80011f6:	220c      	movs	r2, #12
 80011f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011fa:	4b19      	ldr	r3, [pc, #100]	@ (8001260 <MX_USART2_UART_Init+0x90>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001200:	4b17      	ldr	r3, [pc, #92]	@ (8001260 <MX_USART2_UART_Init+0x90>)
 8001202:	2200      	movs	r2, #0
 8001204:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001206:	4b16      	ldr	r3, [pc, #88]	@ (8001260 <MX_USART2_UART_Init+0x90>)
 8001208:	2200      	movs	r2, #0
 800120a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800120c:	4b14      	ldr	r3, [pc, #80]	@ (8001260 <MX_USART2_UART_Init+0x90>)
 800120e:	2200      	movs	r2, #0
 8001210:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001212:	4b13      	ldr	r3, [pc, #76]	@ (8001260 <MX_USART2_UART_Init+0x90>)
 8001214:	2200      	movs	r2, #0
 8001216:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001218:	4811      	ldr	r0, [pc, #68]	@ (8001260 <MX_USART2_UART_Init+0x90>)
 800121a:	f005 ff1e 	bl	800705a <HAL_UART_Init>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001224:	f000 f998 	bl	8001558 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001228:	2100      	movs	r1, #0
 800122a:	480d      	ldr	r0, [pc, #52]	@ (8001260 <MX_USART2_UART_Init+0x90>)
 800122c:	f008 fa95 	bl	800975a <HAL_UARTEx_SetTxFifoThreshold>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001236:	f000 f98f 	bl	8001558 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800123a:	2100      	movs	r1, #0
 800123c:	4808      	ldr	r0, [pc, #32]	@ (8001260 <MX_USART2_UART_Init+0x90>)
 800123e:	f008 faca 	bl	80097d6 <HAL_UARTEx_SetRxFifoThreshold>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001248:	f000 f986 	bl	8001558 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800124c:	4804      	ldr	r0, [pc, #16]	@ (8001260 <MX_USART2_UART_Init+0x90>)
 800124e:	f008 fa4b 	bl	80096e8 <HAL_UARTEx_DisableFifoMode>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001258:	f000 f97e 	bl	8001558 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800125c:	bf00      	nop
 800125e:	bd80      	pop	{r7, pc}
 8001260:	240006ec 	.word	0x240006ec
 8001264:	40004400 	.word	0x40004400

08001268 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b08c      	sub	sp, #48	@ 0x30
 800126c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800126e:	f107 031c 	add.w	r3, r7, #28
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	605a      	str	r2, [r3, #4]
 8001278:	609a      	str	r2, [r3, #8]
 800127a:	60da      	str	r2, [r3, #12]
 800127c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800127e:	4b38      	ldr	r3, [pc, #224]	@ (8001360 <MX_GPIO_Init+0xf8>)
 8001280:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001284:	4a36      	ldr	r2, [pc, #216]	@ (8001360 <MX_GPIO_Init+0xf8>)
 8001286:	f043 0304 	orr.w	r3, r3, #4
 800128a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800128e:	4b34      	ldr	r3, [pc, #208]	@ (8001360 <MX_GPIO_Init+0xf8>)
 8001290:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001294:	f003 0304 	and.w	r3, r3, #4
 8001298:	61bb      	str	r3, [r7, #24]
 800129a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800129c:	4b30      	ldr	r3, [pc, #192]	@ (8001360 <MX_GPIO_Init+0xf8>)
 800129e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012a2:	4a2f      	ldr	r2, [pc, #188]	@ (8001360 <MX_GPIO_Init+0xf8>)
 80012a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012ac:	4b2c      	ldr	r3, [pc, #176]	@ (8001360 <MX_GPIO_Init+0xf8>)
 80012ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012b6:	617b      	str	r3, [r7, #20]
 80012b8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ba:	4b29      	ldr	r3, [pc, #164]	@ (8001360 <MX_GPIO_Init+0xf8>)
 80012bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012c0:	4a27      	ldr	r2, [pc, #156]	@ (8001360 <MX_GPIO_Init+0xf8>)
 80012c2:	f043 0301 	orr.w	r3, r3, #1
 80012c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012ca:	4b25      	ldr	r3, [pc, #148]	@ (8001360 <MX_GPIO_Init+0xf8>)
 80012cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012d0:	f003 0301 	and.w	r3, r3, #1
 80012d4:	613b      	str	r3, [r7, #16]
 80012d6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012d8:	4b21      	ldr	r3, [pc, #132]	@ (8001360 <MX_GPIO_Init+0xf8>)
 80012da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012de:	4a20      	ldr	r2, [pc, #128]	@ (8001360 <MX_GPIO_Init+0xf8>)
 80012e0:	f043 0310 	orr.w	r3, r3, #16
 80012e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001360 <MX_GPIO_Init+0xf8>)
 80012ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012ee:	f003 0310 	and.w	r3, r3, #16
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001360 <MX_GPIO_Init+0xf8>)
 80012f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012fc:	4a18      	ldr	r2, [pc, #96]	@ (8001360 <MX_GPIO_Init+0xf8>)
 80012fe:	f043 0302 	orr.w	r3, r3, #2
 8001302:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001306:	4b16      	ldr	r3, [pc, #88]	@ (8001360 <MX_GPIO_Init+0xf8>)
 8001308:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800130c:	f003 0302 	and.w	r3, r3, #2
 8001310:	60bb      	str	r3, [r7, #8]
 8001312:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001314:	4b12      	ldr	r3, [pc, #72]	@ (8001360 <MX_GPIO_Init+0xf8>)
 8001316:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800131a:	4a11      	ldr	r2, [pc, #68]	@ (8001360 <MX_GPIO_Init+0xf8>)
 800131c:	f043 0308 	orr.w	r3, r3, #8
 8001320:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001324:	4b0e      	ldr	r3, [pc, #56]	@ (8001360 <MX_GPIO_Init+0xf8>)
 8001326:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800132a:	f003 0308 	and.w	r3, r3, #8
 800132e:	607b      	str	r3, [r7, #4]
 8001330:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_RUN_Pin|LED_ERR_Pin|RS485_ANA_COM_Pin, GPIO_PIN_RESET);
 8001332:	2200      	movs	r2, #0
 8001334:	2116      	movs	r1, #22
 8001336:	480b      	ldr	r0, [pc, #44]	@ (8001364 <MX_GPIO_Init+0xfc>)
 8001338:	f002 fed0 	bl	80040dc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_RUN_Pin LED_ERR_Pin RS485_ANA_COM_Pin */
  GPIO_InitStruct.Pin = LED_RUN_Pin|LED_ERR_Pin|RS485_ANA_COM_Pin;
 800133c:	2316      	movs	r3, #22
 800133e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001340:	2301      	movs	r3, #1
 8001342:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001344:	2300      	movs	r3, #0
 8001346:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001348:	2300      	movs	r3, #0
 800134a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800134c:	f107 031c 	add.w	r3, r7, #28
 8001350:	4619      	mov	r1, r3
 8001352:	4804      	ldr	r0, [pc, #16]	@ (8001364 <MX_GPIO_Init+0xfc>)
 8001354:	f002 fd12 	bl	8003d7c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001358:	bf00      	nop
 800135a:	3730      	adds	r7, #48	@ 0x30
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	58024400 	.word	0x58024400
 8001364:	58020c00 	.word	0x58020c00

08001368 <HandleRead420mA>:
 * @brief  Handle Read 4-20mA command
 * @param  packet: Received packet
 * @retval None
 */
void HandleRead420mA(const RS485_Packet_t* packet)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b0ae      	sub	sp, #184	@ 0xb8
 800136c:	af02      	add	r7, sp, #8
 800136e:	6078      	str	r0, [r7, #4]
    DEBUG_INFO("READ_420MA command from 0x%02X", packet->srcAddr);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	789b      	ldrb	r3, [r3, #2]
 8001374:	461a      	mov	r2, r3
 8001376:	492d      	ldr	r1, [pc, #180]	@ (800142c <HandleRead420mA+0xc4>)
 8001378:	2002      	movs	r0, #2
 800137a:	f7ff fc31 	bl	8000be0 <Debug_Print>
    
    // Get all 4-20mA values: raw ADC (uint16) + float (26 channels  6 bytes = 156 bytes)
    uint8_t analogData[NUM_420MA_CHANNELS * 6];
    
    for (uint8_t i = 0; i < NUM_420MA_CHANNELS; i++) {
 800137e:	2300      	movs	r3, #0
 8001380:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
 8001384:	e03d      	b.n	8001402 <HandleRead420mA+0x9a>
        uint16_t raw = AnalogInput_Get420mA_Raw(i);
 8001386:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff fb0c 	bl	80009a8 <AnalogInput_Get420mA_Raw>
 8001390:	4603      	mov	r3, r0
 8001392:	81fb      	strh	r3, [r7, #14]
        float value = AnalogInput_Get420mA_Current(i);
 8001394:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff fb1d 	bl	80009d8 <AnalogInput_Get420mA_Current>
 800139e:	eef0 7a40 	vmov.f32	s15, s0
 80013a2:	edc7 7a02 	vstr	s15, [r7, #8]
        
        // Pack: raw (2 bytes) + float (4 bytes)
        memcpy(&analogData[i * 6], &raw, 2);
 80013a6:	f897 20af 	ldrb.w	r2, [r7, #175]	@ 0xaf
 80013aa:	4613      	mov	r3, r2
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	4413      	add	r3, r2
 80013b0:	005b      	lsls	r3, r3, #1
 80013b2:	461a      	mov	r2, r3
 80013b4:	f107 0310 	add.w	r3, r7, #16
 80013b8:	4413      	add	r3, r2
 80013ba:	89fa      	ldrh	r2, [r7, #14]
 80013bc:	801a      	strh	r2, [r3, #0]
        memcpy(&analogData[i * 6 + 2], &value, 4);
 80013be:	f897 20af 	ldrb.w	r2, [r7, #175]	@ 0xaf
 80013c2:	4613      	mov	r3, r2
 80013c4:	005b      	lsls	r3, r3, #1
 80013c6:	4413      	add	r3, r2
 80013c8:	005b      	lsls	r3, r3, #1
 80013ca:	3302      	adds	r3, #2
 80013cc:	f107 0210 	add.w	r2, r7, #16
 80013d0:	4413      	add	r3, r2
 80013d2:	68ba      	ldr	r2, [r7, #8]
 80013d4:	601a      	str	r2, [r3, #0]
        
        if (i < 5) {  // Debug first 5 channels
 80013d6:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80013da:	2b04      	cmp	r3, #4
 80013dc:	d80c      	bhi.n	80013f8 <HandleRead420mA+0x90>
            DEBUG_DEBUG("AI%d: RAW=%u, %.2f mA", i, raw, value);
 80013de:	f897 20af 	ldrb.w	r2, [r7, #175]	@ 0xaf
 80013e2:	89fb      	ldrh	r3, [r7, #14]
 80013e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80013e8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80013ec:	ed8d 7b00 	vstr	d7, [sp]
 80013f0:	490f      	ldr	r1, [pc, #60]	@ (8001430 <HandleRead420mA+0xc8>)
 80013f2:	2003      	movs	r0, #3
 80013f4:	f7ff fbf4 	bl	8000be0 <Debug_Print>
    for (uint8_t i = 0; i < NUM_420MA_CHANNELS; i++) {
 80013f8:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80013fc:	3301      	adds	r3, #1
 80013fe:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
 8001402:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8001406:	2b19      	cmp	r3, #25
 8001408:	d9bd      	bls.n	8001386 <HandleRead420mA+0x1e>
        }
    }
    
    RS485_SendResponse(packet->srcAddr, CMD_ANALOG_420_RESPONSE, 
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	7898      	ldrb	r0, [r3, #2]
 800140e:	f107 0210 	add.w	r2, r7, #16
 8001412:	239c      	movs	r3, #156	@ 0x9c
 8001414:	2141      	movs	r1, #65	@ 0x41
 8001416:	f000 fb51 	bl	8001abc <RS485_SendResponse>
                      analogData, sizeof(analogData));
    
    DEBUG_INFO("4-20mA data sent (26 channels, 156 bytes)");
 800141a:	4906      	ldr	r1, [pc, #24]	@ (8001434 <HandleRead420mA+0xcc>)
 800141c:	2002      	movs	r0, #2
 800141e:	f7ff fbdf 	bl	8000be0 <Debug_Print>
}
 8001422:	bf00      	nop
 8001424:	37b0      	adds	r7, #176	@ 0xb0
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	0800a4ec 	.word	0x0800a4ec
 8001430:	0800a50c 	.word	0x0800a50c
 8001434:	0800a524 	.word	0x0800a524

08001438 <HandleReadVoltage>:
 * @brief  Handle Read Voltage command
 * @param  packet: Received packet
 * @retval None
 */
void HandleReadVoltage(const RS485_Packet_t* packet)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b090      	sub	sp, #64	@ 0x40
 800143c:	af02      	add	r7, sp, #8
 800143e:	6078      	str	r0, [r7, #4]
    DEBUG_INFO("READ_VOLTAGE command from 0x%02X", packet->srcAddr);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	789b      	ldrb	r3, [r3, #2]
 8001444:	461a      	mov	r2, r3
 8001446:	492b      	ldr	r1, [pc, #172]	@ (80014f4 <HandleReadVoltage+0xbc>)
 8001448:	2002      	movs	r0, #2
 800144a:	f7ff fbc9 	bl	8000be0 <Debug_Print>
    
    // Get all 0-10V values: raw ADC (uint16) + float (6 channels  6 bytes = 36 bytes)
    uint8_t voltageData[NUM_VOLTAGE_CHANNELS * 6];
    
    for (uint8_t i = 0; i < NUM_VOLTAGE_CHANNELS; i++) {
 800144e:	2300      	movs	r3, #0
 8001450:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001454:	e039      	b.n	80014ca <HandleReadVoltage+0x92>
        uint16_t raw = AnalogInput_GetVoltage_Raw(i);
 8001456:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff fad8 	bl	8000a10 <AnalogInput_GetVoltage_Raw>
 8001460:	4603      	mov	r3, r0
 8001462:	81fb      	strh	r3, [r7, #14]
        float value = AnalogInput_GetVoltage_V(i);
 8001464:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff fae9 	bl	8000a40 <AnalogInput_GetVoltage_V>
 800146e:	eef0 7a40 	vmov.f32	s15, s0
 8001472:	edc7 7a02 	vstr	s15, [r7, #8]
        
        // Pack: raw (2 bytes) + float (4 bytes)
        memcpy(&voltageData[i * 6], &raw, 2);
 8001476:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800147a:	4613      	mov	r3, r2
 800147c:	005b      	lsls	r3, r3, #1
 800147e:	4413      	add	r3, r2
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	461a      	mov	r2, r3
 8001484:	f107 0310 	add.w	r3, r7, #16
 8001488:	4413      	add	r3, r2
 800148a:	89fa      	ldrh	r2, [r7, #14]
 800148c:	801a      	strh	r2, [r3, #0]
        memcpy(&voltageData[i * 6 + 2], &value, 4);
 800148e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001492:	4613      	mov	r3, r2
 8001494:	005b      	lsls	r3, r3, #1
 8001496:	4413      	add	r3, r2
 8001498:	005b      	lsls	r3, r3, #1
 800149a:	3302      	adds	r3, #2
 800149c:	f107 0210 	add.w	r2, r7, #16
 80014a0:	4413      	add	r3, r2
 80014a2:	68ba      	ldr	r2, [r7, #8]
 80014a4:	601a      	str	r2, [r3, #0]
        
        DEBUG_DEBUG("V%d: RAW=%u, %.2f V", i, raw, value);
 80014a6:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80014aa:	89fb      	ldrh	r3, [r7, #14]
 80014ac:	edd7 7a02 	vldr	s15, [r7, #8]
 80014b0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014b4:	ed8d 7b00 	vstr	d7, [sp]
 80014b8:	490f      	ldr	r1, [pc, #60]	@ (80014f8 <HandleReadVoltage+0xc0>)
 80014ba:	2003      	movs	r0, #3
 80014bc:	f7ff fb90 	bl	8000be0 <Debug_Print>
    for (uint8_t i = 0; i < NUM_VOLTAGE_CHANNELS; i++) {
 80014c0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80014c4:	3301      	adds	r3, #1
 80014c6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80014ca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80014ce:	2b05      	cmp	r3, #5
 80014d0:	d9c1      	bls.n	8001456 <HandleReadVoltage+0x1e>
    }
    
    RS485_SendResponse(packet->srcAddr, CMD_ANALOG_VOLTAGE_RESPONSE, 
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	7898      	ldrb	r0, [r3, #2]
 80014d6:	f107 0210 	add.w	r2, r7, #16
 80014da:	2324      	movs	r3, #36	@ 0x24
 80014dc:	2143      	movs	r1, #67	@ 0x43
 80014de:	f000 faed 	bl	8001abc <RS485_SendResponse>
                      voltageData, sizeof(voltageData));
    
    DEBUG_INFO("0-10V data sent (6 channels, 36 bytes)");
 80014e2:	4906      	ldr	r1, [pc, #24]	@ (80014fc <HandleReadVoltage+0xc4>)
 80014e4:	2002      	movs	r0, #2
 80014e6:	f7ff fb7b 	bl	8000be0 <Debug_Print>
}
 80014ea:	bf00      	nop
 80014ec:	3738      	adds	r7, #56	@ 0x38
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	0800a550 	.word	0x0800a550
 80014f8:	0800a574 	.word	0x0800a574
 80014fc:	0800a588 	.word	0x0800a588

08001500 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001506:	463b      	mov	r3, r7
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
 800150c:	605a      	str	r2, [r3, #4]
 800150e:	609a      	str	r2, [r3, #8]
 8001510:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001512:	f001 faf3 	bl	8002afc <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001516:	2301      	movs	r3, #1
 8001518:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800151a:	2300      	movs	r3, #0
 800151c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800151e:	2300      	movs	r3, #0
 8001520:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001522:	231f      	movs	r3, #31
 8001524:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001526:	2387      	movs	r3, #135	@ 0x87
 8001528:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800152a:	2300      	movs	r3, #0
 800152c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800152e:	2300      	movs	r3, #0
 8001530:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001532:	2301      	movs	r3, #1
 8001534:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001536:	2301      	movs	r3, #1
 8001538:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800153a:	2300      	movs	r3, #0
 800153c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800153e:	2300      	movs	r3, #0
 8001540:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001542:	463b      	mov	r3, r7
 8001544:	4618      	mov	r0, r3
 8001546:	f001 fb11 	bl	8002b6c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800154a:	2004      	movs	r0, #4
 800154c:	f001 faee 	bl	8002b2c <HAL_MPU_Enable>

}
 8001550:	bf00      	nop
 8001552:	3710      	adds	r7, #16
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}

08001558 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800155c:	b672      	cpsid	i
}
 800155e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001560:	bf00      	nop
 8001562:	e7fd      	b.n	8001560 <Error_Handler+0x8>

08001564 <RS485_Init>:
 * @brief  Initialize RS485 protocol
 * @param  myAddr: This MCU's address
 * @retval None
 */
void RS485_Init(uint8_t myAddr)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	71fb      	strb	r3, [r7, #7]
    myAddress = myAddr;
 800156e:	4a1d      	ldr	r2, [pc, #116]	@ (80015e4 <RS485_Init+0x80>)
 8001570:	79fb      	ldrb	r3, [r7, #7]
 8001572:	7013      	strb	r3, [r2, #0]
    rxIndex = 0;
 8001574:	4b1c      	ldr	r3, [pc, #112]	@ (80015e8 <RS485_Init+0x84>)
 8001576:	2200      	movs	r2, #0
 8001578:	801a      	strh	r2, [r3, #0]
    memset(&status, 0, sizeof(status));
 800157a:	2214      	movs	r2, #20
 800157c:	2100      	movs	r1, #0
 800157e:	481b      	ldr	r0, [pc, #108]	@ (80015ec <RS485_Init+0x88>)
 8001580:	f008 fa28 	bl	80099d4 <memset>
    
    status.mcuId = myAddress;
 8001584:	4b17      	ldr	r3, [pc, #92]	@ (80015e4 <RS485_Init+0x80>)
 8001586:	781a      	ldrb	r2, [r3, #0]
 8001588:	4b18      	ldr	r3, [pc, #96]	@ (80015ec <RS485_Init+0x88>)
 800158a:	701a      	strb	r2, [r3, #0]
    status.health = 100;
 800158c:	4b17      	ldr	r3, [pc, #92]	@ (80015ec <RS485_Init+0x88>)
 800158e:	2264      	movs	r2, #100	@ 0x64
 8001590:	705a      	strb	r2, [r3, #1]
    
    /* Disable UART FIFO to prevent overrun issues */
    HAL_UARTEx_DisableFifoMode(&huart2);
 8001592:	4817      	ldr	r0, [pc, #92]	@ (80015f0 <RS485_Init+0x8c>)
 8001594:	f008 f8a8 	bl	80096e8 <HAL_UARTEx_DisableFifoMode>
    
    /* Initialize RS485 direction pin to RX mode (LOW) */
    HAL_GPIO_WritePin(RS485_ANA_COM_GPIO_Port, RS485_ANA_COM_Pin, GPIO_PIN_RESET);
 8001598:	2200      	movs	r2, #0
 800159a:	2110      	movs	r1, #16
 800159c:	4815      	ldr	r0, [pc, #84]	@ (80015f4 <RS485_Init+0x90>)
 800159e:	f002 fd9d 	bl	80040dc <HAL_GPIO_WritePin>
    
    /* Register default command handlers */
    RS485_RegisterCommandHandler(CMD_PING, RS485_HandlePing);
 80015a2:	4915      	ldr	r1, [pc, #84]	@ (80015f8 <RS485_Init+0x94>)
 80015a4:	2001      	movs	r0, #1
 80015a6:	f000 fabb 	bl	8001b20 <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_GET_VERSION, RS485_HandleGetVersion);
 80015aa:	4914      	ldr	r1, [pc, #80]	@ (80015fc <RS485_Init+0x98>)
 80015ac:	2003      	movs	r0, #3
 80015ae:	f000 fab7 	bl	8001b20 <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_HEARTBEAT, RS485_HandleHeartbeat);
 80015b2:	4913      	ldr	r1, [pc, #76]	@ (8001600 <RS485_Init+0x9c>)
 80015b4:	2005      	movs	r0, #5
 80015b6:	f000 fab3 	bl	8001b20 <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_GET_STATUS, RS485_HandleGetStatus);
 80015ba:	4912      	ldr	r1, [pc, #72]	@ (8001604 <RS485_Init+0xa0>)
 80015bc:	2010      	movs	r0, #16
 80015be:	f000 faaf 	bl	8001b20 <RS485_RegisterCommandHandler>
    
    /* Start receiving in interrupt mode */
    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 80015c2:	2201      	movs	r2, #1
 80015c4:	4910      	ldr	r1, [pc, #64]	@ (8001608 <RS485_Init+0xa4>)
 80015c6:	480a      	ldr	r0, [pc, #40]	@ (80015f0 <RS485_Init+0x8c>)
 80015c8:	f005 fe26 	bl	8007218 <HAL_UART_Receive_IT>
    
    DEBUG_INFO("RS485 Protocol initialized, Address: 0x%02X", myAddress);
 80015cc:	4b05      	ldr	r3, [pc, #20]	@ (80015e4 <RS485_Init+0x80>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	461a      	mov	r2, r3
 80015d2:	490e      	ldr	r1, [pc, #56]	@ (800160c <RS485_Init+0xa8>)
 80015d4:	2002      	movs	r0, #2
 80015d6:	f7ff fb03 	bl	8000be0 <Debug_Print>
}
 80015da:	bf00      	nop
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	24000098 	.word	0x24000098
 80015e8:	240009cc 	.word	0x240009cc
 80015ec:	240009d0 	.word	0x240009d0
 80015f0:	240006ec 	.word	0x240006ec
 80015f4:	58020c00 	.word	0x58020c00
 80015f8:	08001e19 	.word	0x08001e19
 80015fc:	08001e39 	.word	0x08001e39
 8001600:	08001e81 	.word	0x08001e81
 8001604:	08001eb5 	.word	0x08001eb5
 8001608:	240007cc 	.word	0x240007cc
 800160c:	0800a5b0 	.word	0x0800a5b0

08001610 <RS485_Process>:
/**
 * @brief  Process RS485 communication (call in main loop)
 * @retval None
 */
void RS485_Process(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
    /* Update uptime */
    status.uptime = HAL_GetTick() / 1000;
 8001614:	f001 f926 	bl	8002864 <HAL_GetTick>
 8001618:	4603      	mov	r3, r0
 800161a:	4a04      	ldr	r2, [pc, #16]	@ (800162c <RS485_Process+0x1c>)
 800161c:	fba2 2303 	umull	r2, r3, r2, r3
 8001620:	099b      	lsrs	r3, r3, #6
 8001622:	4a03      	ldr	r2, [pc, #12]	@ (8001630 <RS485_Process+0x20>)
 8001624:	6053      	str	r3, [r2, #4]
}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	10624dd3 	.word	0x10624dd3
 8001630:	240009d0 	.word	0x240009d0

08001634 <RS485_SendPacket>:
 * @param  length: Data length
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendPacket(uint8_t destAddr, RS485_Command_t cmd, 
                                   const uint8_t* data, uint8_t length)
{
 8001634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001638:	b0cf      	sub	sp, #316	@ 0x13c
 800163a:	af02      	add	r7, sp, #8
 800163c:	4606      	mov	r6, r0
 800163e:	4608      	mov	r0, r1
 8001640:	f507 7198 	add.w	r1, r7, #304	@ 0x130
 8001644:	f5a1 7194 	sub.w	r1, r1, #296	@ 0x128
 8001648:	600a      	str	r2, [r1, #0]
 800164a:	4619      	mov	r1, r3
 800164c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001650:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8001654:	4632      	mov	r2, r6
 8001656:	701a      	strb	r2, [r3, #0]
 8001658:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800165c:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 8001660:	4602      	mov	r2, r0
 8001662:	701a      	strb	r2, [r3, #0]
 8001664:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001668:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 800166c:	460a      	mov	r2, r1
 800166e:	701a      	strb	r2, [r3, #0]
 8001670:	466b      	mov	r3, sp
 8001672:	461e      	mov	r6, r3
    if (length > 250) {
 8001674:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001678:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	2bfa      	cmp	r3, #250	@ 0xfa
 8001680:	d901      	bls.n	8001686 <RS485_SendPacket+0x52>
        return HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	e204      	b.n	8001a90 <RS485_SendPacket+0x45c>
    }
    
    RS485_Packet_t packet;
    packet.startByte = RS485_START_BYTE;
 8001686:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800168a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800168e:	22aa      	movs	r2, #170	@ 0xaa
 8001690:	701a      	strb	r2, [r3, #0]
    packet.destAddr = destAddr;
 8001692:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001696:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800169a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800169e:	f2a2 1221 	subw	r2, r2, #289	@ 0x121
 80016a2:	7812      	ldrb	r2, [r2, #0]
 80016a4:	705a      	strb	r2, [r3, #1]
    packet.srcAddr = myAddress;
 80016a6:	4bc9      	ldr	r3, [pc, #804]	@ (80019cc <RS485_SendPacket+0x398>)
 80016a8:	781a      	ldrb	r2, [r3, #0]
 80016aa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80016ae:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80016b2:	709a      	strb	r2, [r3, #2]
    packet.command = cmd;
 80016b4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80016b8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80016bc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80016c0:	f5a2 7291 	sub.w	r2, r2, #290	@ 0x122
 80016c4:	7812      	ldrb	r2, [r2, #0]
 80016c6:	70da      	strb	r2, [r3, #3]
    packet.length = length;
 80016c8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80016cc:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80016d0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80016d4:	f2a2 1223 	subw	r2, r2, #291	@ 0x123
 80016d8:	7812      	ldrb	r2, [r2, #0]
 80016da:	711a      	strb	r2, [r3, #4]
    
    if (length > 0 && data != NULL) {
 80016dc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80016e0:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d016      	beq.n	8001718 <RS485_SendPacket+0xe4>
 80016ea:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80016ee:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d00f      	beq.n	8001718 <RS485_SendPacket+0xe4>
        memcpy(packet.data, data, length);
 80016f8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80016fc:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001700:	7819      	ldrb	r1, [r3, #0]
 8001702:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001706:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800170a:	f107 0218 	add.w	r2, r7, #24
 800170e:	1d50      	adds	r0, r2, #5
 8001710:	460a      	mov	r2, r1
 8001712:	6819      	ldr	r1, [r3, #0]
 8001714:	f008 f992 	bl	8009a3c <memcpy>
    }
    
    /* Calculate CRC over header and data */
    uint8_t crcBuffer[5 + length];
 8001718:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800171c:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	1d59      	adds	r1, r3, #5
 8001724:	1e4b      	subs	r3, r1, #1
 8001726:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800172a:	460a      	mov	r2, r1
 800172c:	2300      	movs	r3, #0
 800172e:	603a      	str	r2, [r7, #0]
 8001730:	607b      	str	r3, [r7, #4]
 8001732:	f04f 0200 	mov.w	r2, #0
 8001736:	f04f 0300 	mov.w	r3, #0
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	00c3      	lsls	r3, r0, #3
 800173e:	6838      	ldr	r0, [r7, #0]
 8001740:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001744:	6838      	ldr	r0, [r7, #0]
 8001746:	00c2      	lsls	r2, r0, #3
 8001748:	460a      	mov	r2, r1
 800174a:	2300      	movs	r3, #0
 800174c:	4692      	mov	sl, r2
 800174e:	469b      	mov	fp, r3
 8001750:	f04f 0200 	mov.w	r2, #0
 8001754:	f04f 0300 	mov.w	r3, #0
 8001758:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800175c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001760:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001764:	460b      	mov	r3, r1
 8001766:	3307      	adds	r3, #7
 8001768:	08db      	lsrs	r3, r3, #3
 800176a:	00db      	lsls	r3, r3, #3
 800176c:	ebad 0d03 	sub.w	sp, sp, r3
 8001770:	ab02      	add	r3, sp, #8
 8001772:	3300      	adds	r3, #0
 8001774:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    crcBuffer[0] = packet.destAddr;
 8001778:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800177c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001780:	785a      	ldrb	r2, [r3, #1]
 8001782:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001786:	701a      	strb	r2, [r3, #0]
    crcBuffer[1] = packet.srcAddr;
 8001788:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800178c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001790:	789a      	ldrb	r2, [r3, #2]
 8001792:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001796:	705a      	strb	r2, [r3, #1]
    crcBuffer[2] = packet.command;
 8001798:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800179c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80017a0:	78da      	ldrb	r2, [r3, #3]
 80017a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80017a6:	709a      	strb	r2, [r3, #2]
    crcBuffer[3] = packet.length;
 80017a8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80017ac:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80017b0:	791a      	ldrb	r2, [r3, #4]
 80017b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80017b6:	70da      	strb	r2, [r3, #3]
    memcpy(&crcBuffer[4], packet.data, length);
 80017b8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80017bc:	1d18      	adds	r0, r3, #4
 80017be:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80017c2:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80017c6:	781a      	ldrb	r2, [r3, #0]
 80017c8:	f107 0318 	add.w	r3, r7, #24
 80017cc:	3305      	adds	r3, #5
 80017ce:	4619      	mov	r1, r3
 80017d0:	f008 f934 	bl	8009a3c <memcpy>
    
    packet.checksum = RS485_CalculateCRC(crcBuffer, 4 + length);
 80017d4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80017d8:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	b29b      	uxth	r3, r3
 80017e0:	3304      	adds	r3, #4
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	4619      	mov	r1, r3
 80017e6:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 80017ea:	f000 f9b7 	bl	8001b5c <RS485_CalculateCRC>
 80017ee:	4603      	mov	r3, r0
 80017f0:	461a      	mov	r2, r3
 80017f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80017f6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80017fa:	f8a3 20ff 	strh.w	r2, [r3, #255]	@ 0xff
    packet.endByte = RS485_END_BYTE;
 80017fe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001802:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001806:	2255      	movs	r2, #85	@ 0x55
 8001808:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    
    /* Build packet buffer manually (to avoid struct padding issues) */
    uint16_t packetSize = 5 + length + 2 + 1; // header + data + crc + end
 800180c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001810:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	b29b      	uxth	r3, r3
 8001818:	3308      	adds	r3, #8
 800181a:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
    uint8_t txBuffer[packetSize];
 800181e:	f8b7 1126 	ldrh.w	r1, [r7, #294]	@ 0x126
 8001822:	460b      	mov	r3, r1
 8001824:	3b01      	subs	r3, #1
 8001826:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800182a:	b28b      	uxth	r3, r1
 800182c:	2200      	movs	r2, #0
 800182e:	4698      	mov	r8, r3
 8001830:	4691      	mov	r9, r2
 8001832:	f04f 0200 	mov.w	r2, #0
 8001836:	f04f 0300 	mov.w	r3, #0
 800183a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800183e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001842:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001846:	b28b      	uxth	r3, r1
 8001848:	2200      	movs	r2, #0
 800184a:	461c      	mov	r4, r3
 800184c:	4615      	mov	r5, r2
 800184e:	f04f 0200 	mov.w	r2, #0
 8001852:	f04f 0300 	mov.w	r3, #0
 8001856:	00eb      	lsls	r3, r5, #3
 8001858:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800185c:	00e2      	lsls	r2, r4, #3
 800185e:	460b      	mov	r3, r1
 8001860:	3307      	adds	r3, #7
 8001862:	08db      	lsrs	r3, r3, #3
 8001864:	00db      	lsls	r3, r3, #3
 8001866:	ebad 0d03 	sub.w	sp, sp, r3
 800186a:	ab02      	add	r3, sp, #8
 800186c:	3300      	adds	r3, #0
 800186e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    
    txBuffer[0] = RS485_START_BYTE;
 8001872:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001876:	22aa      	movs	r2, #170	@ 0xaa
 8001878:	701a      	strb	r2, [r3, #0]
    txBuffer[1] = packet.destAddr;
 800187a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800187e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001882:	785a      	ldrb	r2, [r3, #1]
 8001884:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001888:	705a      	strb	r2, [r3, #1]
    txBuffer[2] = packet.srcAddr;
 800188a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800188e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001892:	789a      	ldrb	r2, [r3, #2]
 8001894:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001898:	709a      	strb	r2, [r3, #2]
    txBuffer[3] = packet.command;
 800189a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800189e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80018a2:	78da      	ldrb	r2, [r3, #3]
 80018a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80018a8:	70da      	strb	r2, [r3, #3]
    txBuffer[4] = packet.length;
 80018aa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80018ae:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80018b2:	791a      	ldrb	r2, [r3, #4]
 80018b4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80018b8:	711a      	strb	r2, [r3, #4]
    if (length > 0) {
 80018ba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80018be:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d00d      	beq.n	80018e4 <RS485_SendPacket+0x2b0>
        memcpy(&txBuffer[5], packet.data, length);
 80018c8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80018cc:	1d58      	adds	r0, r3, #5
 80018ce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80018d2:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80018d6:	781a      	ldrb	r2, [r3, #0]
 80018d8:	f107 0318 	add.w	r3, r7, #24
 80018dc:	3305      	adds	r3, #5
 80018de:	4619      	mov	r1, r3
 80018e0:	f008 f8ac 	bl	8009a3c <memcpy>
    }
    txBuffer[5 + length] = packet.checksum & 0xFF;         // CRC low byte
 80018e4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80018e8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80018ec:	f8b3 30ff 	ldrh.w	r3, [r3, #255]	@ 0xff
 80018f0:	b29a      	uxth	r2, r3
 80018f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80018f6:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	3305      	adds	r3, #5
 80018fe:	b2d1      	uxtb	r1, r2
 8001900:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001904:	54d1      	strb	r1, [r2, r3]
    txBuffer[5 + length + 1] = (packet.checksum >> 8) & 0xFF; // CRC high byte
 8001906:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800190a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800190e:	f8b3 30ff 	ldrh.w	r3, [r3, #255]	@ 0xff
 8001912:	b29b      	uxth	r3, r3
 8001914:	0a1b      	lsrs	r3, r3, #8
 8001916:	b29a      	uxth	r2, r3
 8001918:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800191c:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	3306      	adds	r3, #6
 8001924:	b2d1      	uxtb	r1, r2
 8001926:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800192a:	54d1      	strb	r1, [r2, r3]
    txBuffer[5 + length + 2] = RS485_END_BYTE;
 800192c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001930:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	3307      	adds	r3, #7
 8001938:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800193c:	2155      	movs	r1, #85	@ 0x55
 800193e:	54d1      	strb	r1, [r2, r3]
    
    /* Set TX in progress flag */
    txInProgress = 1;
 8001940:	4b23      	ldr	r3, [pc, #140]	@ (80019d0 <RS485_SendPacket+0x39c>)
 8001942:	2201      	movs	r2, #1
 8001944:	701a      	strb	r2, [r3, #0]
    
    /* Disable UART RX interrupt during TX to prevent conflicts */
    __HAL_UART_DISABLE_IT(&huart2, UART_IT_RXNE);
 8001946:	4b23      	ldr	r3, [pc, #140]	@ (80019d4 <RS485_SendPacket+0x3a0>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	4b21      	ldr	r3, [pc, #132]	@ (80019d4 <RS485_SendPacket+0x3a0>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f022 0220 	bic.w	r2, r2, #32
 8001954:	601a      	str	r2, [r3, #0]
    
    /* Enable RS485 transmitter (COM pin = HIGH) */
    HAL_GPIO_WritePin(RS485_ANA_COM_GPIO_Port, RS485_ANA_COM_Pin, GPIO_PIN_SET);
 8001956:	2201      	movs	r2, #1
 8001958:	2110      	movs	r1, #16
 800195a:	481f      	ldr	r0, [pc, #124]	@ (80019d8 <RS485_SendPacket+0x3a4>)
 800195c:	f002 fbbe 	bl	80040dc <HAL_GPIO_WritePin>
    
    /* Small delay for transceiver switching - busy wait instead of HAL_Delay */
    /* At 480MHz, this gives ~1ms delay */
    for(volatile uint32_t i = 0; i < 240000; i++) {
 8001960:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001964:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001968:	2200      	movs	r2, #0
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	e00b      	b.n	8001986 <RS485_SendPacket+0x352>
        __NOP();
 800196e:	bf00      	nop
    for(volatile uint32_t i = 0; i < 240000; i++) {
 8001970:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001974:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	1c5a      	adds	r2, r3, #1
 800197c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001980:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001984:	601a      	str	r2, [r3, #0]
 8001986:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800198a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a12      	ldr	r2, [pc, #72]	@ (80019dc <RS485_SendPacket+0x3a8>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d9eb      	bls.n	800196e <RS485_SendPacket+0x33a>
    }
    
    /* Transmit packet */
    HAL_StatusTypeDef result = HAL_UART_Transmit(&huart2, txBuffer, 
 8001996:	f8b7 2126 	ldrh.w	r2, [r7, #294]	@ 0x126
 800199a:	2364      	movs	r3, #100	@ 0x64
 800199c:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 80019a0:	480c      	ldr	r0, [pc, #48]	@ (80019d4 <RS485_SendPacket+0x3a0>)
 80019a2:	f005 fbaa 	bl	80070fa <HAL_UART_Transmit>
 80019a6:	4603      	mov	r3, r0
 80019a8:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
                                                  packetSize, RS485_TIMEOUT_MS);
    
    /* Wait for transmission complete */
    while(__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC) == RESET);
 80019ac:	bf00      	nop
 80019ae:	4b09      	ldr	r3, [pc, #36]	@ (80019d4 <RS485_SendPacket+0x3a0>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	69db      	ldr	r3, [r3, #28]
 80019b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019b8:	2b40      	cmp	r3, #64	@ 0x40
 80019ba:	d1f8      	bne.n	80019ae <RS485_SendPacket+0x37a>
    
    /* Small delay before switching back - busy wait instead of HAL_Delay */
    for(volatile uint32_t i = 0; i < 240000; i++) {
 80019bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80019c0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	e016      	b.n	80019f8 <RS485_SendPacket+0x3c4>
 80019ca:	bf00      	nop
 80019cc:	24000098 	.word	0x24000098
 80019d0:	240009e4 	.word	0x240009e4
 80019d4:	240006ec 	.word	0x240006ec
 80019d8:	58020c00 	.word	0x58020c00
 80019dc:	0003a97f 	.word	0x0003a97f
        __NOP();
 80019e0:	bf00      	nop
    for(volatile uint32_t i = 0; i < 240000; i++) {
 80019e2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80019e6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	1c5a      	adds	r2, r3, #1
 80019ee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80019f2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80019f6:	601a      	str	r2, [r3, #0]
 80019f8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80019fc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a27      	ldr	r2, [pc, #156]	@ (8001aa0 <RS485_SendPacket+0x46c>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d9eb      	bls.n	80019e0 <RS485_SendPacket+0x3ac>
    }
    
    /* Switch back to receive mode (COM pin = LOW) */
    HAL_GPIO_WritePin(RS485_ANA_COM_GPIO_Port, RS485_ANA_COM_Pin, GPIO_PIN_RESET);
 8001a08:	2200      	movs	r2, #0
 8001a0a:	2110      	movs	r1, #16
 8001a0c:	4825      	ldr	r0, [pc, #148]	@ (8001aa4 <RS485_SendPacket+0x470>)
 8001a0e:	f002 fb65 	bl	80040dc <HAL_GPIO_WritePin>
    
    /* Re-enable UART RX interrupt */
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 8001a12:	4b25      	ldr	r3, [pc, #148]	@ (8001aa8 <RS485_SendPacket+0x474>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	4b23      	ldr	r3, [pc, #140]	@ (8001aa8 <RS485_SendPacket+0x474>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f042 0220 	orr.w	r2, r2, #32
 8001a20:	601a      	str	r2, [r3, #0]
    
    /* Clear TX in progress flag */
    txInProgress = 0;
 8001a22:	4b22      	ldr	r3, [pc, #136]	@ (8001aac <RS485_SendPacket+0x478>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	701a      	strb	r2, [r3, #0]
    
    if (result == HAL_OK) {
 8001a28:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d11a      	bne.n	8001a66 <RS485_SendPacket+0x432>
        status.txPacketCount++;
 8001a30:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab0 <RS485_SendPacket+0x47c>)
 8001a32:	691b      	ldr	r3, [r3, #16]
 8001a34:	3301      	adds	r3, #1
 8001a36:	4a1e      	ldr	r2, [pc, #120]	@ (8001ab0 <RS485_SendPacket+0x47c>)
 8001a38:	6113      	str	r3, [r2, #16]
        DEBUG_DEBUG("TX: Addr=0x%02X Cmd=0x%02X Len=%d", destAddr, cmd, length);
 8001a3a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001a3e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8001a42:	781a      	ldrb	r2, [r3, #0]
 8001a44:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001a48:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 8001a4c:	7819      	ldrb	r1, [r3, #0]
 8001a4e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001a52:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	9300      	str	r3, [sp, #0]
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	4915      	ldr	r1, [pc, #84]	@ (8001ab4 <RS485_SendPacket+0x480>)
 8001a5e:	2003      	movs	r0, #3
 8001a60:	f7ff f8be 	bl	8000be0 <Debug_Print>
 8001a64:	e012      	b.n	8001a8c <RS485_SendPacket+0x458>
    } else {
        status.errorCount++;
 8001a66:	4b12      	ldr	r3, [pc, #72]	@ (8001ab0 <RS485_SendPacket+0x47c>)
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	4a10      	ldr	r2, [pc, #64]	@ (8001ab0 <RS485_SendPacket+0x47c>)
 8001a6e:	6093      	str	r3, [r2, #8]
        DEBUG_ERROR("TX Failed: Addr=0x%02X Cmd=0x%02X", destAddr, cmd);
 8001a70:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001a74:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8001a78:	781a      	ldrb	r2, [r3, #0]
 8001a7a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001a7e:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	490c      	ldr	r1, [pc, #48]	@ (8001ab8 <RS485_SendPacket+0x484>)
 8001a86:	2000      	movs	r0, #0
 8001a88:	f7ff f8aa 	bl	8000be0 <Debug_Print>
    }
    
    return result;
 8001a8c:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8001a90:	46b5      	mov	sp, r6
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a9e:	bf00      	nop
 8001aa0:	0003a97f 	.word	0x0003a97f
 8001aa4:	58020c00 	.word	0x58020c00
 8001aa8:	240006ec 	.word	0x240006ec
 8001aac:	240009e4 	.word	0x240009e4
 8001ab0:	240009d0 	.word	0x240009d0
 8001ab4:	0800a5dc 	.word	0x0800a5dc
 8001ab8:	0800a600 	.word	0x0800a600

08001abc <RS485_SendResponse>:
 * @param  length: Data length
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendResponse(uint8_t destAddr, RS485_Command_t cmd, 
                                     const uint8_t* data, uint8_t length)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	603a      	str	r2, [r7, #0]
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	71fb      	strb	r3, [r7, #7]
 8001aca:	460b      	mov	r3, r1
 8001acc:	71bb      	strb	r3, [r7, #6]
 8001ace:	4613      	mov	r3, r2
 8001ad0:	717b      	strb	r3, [r7, #5]
    return RS485_SendPacket(destAddr, cmd, data, length);
 8001ad2:	797b      	ldrb	r3, [r7, #5]
 8001ad4:	79b9      	ldrb	r1, [r7, #6]
 8001ad6:	79f8      	ldrb	r0, [r7, #7]
 8001ad8:	683a      	ldr	r2, [r7, #0]
 8001ada:	f7ff fdab 	bl	8001634 <RS485_SendPacket>
 8001ade:	4603      	mov	r3, r0
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <RS485_SendError>:
 * @param  destAddr: Destination address
 * @param  error: Error code
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendError(uint8_t destAddr, RS485_Error_t error)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	4603      	mov	r3, r0
 8001af0:	460a      	mov	r2, r1
 8001af2:	71fb      	strb	r3, [r7, #7]
 8001af4:	4613      	mov	r3, r2
 8001af6:	71bb      	strb	r3, [r7, #6]
    uint8_t errorData[2];
    errorData[0] = error;
 8001af8:	79bb      	ldrb	r3, [r7, #6]
 8001afa:	733b      	strb	r3, [r7, #12]
    errorData[1] = myAddress;
 8001afc:	4b07      	ldr	r3, [pc, #28]	@ (8001b1c <RS485_SendError+0x34>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	737b      	strb	r3, [r7, #13]
    
    return RS485_SendPacket(destAddr, CMD_ERROR_RESPONSE, errorData, 2);
 8001b02:	f107 020c 	add.w	r2, r7, #12
 8001b06:	79f8      	ldrb	r0, [r7, #7]
 8001b08:	2302      	movs	r3, #2
 8001b0a:	21ff      	movs	r1, #255	@ 0xff
 8001b0c:	f7ff fd92 	bl	8001634 <RS485_SendPacket>
 8001b10:	4603      	mov	r3, r0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3710      	adds	r7, #16
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	24000098 	.word	0x24000098

08001b20 <RS485_RegisterCommandHandler>:
 * @param  handler: Handler function
 * @retval None
 */
void RS485_RegisterCommandHandler(RS485_Command_t cmd, 
                                  void (*handler)(const RS485_Packet_t* packet))
{
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	4603      	mov	r3, r0
 8001b28:	6039      	str	r1, [r7, #0]
 8001b2a:	71fb      	strb	r3, [r7, #7]
    commandHandlers[cmd] = handler;
 8001b2c:	79fb      	ldrb	r3, [r7, #7]
 8001b2e:	4905      	ldr	r1, [pc, #20]	@ (8001b44 <RS485_RegisterCommandHandler+0x24>)
 8001b30:	683a      	ldr	r2, [r7, #0]
 8001b32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001b36:	bf00      	nop
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	240009e8 	.word	0x240009e8

08001b48 <RS485_GetStatus>:
/**
 * @brief  Get protocol status
 * @retval Pointer to status structure
 */
RS485_Status_t* RS485_GetStatus(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
    return &status;
 8001b4c:	4b02      	ldr	r3, [pc, #8]	@ (8001b58 <RS485_GetStatus+0x10>)
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr
 8001b58:	240009d0 	.word	0x240009d0

08001b5c <RS485_CalculateCRC>:
 * @param  data: Data buffer
 * @param  length: Data length
 * @retval CRC16 value
 */
uint16_t RS485_CalculateCRC(const uint8_t* data, uint16_t length)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	460b      	mov	r3, r1
 8001b66:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8001b68:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b6c:	81fb      	strh	r3, [r7, #14]
    
    for (uint16_t i = 0; i < length; i++) {
 8001b6e:	2300      	movs	r3, #0
 8001b70:	81bb      	strh	r3, [r7, #12]
 8001b72:	e022      	b.n	8001bba <RS485_CalculateCRC+0x5e>
        crc ^= data[i];
 8001b74:	89bb      	ldrh	r3, [r7, #12]
 8001b76:	687a      	ldr	r2, [r7, #4]
 8001b78:	4413      	add	r3, r2
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	461a      	mov	r2, r3
 8001b7e:	89fb      	ldrh	r3, [r7, #14]
 8001b80:	4053      	eors	r3, r2
 8001b82:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8001b84:	2300      	movs	r3, #0
 8001b86:	72fb      	strb	r3, [r7, #11]
 8001b88:	e011      	b.n	8001bae <RS485_CalculateCRC+0x52>
            if (crc & 0x0001) {
 8001b8a:	89fb      	ldrh	r3, [r7, #14]
 8001b8c:	f003 0301 	and.w	r3, r3, #1
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d006      	beq.n	8001ba2 <RS485_CalculateCRC+0x46>
                crc = (crc >> 1) ^ 0xA001;
 8001b94:	89fb      	ldrh	r3, [r7, #14]
 8001b96:	085b      	lsrs	r3, r3, #1
 8001b98:	b29a      	uxth	r2, r3
 8001b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd0 <RS485_CalculateCRC+0x74>)
 8001b9c:	4053      	eors	r3, r2
 8001b9e:	81fb      	strh	r3, [r7, #14]
 8001ba0:	e002      	b.n	8001ba8 <RS485_CalculateCRC+0x4c>
            } else {
                crc >>= 1;
 8001ba2:	89fb      	ldrh	r3, [r7, #14]
 8001ba4:	085b      	lsrs	r3, r3, #1
 8001ba6:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8001ba8:	7afb      	ldrb	r3, [r7, #11]
 8001baa:	3301      	adds	r3, #1
 8001bac:	72fb      	strb	r3, [r7, #11]
 8001bae:	7afb      	ldrb	r3, [r7, #11]
 8001bb0:	2b07      	cmp	r3, #7
 8001bb2:	d9ea      	bls.n	8001b8a <RS485_CalculateCRC+0x2e>
    for (uint16_t i = 0; i < length; i++) {
 8001bb4:	89bb      	ldrh	r3, [r7, #12]
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	81bb      	strh	r3, [r7, #12]
 8001bba:	89ba      	ldrh	r2, [r7, #12]
 8001bbc:	887b      	ldrh	r3, [r7, #2]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d3d8      	bcc.n	8001b74 <RS485_CalculateCRC+0x18>
            }
        }
    }
    
    return crc;
 8001bc2:	89fb      	ldrh	r3, [r7, #14]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3714      	adds	r7, #20
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr
 8001bd0:	ffffa001 	.word	0xffffa001

08001bd4 <RS485_ProcessPacket>:
 * @brief  Process received packet (from raw buffer)
 * @param  buffer: Raw packet buffer
 * @retval None
 */
static void RS485_ProcessPacket(const uint8_t* buffer)
{
 8001bd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001bd8:	b0c9      	sub	sp, #292	@ 0x124
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001be0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001be4:	6018      	str	r0, [r3, #0]
 8001be6:	466b      	mov	r3, sp
 8001be8:	461e      	mov	r6, r3
    /* Parse packet manually to handle variable length data */
    uint8_t destAddr = buffer[1];
 8001bea:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001bee:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    uint8_t srcAddr = buffer[2];
 8001bfc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001c00:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	3302      	adds	r3, #2
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    uint8_t command = buffer[3];
 8001c0e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001c12:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	3303      	adds	r3, #3
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
    uint8_t length = buffer[4];
 8001c20:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001c24:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	3304      	adds	r3, #4
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
    const uint8_t* data = &buffer[5];
 8001c32:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001c36:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	3305      	adds	r3, #5
 8001c3e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    
    /* CRC is at position 5 + length (2 bytes, little endian) */
    uint16_t receivedCRC = buffer[5 + length] | (buffer[5 + length + 1] << 8);
 8001c42:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001c46:	3305      	adds	r3, #5
 8001c48:	461a      	mov	r2, r3
 8001c4a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001c4e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4413      	add	r3, r2
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	b21a      	sxth	r2, r3
 8001c5a:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001c5e:	3306      	adds	r3, #6
 8001c60:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8001c64:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 8001c68:	6809      	ldr	r1, [r1, #0]
 8001c6a:	440b      	add	r3, r1
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	b21b      	sxth	r3, r3
 8001c70:	021b      	lsls	r3, r3, #8
 8001c72:	b21b      	sxth	r3, r3
 8001c74:	4313      	orrs	r3, r2
 8001c76:	b21b      	sxth	r3, r3
 8001c78:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
    
    /* Verify checksum */
    uint8_t crcBuffer[4 + length];
 8001c7c:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001c80:	1d19      	adds	r1, r3, #4
 8001c82:	1e4b      	subs	r3, r1, #1
 8001c84:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001c88:	460a      	mov	r2, r1
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	4690      	mov	r8, r2
 8001c8e:	4699      	mov	r9, r3
 8001c90:	f04f 0200 	mov.w	r2, #0
 8001c94:	f04f 0300 	mov.w	r3, #0
 8001c98:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c9c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ca0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ca4:	460a      	mov	r2, r1
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	4614      	mov	r4, r2
 8001caa:	461d      	mov	r5, r3
 8001cac:	f04f 0200 	mov.w	r2, #0
 8001cb0:	f04f 0300 	mov.w	r3, #0
 8001cb4:	00eb      	lsls	r3, r5, #3
 8001cb6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001cba:	00e2      	lsls	r2, r4, #3
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	3307      	adds	r3, #7
 8001cc0:	08db      	lsrs	r3, r3, #3
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	ebad 0d03 	sub.w	sp, sp, r3
 8001cc8:	466b      	mov	r3, sp
 8001cca:	3300      	adds	r3, #0
 8001ccc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    crcBuffer[0] = destAddr;
 8001cd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001cd4:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 8001cd8:	701a      	strb	r2, [r3, #0]
    crcBuffer[1] = srcAddr;
 8001cda:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001cde:	f897 211e 	ldrb.w	r2, [r7, #286]	@ 0x11e
 8001ce2:	705a      	strb	r2, [r3, #1]
    crcBuffer[2] = command;
 8001ce4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001ce8:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8001cec:	709a      	strb	r2, [r3, #2]
    crcBuffer[3] = length;
 8001cee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001cf2:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8001cf6:	70da      	strb	r2, [r3, #3]
    if (length > 0) {
 8001cf8:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d009      	beq.n	8001d14 <RS485_ProcessPacket+0x140>
        memcpy(&crcBuffer[4], data, length);
 8001d00:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001d04:	3304      	adds	r3, #4
 8001d06:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8001d0a:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f007 fe94 	bl	8009a3c <memcpy>
    }
    
    uint16_t calculatedCRC = RS485_CalculateCRC(crcBuffer, 4 + length);
 8001d14:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001d18:	b29b      	uxth	r3, r3
 8001d1a:	3304      	adds	r3, #4
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	4619      	mov	r1, r3
 8001d20:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 8001d24:	f7ff ff1a 	bl	8001b5c <RS485_CalculateCRC>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
    
    if (calculatedCRC != receivedCRC) {
 8001d2e:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 8001d32:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d00b      	beq.n	8001d52 <RS485_ProcessPacket+0x17e>
        status.errorCount++;
 8001d3a:	4b34      	ldr	r3, [pc, #208]	@ (8001e0c <RS485_ProcessPacket+0x238>)
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	4a32      	ldr	r2, [pc, #200]	@ (8001e0c <RS485_ProcessPacket+0x238>)
 8001d42:	6093      	str	r3, [r2, #8]
        RS485_SendError(srcAddr, RS485_ERR_INVALID_CHECKSUM);
 8001d44:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8001d48:	2101      	movs	r1, #1
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7ff fecc 	bl	8001ae8 <RS485_SendError>
        return;
 8001d50:	e056      	b.n	8001e00 <RS485_ProcessPacket+0x22c>
    }
    
    /* Check if packet is for us */
    if (destAddr != myAddress && destAddr != RS485_ADDR_BROADCAST) {
 8001d52:	4b2f      	ldr	r3, [pc, #188]	@ (8001e10 <RS485_ProcessPacket+0x23c>)
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	d003      	beq.n	8001d66 <RS485_ProcessPacket+0x192>
 8001d5e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d14b      	bne.n	8001dfe <RS485_ProcessPacket+0x22a>
        // Not for us - ignore silently
        return;
    }
    
    status.rxPacketCount++;
 8001d66:	4b29      	ldr	r3, [pc, #164]	@ (8001e0c <RS485_ProcessPacket+0x238>)
 8001d68:	68db      	ldr	r3, [r3, #12]
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	4a27      	ldr	r2, [pc, #156]	@ (8001e0c <RS485_ProcessPacket+0x238>)
 8001d6e:	60d3      	str	r3, [r2, #12]
    
    /* Build packet structure for handler */
    RS485_Packet_t packet;
    packet.destAddr = destAddr;
 8001d70:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d74:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001d78:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 8001d7c:	705a      	strb	r2, [r3, #1]
    packet.srcAddr = srcAddr;
 8001d7e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d82:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001d86:	f897 211e 	ldrb.w	r2, [r7, #286]	@ 0x11e
 8001d8a:	709a      	strb	r2, [r3, #2]
    packet.command = command;
 8001d8c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d90:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001d94:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8001d98:	70da      	strb	r2, [r3, #3]
    packet.length = length;
 8001d9a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d9e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001da2:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8001da6:	711a      	strb	r2, [r3, #4]
    if (length > 0 && length <= 250) {
 8001da8:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d00d      	beq.n	8001dcc <RS485_ProcessPacket+0x1f8>
 8001db0:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001db4:	2bfa      	cmp	r3, #250	@ 0xfa
 8001db6:	d809      	bhi.n	8001dcc <RS485_ProcessPacket+0x1f8>
        memcpy(packet.data, data, length);
 8001db8:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8001dbc:	f107 0308 	add.w	r3, r7, #8
 8001dc0:	3305      	adds	r3, #5
 8001dc2:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f007 fe38 	bl	8009a3c <memcpy>
    }
    
    /* Call command handler if registered */
    if (commandHandlers[command] != NULL) {
 8001dcc:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8001dd0:	4a10      	ldr	r2, [pc, #64]	@ (8001e14 <RS485_ProcessPacket+0x240>)
 8001dd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d009      	beq.n	8001dee <RS485_ProcessPacket+0x21a>
        commandHandlers[command](&packet);
 8001dda:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8001dde:	4a0d      	ldr	r2, [pc, #52]	@ (8001e14 <RS485_ProcessPacket+0x240>)
 8001de0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001de4:	f107 0208 	add.w	r2, r7, #8
 8001de8:	4610      	mov	r0, r2
 8001dea:	4798      	blx	r3
 8001dec:	e005      	b.n	8001dfa <RS485_ProcessPacket+0x226>
    } else {
        RS485_SendError(srcAddr, RS485_ERR_INVALID_COMMAND);
 8001dee:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8001df2:	2103      	movs	r1, #3
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7ff fe77 	bl	8001ae8 <RS485_SendError>
 8001dfa:	46b5      	mov	sp, r6
 8001dfc:	e001      	b.n	8001e02 <RS485_ProcessPacket+0x22e>
        return;
 8001dfe:	bf00      	nop
        return;
 8001e00:	46b5      	mov	sp, r6
    }
}
 8001e02:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8001e06:	46bd      	mov	sp, r7
 8001e08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001e0c:	240009d0 	.word	0x240009d0
 8001e10:	24000098 	.word	0x24000098
 8001e14:	240009e8 	.word	0x240009e8

08001e18 <RS485_HandlePing>:
 * @brief  Handle PING command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandlePing(const RS485_Packet_t* packet)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
    RS485_SendResponse(packet->srcAddr, CMD_PING_RESPONSE, NULL, 0);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	7898      	ldrb	r0, [r3, #2]
 8001e24:	2300      	movs	r3, #0
 8001e26:	2200      	movs	r2, #0
 8001e28:	2102      	movs	r1, #2
 8001e2a:	f7ff fe47 	bl	8001abc <RS485_SendResponse>
}
 8001e2e:	bf00      	nop
 8001e30:	3708      	adds	r7, #8
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
	...

08001e38 <RS485_HandleGetVersion>:
 * @brief  Handle GET_VERSION command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleGetVersion(const RS485_Packet_t* packet)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
    uint8_t versionData[8];
    versionData[0] = FW_VERSION_MAJOR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	723b      	strb	r3, [r7, #8]
    versionData[1] = FW_VERSION_MINOR;
 8001e44:	2300      	movs	r3, #0
 8001e46:	727b      	strb	r3, [r7, #9]
    versionData[2] = FW_VERSION_PATCH;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	72bb      	strb	r3, [r7, #10]
    versionData[3] = FW_BUILD_NUMBER;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	72fb      	strb	r3, [r7, #11]
    versionData[4] = myAddress;
 8001e50:	4b0a      	ldr	r3, [pc, #40]	@ (8001e7c <RS485_HandleGetVersion+0x44>)
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	733b      	strb	r3, [r7, #12]
    versionData[5] = 0; // Reserved
 8001e56:	2300      	movs	r3, #0
 8001e58:	737b      	strb	r3, [r7, #13]
    versionData[6] = 0; // Reserved
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	73bb      	strb	r3, [r7, #14]
    versionData[7] = 0; // Reserved
 8001e5e:	2300      	movs	r3, #0
 8001e60:	73fb      	strb	r3, [r7, #15]
    
    RS485_SendResponse(packet->srcAddr, CMD_VERSION_RESPONSE, versionData, 8);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	7898      	ldrb	r0, [r3, #2]
 8001e66:	f107 0208 	add.w	r2, r7, #8
 8001e6a:	2308      	movs	r3, #8
 8001e6c:	2104      	movs	r1, #4
 8001e6e:	f7ff fe25 	bl	8001abc <RS485_SendResponse>
}
 8001e72:	bf00      	nop
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	24000098 	.word	0x24000098

08001e80 <RS485_HandleHeartbeat>:
 * @brief  Handle HEARTBEAT command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleHeartbeat(const RS485_Packet_t* packet)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
    uint8_t heartbeatData[2];
    heartbeatData[0] = myAddress;
 8001e88:	4b08      	ldr	r3, [pc, #32]	@ (8001eac <RS485_HandleHeartbeat+0x2c>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	733b      	strb	r3, [r7, #12]
    heartbeatData[1] = status.health;
 8001e8e:	4b08      	ldr	r3, [pc, #32]	@ (8001eb0 <RS485_HandleHeartbeat+0x30>)
 8001e90:	785b      	ldrb	r3, [r3, #1]
 8001e92:	737b      	strb	r3, [r7, #13]
    
    RS485_SendResponse(packet->srcAddr, CMD_HEARTBEAT_RESPONSE, heartbeatData, 2);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	7898      	ldrb	r0, [r3, #2]
 8001e98:	f107 020c 	add.w	r2, r7, #12
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	2106      	movs	r1, #6
 8001ea0:	f7ff fe0c 	bl	8001abc <RS485_SendResponse>
}
 8001ea4:	bf00      	nop
 8001ea6:	3710      	adds	r7, #16
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	24000098 	.word	0x24000098
 8001eb0:	240009d0 	.word	0x240009d0

08001eb4 <RS485_HandleGetStatus>:
 * @brief  Handle GET_STATUS command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleGetStatus(const RS485_Packet_t* packet)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
    uint8_t statusData[16];
    statusData[0] = status.mcuId;
 8001ebc:	4b10      	ldr	r3, [pc, #64]	@ (8001f00 <RS485_HandleGetStatus+0x4c>)
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	723b      	strb	r3, [r7, #8]
    statusData[1] = status.health;
 8001ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8001f00 <RS485_HandleGetStatus+0x4c>)
 8001ec4:	785b      	ldrb	r3, [r3, #1]
 8001ec6:	727b      	strb	r3, [r7, #9]
    memcpy(&statusData[2], &status.uptime, 4);
 8001ec8:	4b0d      	ldr	r3, [pc, #52]	@ (8001f00 <RS485_HandleGetStatus+0x4c>)
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	f8c7 300a 	str.w	r3, [r7, #10]
    memcpy(&statusData[6], &status.errorCount, 4);
 8001ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8001f00 <RS485_HandleGetStatus+0x4c>)
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	f8c7 300e 	str.w	r3, [r7, #14]
    memcpy(&statusData[10], &status.rxPacketCount, 4);
 8001ed8:	4b09      	ldr	r3, [pc, #36]	@ (8001f00 <RS485_HandleGetStatus+0x4c>)
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	f8c7 3012 	str.w	r3, [r7, #18]
    memcpy(&statusData[14], &status.txPacketCount, 2);
 8001ee0:	4b07      	ldr	r3, [pc, #28]	@ (8001f00 <RS485_HandleGetStatus+0x4c>)
 8001ee2:	8a1b      	ldrh	r3, [r3, #16]
 8001ee4:	82fb      	strh	r3, [r7, #22]
    
    RS485_SendResponse(packet->srcAddr, CMD_STATUS_RESPONSE, statusData, 16);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	7898      	ldrb	r0, [r3, #2]
 8001eea:	f107 0208 	add.w	r2, r7, #8
 8001eee:	2310      	movs	r3, #16
 8001ef0:	2111      	movs	r1, #17
 8001ef2:	f7ff fde3 	bl	8001abc <RS485_SendResponse>
}
 8001ef6:	bf00      	nop
 8001ef8:	3718      	adds	r7, #24
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	240009d0 	.word	0x240009d0

08001f04 <HAL_UART_RxCpltCallback>:
 * @brief  UART Receive Complete Callback
 * @param  huart: UART handle
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a0d      	ldr	r2, [pc, #52]	@ (8001f48 <HAL_UART_RxCpltCallback+0x44>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d114      	bne.n	8001f40 <HAL_UART_RxCpltCallback+0x3c>
        /* Ignore RX during TX (loopback prevention) */
        if (txInProgress) {
 8001f16:	4b0d      	ldr	r3, [pc, #52]	@ (8001f4c <HAL_UART_RxCpltCallback+0x48>)
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d005      	beq.n	8001f2c <HAL_UART_RxCpltCallback+0x28>
            // RX ignored during TX (no debug in interrupt!)
            HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8001f20:	2201      	movs	r2, #1
 8001f22:	490b      	ldr	r1, [pc, #44]	@ (8001f50 <HAL_UART_RxCpltCallback+0x4c>)
 8001f24:	480b      	ldr	r0, [pc, #44]	@ (8001f54 <HAL_UART_RxCpltCallback+0x50>)
 8001f26:	f005 f977 	bl	8007218 <HAL_UART_Receive_IT>
            return;
 8001f2a:	e009      	b.n	8001f40 <HAL_UART_RxCpltCallback+0x3c>
        }
        
        // Process received byte (no debug in interrupt!)
        RS485_ProcessReceivedByte(rxBuffer[0]);
 8001f2c:	4b08      	ldr	r3, [pc, #32]	@ (8001f50 <HAL_UART_RxCpltCallback+0x4c>)
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f000 f811 	bl	8001f58 <RS485_ProcessReceivedByte>
        HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8001f36:	2201      	movs	r2, #1
 8001f38:	4905      	ldr	r1, [pc, #20]	@ (8001f50 <HAL_UART_RxCpltCallback+0x4c>)
 8001f3a:	4806      	ldr	r0, [pc, #24]	@ (8001f54 <HAL_UART_RxCpltCallback+0x50>)
 8001f3c:	f005 f96c 	bl	8007218 <HAL_UART_Receive_IT>
    }
}
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	40004400 	.word	0x40004400
 8001f4c:	240009e4 	.word	0x240009e4
 8001f50:	240007cc 	.word	0x240007cc
 8001f54:	240006ec 	.word	0x240006ec

08001f58 <RS485_ProcessReceivedByte>:
 * @brief  Process received byte
 * @param  byte: Received byte
 * @retval None
 */
static void RS485_ProcessReceivedByte(uint8_t byte)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	4603      	mov	r3, r0
 8001f60:	71fb      	strb	r3, [r7, #7]
    static uint16_t packetIndex = 0;
    static uint8_t expectedLength = 0;
    static uint32_t lastByteTime = 0;
    
    /* Reset parser if no byte received for >500ms (inter-packet timeout) */
    uint32_t now = HAL_GetTick();
 8001f62:	f000 fc7f 	bl	8002864 <HAL_GetTick>
 8001f66:	60f8      	str	r0, [r7, #12]
    if (now - lastByteTime > 500 && packetIndex > 0) {
 8001f68:	4b30      	ldr	r3, [pc, #192]	@ (800202c <RS485_ProcessReceivedByte+0xd4>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	68fa      	ldr	r2, [r7, #12]
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001f74:	d909      	bls.n	8001f8a <RS485_ProcessReceivedByte+0x32>
 8001f76:	4b2e      	ldr	r3, [pc, #184]	@ (8002030 <RS485_ProcessReceivedByte+0xd8>)
 8001f78:	881b      	ldrh	r3, [r3, #0]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d005      	beq.n	8001f8a <RS485_ProcessReceivedByte+0x32>
        // Timeout - reset parser (no debug in interrupt!)
        packetIndex = 0;
 8001f7e:	4b2c      	ldr	r3, [pc, #176]	@ (8002030 <RS485_ProcessReceivedByte+0xd8>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 8001f84:	4b2b      	ldr	r3, [pc, #172]	@ (8002034 <RS485_ProcessReceivedByte+0xdc>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	701a      	strb	r2, [r3, #0]
    }
    lastByteTime = now;
 8001f8a:	4a28      	ldr	r2, [pc, #160]	@ (800202c <RS485_ProcessReceivedByte+0xd4>)
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	6013      	str	r3, [r2, #0]
    
    if (packetIndex == 0 && byte != RS485_START_BYTE) {
 8001f90:	4b27      	ldr	r3, [pc, #156]	@ (8002030 <RS485_ProcessReceivedByte+0xd8>)
 8001f92:	881b      	ldrh	r3, [r3, #0]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d102      	bne.n	8001f9e <RS485_ProcessReceivedByte+0x46>
 8001f98:	79fb      	ldrb	r3, [r7, #7]
 8001f9a:	2baa      	cmp	r3, #170	@ 0xaa
 8001f9c:	d142      	bne.n	8002024 <RS485_ProcessReceivedByte+0xcc>
        // Waiting for START byte (no debug in interrupt!)
        return; // Wait for start byte
    }
    
    packetBuffer[packetIndex++] = byte;
 8001f9e:	4b24      	ldr	r3, [pc, #144]	@ (8002030 <RS485_ProcessReceivedByte+0xd8>)
 8001fa0:	881b      	ldrh	r3, [r3, #0]
 8001fa2:	1c5a      	adds	r2, r3, #1
 8001fa4:	b291      	uxth	r1, r2
 8001fa6:	4a22      	ldr	r2, [pc, #136]	@ (8002030 <RS485_ProcessReceivedByte+0xd8>)
 8001fa8:	8011      	strh	r1, [r2, #0]
 8001faa:	4619      	mov	r1, r3
 8001fac:	4a22      	ldr	r2, [pc, #136]	@ (8002038 <RS485_ProcessReceivedByte+0xe0>)
 8001fae:	79fb      	ldrb	r3, [r7, #7]
 8001fb0:	5453      	strb	r3, [r2, r1]
    // Packet byte stored (no debug in interrupt!)
    
    /* Get expected length from packet header */
    if (packetIndex == 5) {
 8001fb2:	4b1f      	ldr	r3, [pc, #124]	@ (8002030 <RS485_ProcessReceivedByte+0xd8>)
 8001fb4:	881b      	ldrh	r3, [r3, #0]
 8001fb6:	2b05      	cmp	r3, #5
 8001fb8:	d103      	bne.n	8001fc2 <RS485_ProcessReceivedByte+0x6a>
        expectedLength = packetBuffer[4]; // Length field
 8001fba:	4b1f      	ldr	r3, [pc, #124]	@ (8002038 <RS485_ProcessReceivedByte+0xe0>)
 8001fbc:	791a      	ldrb	r2, [r3, #4]
 8001fbe:	4b1d      	ldr	r3, [pc, #116]	@ (8002034 <RS485_ProcessReceivedByte+0xdc>)
 8001fc0:	701a      	strb	r2, [r3, #0]
    }
    
    /* Check if we have complete packet */
    if (packetIndex >= 8 && packetIndex >= (5 + expectedLength + 3)) {
 8001fc2:	4b1b      	ldr	r3, [pc, #108]	@ (8002030 <RS485_ProcessReceivedByte+0xd8>)
 8001fc4:	881b      	ldrh	r3, [r3, #0]
 8001fc6:	2b07      	cmp	r3, #7
 8001fc8:	d91c      	bls.n	8002004 <RS485_ProcessReceivedByte+0xac>
 8001fca:	4b1a      	ldr	r3, [pc, #104]	@ (8002034 <RS485_ProcessReceivedByte+0xdc>)
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	3307      	adds	r3, #7
 8001fd0:	4a17      	ldr	r2, [pc, #92]	@ (8002030 <RS485_ProcessReceivedByte+0xd8>)
 8001fd2:	8812      	ldrh	r2, [r2, #0]
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	da15      	bge.n	8002004 <RS485_ProcessReceivedByte+0xac>
        // Packet complete (no debug in interrupt!)
        /* Verify end byte */
        if (packetBuffer[packetIndex - 1] == RS485_END_BYTE) {
 8001fd8:	4b15      	ldr	r3, [pc, #84]	@ (8002030 <RS485_ProcessReceivedByte+0xd8>)
 8001fda:	881b      	ldrh	r3, [r3, #0]
 8001fdc:	3b01      	subs	r3, #1
 8001fde:	4a16      	ldr	r2, [pc, #88]	@ (8002038 <RS485_ProcessReceivedByte+0xe0>)
 8001fe0:	5cd3      	ldrb	r3, [r2, r3]
 8001fe2:	2b55      	cmp	r3, #85	@ 0x55
 8001fe4:	d103      	bne.n	8001fee <RS485_ProcessReceivedByte+0x96>
            // Valid packet - process it (no debug in interrupt!)
            RS485_ProcessPacket(packetBuffer);
 8001fe6:	4814      	ldr	r0, [pc, #80]	@ (8002038 <RS485_ProcessReceivedByte+0xe0>)
 8001fe8:	f7ff fdf4 	bl	8001bd4 <RS485_ProcessPacket>
 8001fec:	e004      	b.n	8001ff8 <RS485_ProcessReceivedByte+0xa0>
        } else {
            // Invalid end byte (no debug in interrupt!)
            status.errorCount++;
 8001fee:	4b13      	ldr	r3, [pc, #76]	@ (800203c <RS485_ProcessReceivedByte+0xe4>)
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	4a11      	ldr	r2, [pc, #68]	@ (800203c <RS485_ProcessReceivedByte+0xe4>)
 8001ff6:	6093      	str	r3, [r2, #8]
        }
        packetIndex = 0;
 8001ff8:	4b0d      	ldr	r3, [pc, #52]	@ (8002030 <RS485_ProcessReceivedByte+0xd8>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 8001ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8002034 <RS485_ProcessReceivedByte+0xdc>)
 8002000:	2200      	movs	r2, #0
 8002002:	701a      	strb	r2, [r3, #0]
    }
    
    /* Prevent buffer overflow */
    if (packetIndex >= RS485_MAX_PACKET_SIZE) {
 8002004:	4b0a      	ldr	r3, [pc, #40]	@ (8002030 <RS485_ProcessReceivedByte+0xd8>)
 8002006:	881b      	ldrh	r3, [r3, #0]
 8002008:	2bff      	cmp	r3, #255	@ 0xff
 800200a:	d90c      	bls.n	8002026 <RS485_ProcessReceivedByte+0xce>
        packetIndex = 0;
 800200c:	4b08      	ldr	r3, [pc, #32]	@ (8002030 <RS485_ProcessReceivedByte+0xd8>)
 800200e:	2200      	movs	r2, #0
 8002010:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 8002012:	4b08      	ldr	r3, [pc, #32]	@ (8002034 <RS485_ProcessReceivedByte+0xdc>)
 8002014:	2200      	movs	r2, #0
 8002016:	701a      	strb	r2, [r3, #0]
        // Buffer overflow (no debug in interrupt!)
        status.errorCount++;
 8002018:	4b08      	ldr	r3, [pc, #32]	@ (800203c <RS485_ProcessReceivedByte+0xe4>)
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	3301      	adds	r3, #1
 800201e:	4a07      	ldr	r2, [pc, #28]	@ (800203c <RS485_ProcessReceivedByte+0xe4>)
 8002020:	6093      	str	r3, [r2, #8]
 8002022:	e000      	b.n	8002026 <RS485_ProcessReceivedByte+0xce>
        return; // Wait for start byte
 8002024:	bf00      	nop
    }
}
 8002026:	3710      	adds	r7, #16
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	24000de8 	.word	0x24000de8
 8002030:	24000dec 	.word	0x24000dec
 8002034:	24000dee 	.word	0x24000dee
 8002038:	24000df0 	.word	0x24000df0
 800203c:	240009d0 	.word	0x240009d0

08002040 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002046:	4b0a      	ldr	r3, [pc, #40]	@ (8002070 <HAL_MspInit+0x30>)
 8002048:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800204c:	4a08      	ldr	r2, [pc, #32]	@ (8002070 <HAL_MspInit+0x30>)
 800204e:	f043 0302 	orr.w	r3, r3, #2
 8002052:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002056:	4b06      	ldr	r3, [pc, #24]	@ (8002070 <HAL_MspInit+0x30>)
 8002058:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800205c:	f003 0302 	and.w	r3, r3, #2
 8002060:	607b      	str	r3, [r7, #4]
 8002062:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002064:	bf00      	nop
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr
 8002070:	58024400 	.word	0x58024400

08002074 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b0ba      	sub	sp, #232	@ 0xe8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800207c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	605a      	str	r2, [r3, #4]
 8002086:	609a      	str	r2, [r3, #8]
 8002088:	60da      	str	r2, [r3, #12]
 800208a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800208c:	f107 0310 	add.w	r3, r7, #16
 8002090:	22c0      	movs	r2, #192	@ 0xc0
 8002092:	2100      	movs	r1, #0
 8002094:	4618      	mov	r0, r3
 8002096:	f007 fc9d 	bl	80099d4 <memset>
  if(hfdcan->Instance==FDCAN1)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a27      	ldr	r2, [pc, #156]	@ (800213c <HAL_FDCAN_MspInit+0xc8>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d146      	bne.n	8002132 <HAL_FDCAN_MspInit+0xbe>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80020a4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80020a8:	f04f 0300 	mov.w	r3, #0
 80020ac:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 80020b0:	2300      	movs	r3, #0
 80020b2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020b6:	f107 0310 	add.w	r3, r7, #16
 80020ba:	4618      	mov	r0, r3
 80020bc:	f003 f862 	bl	8005184 <HAL_RCCEx_PeriphCLKConfig>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 80020c6:	f7ff fa47 	bl	8001558 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80020ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002140 <HAL_FDCAN_MspInit+0xcc>)
 80020cc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80020d0:	4a1b      	ldr	r2, [pc, #108]	@ (8002140 <HAL_FDCAN_MspInit+0xcc>)
 80020d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020d6:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80020da:	4b19      	ldr	r3, [pc, #100]	@ (8002140 <HAL_FDCAN_MspInit+0xcc>)
 80020dc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80020e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020e4:	60fb      	str	r3, [r7, #12]
 80020e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020e8:	4b15      	ldr	r3, [pc, #84]	@ (8002140 <HAL_FDCAN_MspInit+0xcc>)
 80020ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020ee:	4a14      	ldr	r2, [pc, #80]	@ (8002140 <HAL_FDCAN_MspInit+0xcc>)
 80020f0:	f043 0301 	orr.w	r3, r3, #1
 80020f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020f8:	4b11      	ldr	r3, [pc, #68]	@ (8002140 <HAL_FDCAN_MspInit+0xcc>)
 80020fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020fe:	f003 0301 	and.w	r3, r3, #1
 8002102:	60bb      	str	r3, [r7, #8]
 8002104:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002106:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800210a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800210e:	2302      	movs	r3, #2
 8002110:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002114:	2300      	movs	r3, #0
 8002116:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800211a:	2300      	movs	r3, #0
 800211c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002120:	2309      	movs	r3, #9
 8002122:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002126:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800212a:	4619      	mov	r1, r3
 800212c:	4805      	ldr	r0, [pc, #20]	@ (8002144 <HAL_FDCAN_MspInit+0xd0>)
 800212e:	f001 fe25 	bl	8003d7c <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8002132:	bf00      	nop
 8002134:	37e8      	adds	r7, #232	@ 0xe8
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	4000a000 	.word	0x4000a000
 8002140:	58024400 	.word	0x58024400
 8002144:	58020000 	.word	0x58020000

08002148 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b0bc      	sub	sp, #240	@ 0xf0
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002150:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	605a      	str	r2, [r3, #4]
 800215a:	609a      	str	r2, [r3, #8]
 800215c:	60da      	str	r2, [r3, #12]
 800215e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002160:	f107 0318 	add.w	r3, r7, #24
 8002164:	22c0      	movs	r2, #192	@ 0xc0
 8002166:	2100      	movs	r1, #0
 8002168:	4618      	mov	r0, r3
 800216a:	f007 fc33 	bl	80099d4 <memset>
  if(hspi->Instance==SPI1)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a4c      	ldr	r2, [pc, #304]	@ (80022a4 <HAL_SPI_MspInit+0x15c>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d145      	bne.n	8002204 <HAL_SPI_MspInit+0xbc>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8002178:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800217c:	f04f 0300 	mov.w	r3, #0
 8002180:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002184:	2300      	movs	r3, #0
 8002186:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002188:	f107 0318 	add.w	r3, r7, #24
 800218c:	4618      	mov	r0, r3
 800218e:	f002 fff9 	bl	8005184 <HAL_RCCEx_PeriphCLKConfig>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8002198:	f7ff f9de 	bl	8001558 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800219c:	4b42      	ldr	r3, [pc, #264]	@ (80022a8 <HAL_SPI_MspInit+0x160>)
 800219e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80021a2:	4a41      	ldr	r2, [pc, #260]	@ (80022a8 <HAL_SPI_MspInit+0x160>)
 80021a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80021a8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80021ac:	4b3e      	ldr	r3, [pc, #248]	@ (80022a8 <HAL_SPI_MspInit+0x160>)
 80021ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80021b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021b6:	617b      	str	r3, [r7, #20]
 80021b8:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ba:	4b3b      	ldr	r3, [pc, #236]	@ (80022a8 <HAL_SPI_MspInit+0x160>)
 80021bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021c0:	4a39      	ldr	r2, [pc, #228]	@ (80022a8 <HAL_SPI_MspInit+0x160>)
 80021c2:	f043 0301 	orr.w	r3, r3, #1
 80021c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021ca:	4b37      	ldr	r3, [pc, #220]	@ (80022a8 <HAL_SPI_MspInit+0x160>)
 80021cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021d0:	f003 0301 	and.w	r3, r3, #1
 80021d4:	613b      	str	r3, [r7, #16]
 80021d6:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80021d8:	23e0      	movs	r3, #224	@ 0xe0
 80021da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021de:	2302      	movs	r3, #2
 80021e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e4:	2300      	movs	r3, #0
 80021e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ea:	2300      	movs	r3, #0
 80021ec:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80021f0:	2305      	movs	r3, #5
 80021f2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80021fa:	4619      	mov	r1, r3
 80021fc:	482b      	ldr	r0, [pc, #172]	@ (80022ac <HAL_SPI_MspInit+0x164>)
 80021fe:	f001 fdbd 	bl	8003d7c <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI4_MspInit 1 */

    /* USER CODE END SPI4_MspInit 1 */
  }

}
 8002202:	e04a      	b.n	800229a <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI4)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a29      	ldr	r2, [pc, #164]	@ (80022b0 <HAL_SPI_MspInit+0x168>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d145      	bne.n	800229a <HAL_SPI_MspInit+0x152>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 800220e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002212:	f04f 0300 	mov.w	r3, #0
 8002216:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 800221a:	2300      	movs	r3, #0
 800221c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800221e:	f107 0318 	add.w	r3, r7, #24
 8002222:	4618      	mov	r0, r3
 8002224:	f002 ffae 	bl	8005184 <HAL_RCCEx_PeriphCLKConfig>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <HAL_SPI_MspInit+0xea>
      Error_Handler();
 800222e:	f7ff f993 	bl	8001558 <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002232:	4b1d      	ldr	r3, [pc, #116]	@ (80022a8 <HAL_SPI_MspInit+0x160>)
 8002234:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002238:	4a1b      	ldr	r2, [pc, #108]	@ (80022a8 <HAL_SPI_MspInit+0x160>)
 800223a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800223e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002242:	4b19      	ldr	r3, [pc, #100]	@ (80022a8 <HAL_SPI_MspInit+0x160>)
 8002244:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002248:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800224c:	60fb      	str	r3, [r7, #12]
 800224e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002250:	4b15      	ldr	r3, [pc, #84]	@ (80022a8 <HAL_SPI_MspInit+0x160>)
 8002252:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002256:	4a14      	ldr	r2, [pc, #80]	@ (80022a8 <HAL_SPI_MspInit+0x160>)
 8002258:	f043 0310 	orr.w	r3, r3, #16
 800225c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002260:	4b11      	ldr	r3, [pc, #68]	@ (80022a8 <HAL_SPI_MspInit+0x160>)
 8002262:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002266:	f003 0310 	and.w	r3, r3, #16
 800226a:	60bb      	str	r3, [r7, #8]
 800226c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 800226e:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8002272:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002276:	2302      	movs	r3, #2
 8002278:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227c:	2300      	movs	r3, #0
 800227e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002282:	2300      	movs	r3, #0
 8002284:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002288:	2305      	movs	r3, #5
 800228a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800228e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002292:	4619      	mov	r1, r3
 8002294:	4807      	ldr	r0, [pc, #28]	@ (80022b4 <HAL_SPI_MspInit+0x16c>)
 8002296:	f001 fd71 	bl	8003d7c <HAL_GPIO_Init>
}
 800229a:	bf00      	nop
 800229c:	37f0      	adds	r7, #240	@ 0xf0
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	40013000 	.word	0x40013000
 80022a8:	58024400 	.word	0x58024400
 80022ac:	58020000 	.word	0x58020000
 80022b0:	40013400 	.word	0x40013400
 80022b4:	58021000 	.word	0x58021000

080022b8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b0bc      	sub	sp, #240	@ 0xf0
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80022c4:	2200      	movs	r2, #0
 80022c6:	601a      	str	r2, [r3, #0]
 80022c8:	605a      	str	r2, [r3, #4]
 80022ca:	609a      	str	r2, [r3, #8]
 80022cc:	60da      	str	r2, [r3, #12]
 80022ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022d0:	f107 0318 	add.w	r3, r7, #24
 80022d4:	22c0      	movs	r2, #192	@ 0xc0
 80022d6:	2100      	movs	r1, #0
 80022d8:	4618      	mov	r0, r3
 80022da:	f007 fb7b 	bl	80099d4 <memset>
  if(huart->Instance==USART1)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a55      	ldr	r2, [pc, #340]	@ (8002438 <HAL_UART_MspInit+0x180>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d14f      	bne.n	8002388 <HAL_UART_MspInit+0xd0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80022e8:	f04f 0201 	mov.w	r2, #1
 80022ec:	f04f 0300 	mov.w	r3, #0
 80022f0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80022f4:	2300      	movs	r3, #0
 80022f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022fa:	f107 0318 	add.w	r3, r7, #24
 80022fe:	4618      	mov	r0, r3
 8002300:	f002 ff40 	bl	8005184 <HAL_RCCEx_PeriphCLKConfig>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800230a:	f7ff f925 	bl	8001558 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800230e:	4b4b      	ldr	r3, [pc, #300]	@ (800243c <HAL_UART_MspInit+0x184>)
 8002310:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002314:	4a49      	ldr	r2, [pc, #292]	@ (800243c <HAL_UART_MspInit+0x184>)
 8002316:	f043 0310 	orr.w	r3, r3, #16
 800231a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800231e:	4b47      	ldr	r3, [pc, #284]	@ (800243c <HAL_UART_MspInit+0x184>)
 8002320:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002324:	f003 0310 	and.w	r3, r3, #16
 8002328:	617b      	str	r3, [r7, #20]
 800232a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800232c:	4b43      	ldr	r3, [pc, #268]	@ (800243c <HAL_UART_MspInit+0x184>)
 800232e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002332:	4a42      	ldr	r2, [pc, #264]	@ (800243c <HAL_UART_MspInit+0x184>)
 8002334:	f043 0302 	orr.w	r3, r3, #2
 8002338:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800233c:	4b3f      	ldr	r3, [pc, #252]	@ (800243c <HAL_UART_MspInit+0x184>)
 800233e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002342:	f003 0302 	and.w	r3, r3, #2
 8002346:	613b      	str	r3, [r7, #16]
 8002348:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800234a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800234e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002352:	2302      	movs	r3, #2
 8002354:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002358:	2300      	movs	r3, #0
 800235a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800235e:	2300      	movs	r3, #0
 8002360:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002364:	2304      	movs	r3, #4
 8002366:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800236a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800236e:	4619      	mov	r1, r3
 8002370:	4833      	ldr	r0, [pc, #204]	@ (8002440 <HAL_UART_MspInit+0x188>)
 8002372:	f001 fd03 	bl	8003d7c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002376:	2200      	movs	r2, #0
 8002378:	2100      	movs	r1, #0
 800237a:	2025      	movs	r0, #37	@ 0x25
 800237c:	f000 fb89 	bl	8002a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002380:	2025      	movs	r0, #37	@ 0x25
 8002382:	f000 fba0 	bl	8002ac6 <HAL_NVIC_EnableIRQ>
    /* NVIC already configured by CubeMX above */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8002386:	e052      	b.n	800242e <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART2)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a2d      	ldr	r2, [pc, #180]	@ (8002444 <HAL_UART_MspInit+0x18c>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d14d      	bne.n	800242e <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002392:	f04f 0202 	mov.w	r2, #2
 8002396:	f04f 0300 	mov.w	r3, #0
 800239a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800239e:	2300      	movs	r3, #0
 80023a0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023a4:	f107 0318 	add.w	r3, r7, #24
 80023a8:	4618      	mov	r0, r3
 80023aa:	f002 feeb 	bl	8005184 <HAL_RCCEx_PeriphCLKConfig>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <HAL_UART_MspInit+0x100>
      Error_Handler();
 80023b4:	f7ff f8d0 	bl	8001558 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80023b8:	4b20      	ldr	r3, [pc, #128]	@ (800243c <HAL_UART_MspInit+0x184>)
 80023ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80023be:	4a1f      	ldr	r2, [pc, #124]	@ (800243c <HAL_UART_MspInit+0x184>)
 80023c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023c4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80023c8:	4b1c      	ldr	r3, [pc, #112]	@ (800243c <HAL_UART_MspInit+0x184>)
 80023ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80023ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023d2:	60fb      	str	r3, [r7, #12]
 80023d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023d6:	4b19      	ldr	r3, [pc, #100]	@ (800243c <HAL_UART_MspInit+0x184>)
 80023d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023dc:	4a17      	ldr	r2, [pc, #92]	@ (800243c <HAL_UART_MspInit+0x184>)
 80023de:	f043 0308 	orr.w	r3, r3, #8
 80023e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023e6:	4b15      	ldr	r3, [pc, #84]	@ (800243c <HAL_UART_MspInit+0x184>)
 80023e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023ec:	f003 0308 	and.w	r3, r3, #8
 80023f0:	60bb      	str	r3, [r7, #8]
 80023f2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RS485_ANA_TX_Pin|RS485_ANA_RX_Pin;
 80023f4:	2360      	movs	r3, #96	@ 0x60
 80023f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fa:	2302      	movs	r3, #2
 80023fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002400:	2300      	movs	r3, #0
 8002402:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002406:	2300      	movs	r3, #0
 8002408:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800240c:	2307      	movs	r3, #7
 800240e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002412:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002416:	4619      	mov	r1, r3
 8002418:	480b      	ldr	r0, [pc, #44]	@ (8002448 <HAL_UART_MspInit+0x190>)
 800241a:	f001 fcaf 	bl	8003d7c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800241e:	2200      	movs	r2, #0
 8002420:	2100      	movs	r1, #0
 8002422:	2026      	movs	r0, #38	@ 0x26
 8002424:	f000 fb35 	bl	8002a92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002428:	2026      	movs	r0, #38	@ 0x26
 800242a:	f000 fb4c 	bl	8002ac6 <HAL_NVIC_EnableIRQ>
}
 800242e:	bf00      	nop
 8002430:	37f0      	adds	r7, #240	@ 0xf0
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	40011000 	.word	0x40011000
 800243c:	58024400 	.word	0x58024400
 8002440:	58020400 	.word	0x58020400
 8002444:	40004400 	.word	0x40004400
 8002448:	58020c00 	.word	0x58020c00

0800244c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002450:	bf00      	nop
 8002452:	e7fd      	b.n	8002450 <NMI_Handler+0x4>

08002454 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002458:	bf00      	nop
 800245a:	e7fd      	b.n	8002458 <HardFault_Handler+0x4>

0800245c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002460:	bf00      	nop
 8002462:	e7fd      	b.n	8002460 <MemManage_Handler+0x4>

08002464 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002468:	bf00      	nop
 800246a:	e7fd      	b.n	8002468 <BusFault_Handler+0x4>

0800246c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002470:	bf00      	nop
 8002472:	e7fd      	b.n	8002470 <UsageFault_Handler+0x4>

08002474 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002478:	bf00      	nop
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr

08002482 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002482:	b480      	push	{r7}
 8002484:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002486:	bf00      	nop
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002494:	bf00      	nop
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr

0800249e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800249e:	b580      	push	{r7, lr}
 80024a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024a2:	f000 f9cb 	bl	800283c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024a6:	bf00      	nop
 80024a8:	bd80      	pop	{r7, pc}
	...

080024ac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80024b0:	4802      	ldr	r0, [pc, #8]	@ (80024bc <USART1_IRQHandler+0x10>)
 80024b2:	f004 fefd 	bl	80072b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80024b6:	bf00      	nop
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	24000658 	.word	0x24000658

080024c0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80024c4:	4802      	ldr	r0, [pc, #8]	@ (80024d0 <USART2_IRQHandler+0x10>)
 80024c6:	f004 fef3 	bl	80072b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80024ca:	bf00      	nop
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	240006ec 	.word	0x240006ec

080024d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b086      	sub	sp, #24
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024dc:	4a14      	ldr	r2, [pc, #80]	@ (8002530 <_sbrk+0x5c>)
 80024de:	4b15      	ldr	r3, [pc, #84]	@ (8002534 <_sbrk+0x60>)
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024e8:	4b13      	ldr	r3, [pc, #76]	@ (8002538 <_sbrk+0x64>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d102      	bne.n	80024f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024f0:	4b11      	ldr	r3, [pc, #68]	@ (8002538 <_sbrk+0x64>)
 80024f2:	4a12      	ldr	r2, [pc, #72]	@ (800253c <_sbrk+0x68>)
 80024f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024f6:	4b10      	ldr	r3, [pc, #64]	@ (8002538 <_sbrk+0x64>)
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4413      	add	r3, r2
 80024fe:	693a      	ldr	r2, [r7, #16]
 8002500:	429a      	cmp	r2, r3
 8002502:	d207      	bcs.n	8002514 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002504:	f007 fa6e 	bl	80099e4 <__errno>
 8002508:	4603      	mov	r3, r0
 800250a:	220c      	movs	r2, #12
 800250c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800250e:	f04f 33ff 	mov.w	r3, #4294967295
 8002512:	e009      	b.n	8002528 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002514:	4b08      	ldr	r3, [pc, #32]	@ (8002538 <_sbrk+0x64>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800251a:	4b07      	ldr	r3, [pc, #28]	@ (8002538 <_sbrk+0x64>)
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4413      	add	r3, r2
 8002522:	4a05      	ldr	r2, [pc, #20]	@ (8002538 <_sbrk+0x64>)
 8002524:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002526:	68fb      	ldr	r3, [r7, #12]
}
 8002528:	4618      	mov	r0, r3
 800252a:	3718      	adds	r7, #24
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	24080000 	.word	0x24080000
 8002534:	00000400 	.word	0x00000400
 8002538:	24000ef0 	.word	0x24000ef0
 800253c:	24001040 	.word	0x24001040

08002540 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002544:	4b43      	ldr	r3, [pc, #268]	@ (8002654 <SystemInit+0x114>)
 8002546:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800254a:	4a42      	ldr	r2, [pc, #264]	@ (8002654 <SystemInit+0x114>)
 800254c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002550:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002554:	4b40      	ldr	r3, [pc, #256]	@ (8002658 <SystemInit+0x118>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 030f 	and.w	r3, r3, #15
 800255c:	2b06      	cmp	r3, #6
 800255e:	d807      	bhi.n	8002570 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002560:	4b3d      	ldr	r3, [pc, #244]	@ (8002658 <SystemInit+0x118>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f023 030f 	bic.w	r3, r3, #15
 8002568:	4a3b      	ldr	r2, [pc, #236]	@ (8002658 <SystemInit+0x118>)
 800256a:	f043 0307 	orr.w	r3, r3, #7
 800256e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002570:	4b3a      	ldr	r3, [pc, #232]	@ (800265c <SystemInit+0x11c>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a39      	ldr	r2, [pc, #228]	@ (800265c <SystemInit+0x11c>)
 8002576:	f043 0301 	orr.w	r3, r3, #1
 800257a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800257c:	4b37      	ldr	r3, [pc, #220]	@ (800265c <SystemInit+0x11c>)
 800257e:	2200      	movs	r2, #0
 8002580:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002582:	4b36      	ldr	r3, [pc, #216]	@ (800265c <SystemInit+0x11c>)
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	4935      	ldr	r1, [pc, #212]	@ (800265c <SystemInit+0x11c>)
 8002588:	4b35      	ldr	r3, [pc, #212]	@ (8002660 <SystemInit+0x120>)
 800258a:	4013      	ands	r3, r2
 800258c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800258e:	4b32      	ldr	r3, [pc, #200]	@ (8002658 <SystemInit+0x118>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0308 	and.w	r3, r3, #8
 8002596:	2b00      	cmp	r3, #0
 8002598:	d007      	beq.n	80025aa <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800259a:	4b2f      	ldr	r3, [pc, #188]	@ (8002658 <SystemInit+0x118>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f023 030f 	bic.w	r3, r3, #15
 80025a2:	4a2d      	ldr	r2, [pc, #180]	@ (8002658 <SystemInit+0x118>)
 80025a4:	f043 0307 	orr.w	r3, r3, #7
 80025a8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80025aa:	4b2c      	ldr	r3, [pc, #176]	@ (800265c <SystemInit+0x11c>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80025b0:	4b2a      	ldr	r3, [pc, #168]	@ (800265c <SystemInit+0x11c>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80025b6:	4b29      	ldr	r3, [pc, #164]	@ (800265c <SystemInit+0x11c>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80025bc:	4b27      	ldr	r3, [pc, #156]	@ (800265c <SystemInit+0x11c>)
 80025be:	4a29      	ldr	r2, [pc, #164]	@ (8002664 <SystemInit+0x124>)
 80025c0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80025c2:	4b26      	ldr	r3, [pc, #152]	@ (800265c <SystemInit+0x11c>)
 80025c4:	4a28      	ldr	r2, [pc, #160]	@ (8002668 <SystemInit+0x128>)
 80025c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80025c8:	4b24      	ldr	r3, [pc, #144]	@ (800265c <SystemInit+0x11c>)
 80025ca:	4a28      	ldr	r2, [pc, #160]	@ (800266c <SystemInit+0x12c>)
 80025cc:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80025ce:	4b23      	ldr	r3, [pc, #140]	@ (800265c <SystemInit+0x11c>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80025d4:	4b21      	ldr	r3, [pc, #132]	@ (800265c <SystemInit+0x11c>)
 80025d6:	4a25      	ldr	r2, [pc, #148]	@ (800266c <SystemInit+0x12c>)
 80025d8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80025da:	4b20      	ldr	r3, [pc, #128]	@ (800265c <SystemInit+0x11c>)
 80025dc:	2200      	movs	r2, #0
 80025de:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80025e0:	4b1e      	ldr	r3, [pc, #120]	@ (800265c <SystemInit+0x11c>)
 80025e2:	4a22      	ldr	r2, [pc, #136]	@ (800266c <SystemInit+0x12c>)
 80025e4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80025e6:	4b1d      	ldr	r3, [pc, #116]	@ (800265c <SystemInit+0x11c>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80025ec:	4b1b      	ldr	r3, [pc, #108]	@ (800265c <SystemInit+0x11c>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a1a      	ldr	r2, [pc, #104]	@ (800265c <SystemInit+0x11c>)
 80025f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025f6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80025f8:	4b18      	ldr	r3, [pc, #96]	@ (800265c <SystemInit+0x11c>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80025fe:	4b1c      	ldr	r3, [pc, #112]	@ (8002670 <SystemInit+0x130>)
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	4b1c      	ldr	r3, [pc, #112]	@ (8002674 <SystemInit+0x134>)
 8002604:	4013      	ands	r3, r2
 8002606:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800260a:	d202      	bcs.n	8002612 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800260c:	4b1a      	ldr	r3, [pc, #104]	@ (8002678 <SystemInit+0x138>)
 800260e:	2201      	movs	r2, #1
 8002610:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8002612:	4b12      	ldr	r3, [pc, #72]	@ (800265c <SystemInit+0x11c>)
 8002614:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002618:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d113      	bne.n	8002648 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002620:	4b0e      	ldr	r3, [pc, #56]	@ (800265c <SystemInit+0x11c>)
 8002622:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002626:	4a0d      	ldr	r2, [pc, #52]	@ (800265c <SystemInit+0x11c>)
 8002628:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800262c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002630:	4b12      	ldr	r3, [pc, #72]	@ (800267c <SystemInit+0x13c>)
 8002632:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002636:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002638:	4b08      	ldr	r3, [pc, #32]	@ (800265c <SystemInit+0x11c>)
 800263a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800263e:	4a07      	ldr	r2, [pc, #28]	@ (800265c <SystemInit+0x11c>)
 8002640:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002644:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002648:	bf00      	nop
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	e000ed00 	.word	0xe000ed00
 8002658:	52002000 	.word	0x52002000
 800265c:	58024400 	.word	0x58024400
 8002660:	eaf6ed7f 	.word	0xeaf6ed7f
 8002664:	02020200 	.word	0x02020200
 8002668:	01ff0000 	.word	0x01ff0000
 800266c:	01010280 	.word	0x01010280
 8002670:	5c001000 	.word	0x5c001000
 8002674:	ffff0000 	.word	0xffff0000
 8002678:	51008108 	.word	0x51008108
 800267c:	52004000 	.word	0x52004000

08002680 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002684:	4b09      	ldr	r3, [pc, #36]	@ (80026ac <ExitRun0Mode+0x2c>)
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	4a08      	ldr	r2, [pc, #32]	@ (80026ac <ExitRun0Mode+0x2c>)
 800268a:	f043 0302 	orr.w	r3, r3, #2
 800268e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8002690:	bf00      	nop
 8002692:	4b06      	ldr	r3, [pc, #24]	@ (80026ac <ExitRun0Mode+0x2c>)
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d0f9      	beq.n	8002692 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800269e:	bf00      	nop
 80026a0:	bf00      	nop
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	58024800 	.word	0x58024800

080026b0 <Version_GetString>:
 * @param  buffer: Buffer to store version string
 * @param  size: Buffer size
 * @retval None
 */
void Version_GetString(char* buffer, uint32_t size)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b08a      	sub	sp, #40	@ 0x28
 80026b4:	af08      	add	r7, sp, #32
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
    snprintf(buffer, size, "%s v%d.%d.%d.%d HW:%s Built: %s %s",
 80026ba:	4b0c      	ldr	r3, [pc, #48]	@ (80026ec <Version_GetString+0x3c>)
 80026bc:	9306      	str	r3, [sp, #24]
 80026be:	4b0c      	ldr	r3, [pc, #48]	@ (80026f0 <Version_GetString+0x40>)
 80026c0:	9305      	str	r3, [sp, #20]
 80026c2:	4b0c      	ldr	r3, [pc, #48]	@ (80026f4 <Version_GetString+0x44>)
 80026c4:	9304      	str	r3, [sp, #16]
 80026c6:	2301      	movs	r3, #1
 80026c8:	9303      	str	r3, [sp, #12]
 80026ca:	2300      	movs	r3, #0
 80026cc:	9302      	str	r3, [sp, #8]
 80026ce:	2300      	movs	r3, #0
 80026d0:	9301      	str	r3, [sp, #4]
 80026d2:	2301      	movs	r3, #1
 80026d4:	9300      	str	r3, [sp, #0]
 80026d6:	4b08      	ldr	r3, [pc, #32]	@ (80026f8 <Version_GetString+0x48>)
 80026d8:	4a08      	ldr	r2, [pc, #32]	@ (80026fc <Version_GetString+0x4c>)
 80026da:	6839      	ldr	r1, [r7, #0]
 80026dc:	6878      	ldr	r0, [r7, #4]
 80026de:	f007 f907 	bl	80098f0 <sniprintf>
             FW_VERSION_PATCH,
             FW_BUILD_NUMBER,
             HW_VERSION,
             BUILD_DATE,
             BUILD_TIME);
}
 80026e2:	bf00      	nop
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	0800a658 	.word	0x0800a658
 80026f0:	0800a664 	.word	0x0800a664
 80026f4:	0800a670 	.word	0x0800a670
 80026f8:	0800a624 	.word	0x0800a624
 80026fc:	0800a634 	.word	0x0800a634

08002700 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002700:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800273c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002704:	f7ff ffbc 	bl	8002680 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002708:	f7ff ff1a 	bl	8002540 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800270c:	480c      	ldr	r0, [pc, #48]	@ (8002740 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800270e:	490d      	ldr	r1, [pc, #52]	@ (8002744 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002710:	4a0d      	ldr	r2, [pc, #52]	@ (8002748 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002712:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002714:	e002      	b.n	800271c <LoopCopyDataInit>

08002716 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002716:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002718:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800271a:	3304      	adds	r3, #4

0800271c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800271c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800271e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002720:	d3f9      	bcc.n	8002716 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002722:	4a0a      	ldr	r2, [pc, #40]	@ (800274c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002724:	4c0a      	ldr	r4, [pc, #40]	@ (8002750 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002726:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002728:	e001      	b.n	800272e <LoopFillZerobss>

0800272a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800272a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800272c:	3204      	adds	r2, #4

0800272e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800272e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002730:	d3fb      	bcc.n	800272a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002732:	f007 f95d 	bl	80099f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002736:	f7fe fac3 	bl	8000cc0 <main>
  bx  lr
 800273a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800273c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002740:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002744:	240000fc 	.word	0x240000fc
  ldr r2, =_sidata
 8002748:	0800a740 	.word	0x0800a740
  ldr r2, =_sbss
 800274c:	240000fc 	.word	0x240000fc
  ldr r4, =_ebss
 8002750:	24001040 	.word	0x24001040

08002754 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002754:	e7fe      	b.n	8002754 <ADC3_IRQHandler>
	...

08002758 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800275e:	2003      	movs	r0, #3
 8002760:	f000 f98c 	bl	8002a7c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002764:	f002 fb38 	bl	8004dd8 <HAL_RCC_GetSysClockFreq>
 8002768:	4602      	mov	r2, r0
 800276a:	4b15      	ldr	r3, [pc, #84]	@ (80027c0 <HAL_Init+0x68>)
 800276c:	699b      	ldr	r3, [r3, #24]
 800276e:	0a1b      	lsrs	r3, r3, #8
 8002770:	f003 030f 	and.w	r3, r3, #15
 8002774:	4913      	ldr	r1, [pc, #76]	@ (80027c4 <HAL_Init+0x6c>)
 8002776:	5ccb      	ldrb	r3, [r1, r3]
 8002778:	f003 031f 	and.w	r3, r3, #31
 800277c:	fa22 f303 	lsr.w	r3, r2, r3
 8002780:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002782:	4b0f      	ldr	r3, [pc, #60]	@ (80027c0 <HAL_Init+0x68>)
 8002784:	699b      	ldr	r3, [r3, #24]
 8002786:	f003 030f 	and.w	r3, r3, #15
 800278a:	4a0e      	ldr	r2, [pc, #56]	@ (80027c4 <HAL_Init+0x6c>)
 800278c:	5cd3      	ldrb	r3, [r2, r3]
 800278e:	f003 031f 	and.w	r3, r3, #31
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	fa22 f303 	lsr.w	r3, r2, r3
 8002798:	4a0b      	ldr	r2, [pc, #44]	@ (80027c8 <HAL_Init+0x70>)
 800279a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800279c:	4a0b      	ldr	r2, [pc, #44]	@ (80027cc <HAL_Init+0x74>)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80027a2:	200f      	movs	r0, #15
 80027a4:	f000 f814 	bl	80027d0 <HAL_InitTick>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e002      	b.n	80027b8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80027b2:	f7ff fc45 	bl	8002040 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027b6:	2300      	movs	r3, #0
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3708      	adds	r7, #8
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	58024400 	.word	0x58024400
 80027c4:	0800a6c4 	.word	0x0800a6c4
 80027c8:	240000a0 	.word	0x240000a0
 80027cc:	2400009c 	.word	0x2400009c

080027d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80027d8:	4b15      	ldr	r3, [pc, #84]	@ (8002830 <HAL_InitTick+0x60>)
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d101      	bne.n	80027e4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e021      	b.n	8002828 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80027e4:	4b13      	ldr	r3, [pc, #76]	@ (8002834 <HAL_InitTick+0x64>)
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	4b11      	ldr	r3, [pc, #68]	@ (8002830 <HAL_InitTick+0x60>)
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	4619      	mov	r1, r3
 80027ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80027f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027fa:	4618      	mov	r0, r3
 80027fc:	f000 f971 	bl	8002ae2 <HAL_SYSTICK_Config>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e00e      	b.n	8002828 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2b0f      	cmp	r3, #15
 800280e:	d80a      	bhi.n	8002826 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002810:	2200      	movs	r2, #0
 8002812:	6879      	ldr	r1, [r7, #4]
 8002814:	f04f 30ff 	mov.w	r0, #4294967295
 8002818:	f000 f93b 	bl	8002a92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800281c:	4a06      	ldr	r2, [pc, #24]	@ (8002838 <HAL_InitTick+0x68>)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002822:	2300      	movs	r3, #0
 8002824:	e000      	b.n	8002828 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
}
 8002828:	4618      	mov	r0, r3
 800282a:	3708      	adds	r7, #8
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	240000a8 	.word	0x240000a8
 8002834:	2400009c 	.word	0x2400009c
 8002838:	240000a4 	.word	0x240000a4

0800283c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002840:	4b06      	ldr	r3, [pc, #24]	@ (800285c <HAL_IncTick+0x20>)
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	461a      	mov	r2, r3
 8002846:	4b06      	ldr	r3, [pc, #24]	@ (8002860 <HAL_IncTick+0x24>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4413      	add	r3, r2
 800284c:	4a04      	ldr	r2, [pc, #16]	@ (8002860 <HAL_IncTick+0x24>)
 800284e:	6013      	str	r3, [r2, #0]
}
 8002850:	bf00      	nop
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	240000a8 	.word	0x240000a8
 8002860:	24000ef4 	.word	0x24000ef4

08002864 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0
  return uwTick;
 8002868:	4b03      	ldr	r3, [pc, #12]	@ (8002878 <HAL_GetTick+0x14>)
 800286a:	681b      	ldr	r3, [r3, #0]
}
 800286c:	4618      	mov	r0, r3
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	24000ef4 	.word	0x24000ef4

0800287c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002884:	f7ff ffee 	bl	8002864 <HAL_GetTick>
 8002888:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002894:	d005      	beq.n	80028a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002896:	4b0a      	ldr	r3, [pc, #40]	@ (80028c0 <HAL_Delay+0x44>)
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	461a      	mov	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	4413      	add	r3, r2
 80028a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028a2:	bf00      	nop
 80028a4:	f7ff ffde 	bl	8002864 <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	68fa      	ldr	r2, [r7, #12]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d8f7      	bhi.n	80028a4 <HAL_Delay+0x28>
  {
  }
}
 80028b4:	bf00      	nop
 80028b6:	bf00      	nop
 80028b8:	3710      	adds	r7, #16
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	240000a8 	.word	0x240000a8

080028c4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80028c8:	4b03      	ldr	r3, [pc, #12]	@ (80028d8 <HAL_GetREVID+0x14>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	0c1b      	lsrs	r3, r3, #16
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr
 80028d8:	5c001000 	.word	0x5c001000

080028dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028dc:	b480      	push	{r7}
 80028de:	b085      	sub	sp, #20
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	f003 0307 	and.w	r3, r3, #7
 80028ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028ec:	4b0b      	ldr	r3, [pc, #44]	@ (800291c <__NVIC_SetPriorityGrouping+0x40>)
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028f2:	68ba      	ldr	r2, [r7, #8]
 80028f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028f8:	4013      	ands	r3, r2
 80028fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002904:	4b06      	ldr	r3, [pc, #24]	@ (8002920 <__NVIC_SetPriorityGrouping+0x44>)
 8002906:	4313      	orrs	r3, r2
 8002908:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800290a:	4a04      	ldr	r2, [pc, #16]	@ (800291c <__NVIC_SetPriorityGrouping+0x40>)
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	60d3      	str	r3, [r2, #12]
}
 8002910:	bf00      	nop
 8002912:	3714      	adds	r7, #20
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr
 800291c:	e000ed00 	.word	0xe000ed00
 8002920:	05fa0000 	.word	0x05fa0000

08002924 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002928:	4b04      	ldr	r3, [pc, #16]	@ (800293c <__NVIC_GetPriorityGrouping+0x18>)
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	0a1b      	lsrs	r3, r3, #8
 800292e:	f003 0307 	and.w	r3, r3, #7
}
 8002932:	4618      	mov	r0, r3
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr
 800293c:	e000ed00 	.word	0xe000ed00

08002940 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	4603      	mov	r3, r0
 8002948:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800294a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800294e:	2b00      	cmp	r3, #0
 8002950:	db0b      	blt.n	800296a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002952:	88fb      	ldrh	r3, [r7, #6]
 8002954:	f003 021f 	and.w	r2, r3, #31
 8002958:	4907      	ldr	r1, [pc, #28]	@ (8002978 <__NVIC_EnableIRQ+0x38>)
 800295a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800295e:	095b      	lsrs	r3, r3, #5
 8002960:	2001      	movs	r0, #1
 8002962:	fa00 f202 	lsl.w	r2, r0, r2
 8002966:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800296a:	bf00      	nop
 800296c:	370c      	adds	r7, #12
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	e000e100 	.word	0xe000e100

0800297c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	4603      	mov	r3, r0
 8002984:	6039      	str	r1, [r7, #0]
 8002986:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002988:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800298c:	2b00      	cmp	r3, #0
 800298e:	db0a      	blt.n	80029a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	b2da      	uxtb	r2, r3
 8002994:	490c      	ldr	r1, [pc, #48]	@ (80029c8 <__NVIC_SetPriority+0x4c>)
 8002996:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800299a:	0112      	lsls	r2, r2, #4
 800299c:	b2d2      	uxtb	r2, r2
 800299e:	440b      	add	r3, r1
 80029a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029a4:	e00a      	b.n	80029bc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	b2da      	uxtb	r2, r3
 80029aa:	4908      	ldr	r1, [pc, #32]	@ (80029cc <__NVIC_SetPriority+0x50>)
 80029ac:	88fb      	ldrh	r3, [r7, #6]
 80029ae:	f003 030f 	and.w	r3, r3, #15
 80029b2:	3b04      	subs	r3, #4
 80029b4:	0112      	lsls	r2, r2, #4
 80029b6:	b2d2      	uxtb	r2, r2
 80029b8:	440b      	add	r3, r1
 80029ba:	761a      	strb	r2, [r3, #24]
}
 80029bc:	bf00      	nop
 80029be:	370c      	adds	r7, #12
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr
 80029c8:	e000e100 	.word	0xe000e100
 80029cc:	e000ed00 	.word	0xe000ed00

080029d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b089      	sub	sp, #36	@ 0x24
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	f003 0307 	and.w	r3, r3, #7
 80029e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	f1c3 0307 	rsb	r3, r3, #7
 80029ea:	2b04      	cmp	r3, #4
 80029ec:	bf28      	it	cs
 80029ee:	2304      	movcs	r3, #4
 80029f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	3304      	adds	r3, #4
 80029f6:	2b06      	cmp	r3, #6
 80029f8:	d902      	bls.n	8002a00 <NVIC_EncodePriority+0x30>
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	3b03      	subs	r3, #3
 80029fe:	e000      	b.n	8002a02 <NVIC_EncodePriority+0x32>
 8002a00:	2300      	movs	r3, #0
 8002a02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a04:	f04f 32ff 	mov.w	r2, #4294967295
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0e:	43da      	mvns	r2, r3
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	401a      	ands	r2, r3
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a18:	f04f 31ff 	mov.w	r1, #4294967295
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a22:	43d9      	mvns	r1, r3
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a28:	4313      	orrs	r3, r2
         );
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3724      	adds	r7, #36	@ 0x24
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr
	...

08002a38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	3b01      	subs	r3, #1
 8002a44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a48:	d301      	bcc.n	8002a4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e00f      	b.n	8002a6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a4e:	4a0a      	ldr	r2, [pc, #40]	@ (8002a78 <SysTick_Config+0x40>)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	3b01      	subs	r3, #1
 8002a54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a56:	210f      	movs	r1, #15
 8002a58:	f04f 30ff 	mov.w	r0, #4294967295
 8002a5c:	f7ff ff8e 	bl	800297c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a60:	4b05      	ldr	r3, [pc, #20]	@ (8002a78 <SysTick_Config+0x40>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a66:	4b04      	ldr	r3, [pc, #16]	@ (8002a78 <SysTick_Config+0x40>)
 8002a68:	2207      	movs	r2, #7
 8002a6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a6c:	2300      	movs	r3, #0
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3708      	adds	r7, #8
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	e000e010 	.word	0xe000e010

08002a7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	f7ff ff29 	bl	80028dc <__NVIC_SetPriorityGrouping>
}
 8002a8a:	bf00      	nop
 8002a8c:	3708      	adds	r7, #8
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}

08002a92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b086      	sub	sp, #24
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	4603      	mov	r3, r0
 8002a9a:	60b9      	str	r1, [r7, #8]
 8002a9c:	607a      	str	r2, [r7, #4]
 8002a9e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002aa0:	f7ff ff40 	bl	8002924 <__NVIC_GetPriorityGrouping>
 8002aa4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	68b9      	ldr	r1, [r7, #8]
 8002aaa:	6978      	ldr	r0, [r7, #20]
 8002aac:	f7ff ff90 	bl	80029d0 <NVIC_EncodePriority>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ab6:	4611      	mov	r1, r2
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7ff ff5f 	bl	800297c <__NVIC_SetPriority>
}
 8002abe:	bf00      	nop
 8002ac0:	3718      	adds	r7, #24
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}

08002ac6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ac6:	b580      	push	{r7, lr}
 8002ac8:	b082      	sub	sp, #8
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	4603      	mov	r3, r0
 8002ace:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ad0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7ff ff33 	bl	8002940 <__NVIC_EnableIRQ>
}
 8002ada:	bf00      	nop
 8002adc:	3708      	adds	r7, #8
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b082      	sub	sp, #8
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f7ff ffa4 	bl	8002a38 <SysTick_Config>
 8002af0:	4603      	mov	r3, r0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
	...

08002afc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002b00:	f3bf 8f5f 	dmb	sy
}
 8002b04:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002b06:	4b07      	ldr	r3, [pc, #28]	@ (8002b24 <HAL_MPU_Disable+0x28>)
 8002b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b0a:	4a06      	ldr	r2, [pc, #24]	@ (8002b24 <HAL_MPU_Disable+0x28>)
 8002b0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b10:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002b12:	4b05      	ldr	r3, [pc, #20]	@ (8002b28 <HAL_MPU_Disable+0x2c>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	605a      	str	r2, [r3, #4]
}
 8002b18:	bf00      	nop
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
 8002b22:	bf00      	nop
 8002b24:	e000ed00 	.word	0xe000ed00
 8002b28:	e000ed90 	.word	0xe000ed90

08002b2c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002b34:	4a0b      	ldr	r2, [pc, #44]	@ (8002b64 <HAL_MPU_Enable+0x38>)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	f043 0301 	orr.w	r3, r3, #1
 8002b3c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002b3e:	4b0a      	ldr	r3, [pc, #40]	@ (8002b68 <HAL_MPU_Enable+0x3c>)
 8002b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b42:	4a09      	ldr	r2, [pc, #36]	@ (8002b68 <HAL_MPU_Enable+0x3c>)
 8002b44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b48:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002b4a:	f3bf 8f4f 	dsb	sy
}
 8002b4e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002b50:	f3bf 8f6f 	isb	sy
}
 8002b54:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002b56:	bf00      	nop
 8002b58:	370c      	adds	r7, #12
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	e000ed90 	.word	0xe000ed90
 8002b68:	e000ed00 	.word	0xe000ed00

08002b6c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	785a      	ldrb	r2, [r3, #1]
 8002b78:	4b1b      	ldr	r3, [pc, #108]	@ (8002be8 <HAL_MPU_ConfigRegion+0x7c>)
 8002b7a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002b7c:	4b1a      	ldr	r3, [pc, #104]	@ (8002be8 <HAL_MPU_ConfigRegion+0x7c>)
 8002b7e:	691b      	ldr	r3, [r3, #16]
 8002b80:	4a19      	ldr	r2, [pc, #100]	@ (8002be8 <HAL_MPU_ConfigRegion+0x7c>)
 8002b82:	f023 0301 	bic.w	r3, r3, #1
 8002b86:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002b88:	4a17      	ldr	r2, [pc, #92]	@ (8002be8 <HAL_MPU_ConfigRegion+0x7c>)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	7b1b      	ldrb	r3, [r3, #12]
 8002b94:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	7adb      	ldrb	r3, [r3, #11]
 8002b9a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002b9c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	7a9b      	ldrb	r3, [r3, #10]
 8002ba2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002ba4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	7b5b      	ldrb	r3, [r3, #13]
 8002baa:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002bac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	7b9b      	ldrb	r3, [r3, #14]
 8002bb2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002bb4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	7bdb      	ldrb	r3, [r3, #15]
 8002bba:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002bbc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	7a5b      	ldrb	r3, [r3, #9]
 8002bc2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002bc4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	7a1b      	ldrb	r3, [r3, #8]
 8002bca:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002bcc:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	7812      	ldrb	r2, [r2, #0]
 8002bd2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002bd4:	4a04      	ldr	r2, [pc, #16]	@ (8002be8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002bd6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002bd8:	6113      	str	r3, [r2, #16]
}
 8002bda:	bf00      	nop
 8002bdc:	370c      	adds	r7, #12
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	e000ed90 	.word	0xe000ed90

08002bec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b086      	sub	sp, #24
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002bf4:	f7ff fe36 	bl	8002864 <HAL_GetTick>
 8002bf8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d101      	bne.n	8002c04 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e2dc      	b.n	80031be <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	2b02      	cmp	r3, #2
 8002c0e:	d008      	beq.n	8002c22 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2280      	movs	r2, #128	@ 0x80
 8002c14:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e2cd      	b.n	80031be <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a76      	ldr	r2, [pc, #472]	@ (8002e00 <HAL_DMA_Abort+0x214>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d04a      	beq.n	8002cc2 <HAL_DMA_Abort+0xd6>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a74      	ldr	r2, [pc, #464]	@ (8002e04 <HAL_DMA_Abort+0x218>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d045      	beq.n	8002cc2 <HAL_DMA_Abort+0xd6>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a73      	ldr	r2, [pc, #460]	@ (8002e08 <HAL_DMA_Abort+0x21c>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d040      	beq.n	8002cc2 <HAL_DMA_Abort+0xd6>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a71      	ldr	r2, [pc, #452]	@ (8002e0c <HAL_DMA_Abort+0x220>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d03b      	beq.n	8002cc2 <HAL_DMA_Abort+0xd6>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a70      	ldr	r2, [pc, #448]	@ (8002e10 <HAL_DMA_Abort+0x224>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d036      	beq.n	8002cc2 <HAL_DMA_Abort+0xd6>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a6e      	ldr	r2, [pc, #440]	@ (8002e14 <HAL_DMA_Abort+0x228>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d031      	beq.n	8002cc2 <HAL_DMA_Abort+0xd6>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a6d      	ldr	r2, [pc, #436]	@ (8002e18 <HAL_DMA_Abort+0x22c>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d02c      	beq.n	8002cc2 <HAL_DMA_Abort+0xd6>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a6b      	ldr	r2, [pc, #428]	@ (8002e1c <HAL_DMA_Abort+0x230>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d027      	beq.n	8002cc2 <HAL_DMA_Abort+0xd6>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a6a      	ldr	r2, [pc, #424]	@ (8002e20 <HAL_DMA_Abort+0x234>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d022      	beq.n	8002cc2 <HAL_DMA_Abort+0xd6>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a68      	ldr	r2, [pc, #416]	@ (8002e24 <HAL_DMA_Abort+0x238>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d01d      	beq.n	8002cc2 <HAL_DMA_Abort+0xd6>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a67      	ldr	r2, [pc, #412]	@ (8002e28 <HAL_DMA_Abort+0x23c>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d018      	beq.n	8002cc2 <HAL_DMA_Abort+0xd6>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a65      	ldr	r2, [pc, #404]	@ (8002e2c <HAL_DMA_Abort+0x240>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d013      	beq.n	8002cc2 <HAL_DMA_Abort+0xd6>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a64      	ldr	r2, [pc, #400]	@ (8002e30 <HAL_DMA_Abort+0x244>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d00e      	beq.n	8002cc2 <HAL_DMA_Abort+0xd6>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a62      	ldr	r2, [pc, #392]	@ (8002e34 <HAL_DMA_Abort+0x248>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d009      	beq.n	8002cc2 <HAL_DMA_Abort+0xd6>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a61      	ldr	r2, [pc, #388]	@ (8002e38 <HAL_DMA_Abort+0x24c>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d004      	beq.n	8002cc2 <HAL_DMA_Abort+0xd6>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a5f      	ldr	r2, [pc, #380]	@ (8002e3c <HAL_DMA_Abort+0x250>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d101      	bne.n	8002cc6 <HAL_DMA_Abort+0xda>
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e000      	b.n	8002cc8 <HAL_DMA_Abort+0xdc>
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d013      	beq.n	8002cf4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f022 021e 	bic.w	r2, r2, #30
 8002cda:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	695a      	ldr	r2, [r3, #20]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002cea:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	617b      	str	r3, [r7, #20]
 8002cf2:	e00a      	b.n	8002d0a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f022 020e 	bic.w	r2, r2, #14
 8002d02:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a3c      	ldr	r2, [pc, #240]	@ (8002e00 <HAL_DMA_Abort+0x214>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d072      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a3a      	ldr	r2, [pc, #232]	@ (8002e04 <HAL_DMA_Abort+0x218>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d06d      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a39      	ldr	r2, [pc, #228]	@ (8002e08 <HAL_DMA_Abort+0x21c>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d068      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a37      	ldr	r2, [pc, #220]	@ (8002e0c <HAL_DMA_Abort+0x220>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d063      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a36      	ldr	r2, [pc, #216]	@ (8002e10 <HAL_DMA_Abort+0x224>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d05e      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a34      	ldr	r2, [pc, #208]	@ (8002e14 <HAL_DMA_Abort+0x228>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d059      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a33      	ldr	r2, [pc, #204]	@ (8002e18 <HAL_DMA_Abort+0x22c>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d054      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a31      	ldr	r2, [pc, #196]	@ (8002e1c <HAL_DMA_Abort+0x230>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d04f      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a30      	ldr	r2, [pc, #192]	@ (8002e20 <HAL_DMA_Abort+0x234>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d04a      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a2e      	ldr	r2, [pc, #184]	@ (8002e24 <HAL_DMA_Abort+0x238>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d045      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a2d      	ldr	r2, [pc, #180]	@ (8002e28 <HAL_DMA_Abort+0x23c>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d040      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a2b      	ldr	r2, [pc, #172]	@ (8002e2c <HAL_DMA_Abort+0x240>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d03b      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a2a      	ldr	r2, [pc, #168]	@ (8002e30 <HAL_DMA_Abort+0x244>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d036      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a28      	ldr	r2, [pc, #160]	@ (8002e34 <HAL_DMA_Abort+0x248>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d031      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a27      	ldr	r2, [pc, #156]	@ (8002e38 <HAL_DMA_Abort+0x24c>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d02c      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a25      	ldr	r2, [pc, #148]	@ (8002e3c <HAL_DMA_Abort+0x250>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d027      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a24      	ldr	r2, [pc, #144]	@ (8002e40 <HAL_DMA_Abort+0x254>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d022      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a22      	ldr	r2, [pc, #136]	@ (8002e44 <HAL_DMA_Abort+0x258>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d01d      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a21      	ldr	r2, [pc, #132]	@ (8002e48 <HAL_DMA_Abort+0x25c>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d018      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a1f      	ldr	r2, [pc, #124]	@ (8002e4c <HAL_DMA_Abort+0x260>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d013      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a1e      	ldr	r2, [pc, #120]	@ (8002e50 <HAL_DMA_Abort+0x264>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d00e      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a1c      	ldr	r2, [pc, #112]	@ (8002e54 <HAL_DMA_Abort+0x268>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d009      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a1b      	ldr	r2, [pc, #108]	@ (8002e58 <HAL_DMA_Abort+0x26c>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d004      	beq.n	8002dfa <HAL_DMA_Abort+0x20e>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a19      	ldr	r2, [pc, #100]	@ (8002e5c <HAL_DMA_Abort+0x270>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d132      	bne.n	8002e60 <HAL_DMA_Abort+0x274>
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e031      	b.n	8002e62 <HAL_DMA_Abort+0x276>
 8002dfe:	bf00      	nop
 8002e00:	40020010 	.word	0x40020010
 8002e04:	40020028 	.word	0x40020028
 8002e08:	40020040 	.word	0x40020040
 8002e0c:	40020058 	.word	0x40020058
 8002e10:	40020070 	.word	0x40020070
 8002e14:	40020088 	.word	0x40020088
 8002e18:	400200a0 	.word	0x400200a0
 8002e1c:	400200b8 	.word	0x400200b8
 8002e20:	40020410 	.word	0x40020410
 8002e24:	40020428 	.word	0x40020428
 8002e28:	40020440 	.word	0x40020440
 8002e2c:	40020458 	.word	0x40020458
 8002e30:	40020470 	.word	0x40020470
 8002e34:	40020488 	.word	0x40020488
 8002e38:	400204a0 	.word	0x400204a0
 8002e3c:	400204b8 	.word	0x400204b8
 8002e40:	58025408 	.word	0x58025408
 8002e44:	5802541c 	.word	0x5802541c
 8002e48:	58025430 	.word	0x58025430
 8002e4c:	58025444 	.word	0x58025444
 8002e50:	58025458 	.word	0x58025458
 8002e54:	5802546c 	.word	0x5802546c
 8002e58:	58025480 	.word	0x58025480
 8002e5c:	58025494 	.word	0x58025494
 8002e60:	2300      	movs	r3, #0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d007      	beq.n	8002e76 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e70:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e74:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a6d      	ldr	r2, [pc, #436]	@ (8003030 <HAL_DMA_Abort+0x444>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d04a      	beq.n	8002f16 <HAL_DMA_Abort+0x32a>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a6b      	ldr	r2, [pc, #428]	@ (8003034 <HAL_DMA_Abort+0x448>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d045      	beq.n	8002f16 <HAL_DMA_Abort+0x32a>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a6a      	ldr	r2, [pc, #424]	@ (8003038 <HAL_DMA_Abort+0x44c>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d040      	beq.n	8002f16 <HAL_DMA_Abort+0x32a>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a68      	ldr	r2, [pc, #416]	@ (800303c <HAL_DMA_Abort+0x450>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d03b      	beq.n	8002f16 <HAL_DMA_Abort+0x32a>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a67      	ldr	r2, [pc, #412]	@ (8003040 <HAL_DMA_Abort+0x454>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d036      	beq.n	8002f16 <HAL_DMA_Abort+0x32a>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a65      	ldr	r2, [pc, #404]	@ (8003044 <HAL_DMA_Abort+0x458>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d031      	beq.n	8002f16 <HAL_DMA_Abort+0x32a>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a64      	ldr	r2, [pc, #400]	@ (8003048 <HAL_DMA_Abort+0x45c>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d02c      	beq.n	8002f16 <HAL_DMA_Abort+0x32a>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a62      	ldr	r2, [pc, #392]	@ (800304c <HAL_DMA_Abort+0x460>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d027      	beq.n	8002f16 <HAL_DMA_Abort+0x32a>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a61      	ldr	r2, [pc, #388]	@ (8003050 <HAL_DMA_Abort+0x464>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d022      	beq.n	8002f16 <HAL_DMA_Abort+0x32a>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a5f      	ldr	r2, [pc, #380]	@ (8003054 <HAL_DMA_Abort+0x468>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d01d      	beq.n	8002f16 <HAL_DMA_Abort+0x32a>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a5e      	ldr	r2, [pc, #376]	@ (8003058 <HAL_DMA_Abort+0x46c>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d018      	beq.n	8002f16 <HAL_DMA_Abort+0x32a>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a5c      	ldr	r2, [pc, #368]	@ (800305c <HAL_DMA_Abort+0x470>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d013      	beq.n	8002f16 <HAL_DMA_Abort+0x32a>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a5b      	ldr	r2, [pc, #364]	@ (8003060 <HAL_DMA_Abort+0x474>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d00e      	beq.n	8002f16 <HAL_DMA_Abort+0x32a>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a59      	ldr	r2, [pc, #356]	@ (8003064 <HAL_DMA_Abort+0x478>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d009      	beq.n	8002f16 <HAL_DMA_Abort+0x32a>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a58      	ldr	r2, [pc, #352]	@ (8003068 <HAL_DMA_Abort+0x47c>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d004      	beq.n	8002f16 <HAL_DMA_Abort+0x32a>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a56      	ldr	r2, [pc, #344]	@ (800306c <HAL_DMA_Abort+0x480>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d108      	bne.n	8002f28 <HAL_DMA_Abort+0x33c>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f022 0201 	bic.w	r2, r2, #1
 8002f24:	601a      	str	r2, [r3, #0]
 8002f26:	e007      	b.n	8002f38 <HAL_DMA_Abort+0x34c>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f022 0201 	bic.w	r2, r2, #1
 8002f36:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002f38:	e013      	b.n	8002f62 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f3a:	f7ff fc93 	bl	8002864 <HAL_GetTick>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	1ad3      	subs	r3, r2, r3
 8002f44:	2b05      	cmp	r3, #5
 8002f46:	d90c      	bls.n	8002f62 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2220      	movs	r2, #32
 8002f4c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2203      	movs	r2, #3
 8002f52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e12d      	b.n	80031be <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0301 	and.w	r3, r3, #1
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d1e5      	bne.n	8002f3a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a2f      	ldr	r2, [pc, #188]	@ (8003030 <HAL_DMA_Abort+0x444>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d04a      	beq.n	800300e <HAL_DMA_Abort+0x422>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a2d      	ldr	r2, [pc, #180]	@ (8003034 <HAL_DMA_Abort+0x448>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d045      	beq.n	800300e <HAL_DMA_Abort+0x422>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a2c      	ldr	r2, [pc, #176]	@ (8003038 <HAL_DMA_Abort+0x44c>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d040      	beq.n	800300e <HAL_DMA_Abort+0x422>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a2a      	ldr	r2, [pc, #168]	@ (800303c <HAL_DMA_Abort+0x450>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d03b      	beq.n	800300e <HAL_DMA_Abort+0x422>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a29      	ldr	r2, [pc, #164]	@ (8003040 <HAL_DMA_Abort+0x454>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d036      	beq.n	800300e <HAL_DMA_Abort+0x422>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a27      	ldr	r2, [pc, #156]	@ (8003044 <HAL_DMA_Abort+0x458>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d031      	beq.n	800300e <HAL_DMA_Abort+0x422>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a26      	ldr	r2, [pc, #152]	@ (8003048 <HAL_DMA_Abort+0x45c>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d02c      	beq.n	800300e <HAL_DMA_Abort+0x422>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a24      	ldr	r2, [pc, #144]	@ (800304c <HAL_DMA_Abort+0x460>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d027      	beq.n	800300e <HAL_DMA_Abort+0x422>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a23      	ldr	r2, [pc, #140]	@ (8003050 <HAL_DMA_Abort+0x464>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d022      	beq.n	800300e <HAL_DMA_Abort+0x422>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a21      	ldr	r2, [pc, #132]	@ (8003054 <HAL_DMA_Abort+0x468>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d01d      	beq.n	800300e <HAL_DMA_Abort+0x422>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a20      	ldr	r2, [pc, #128]	@ (8003058 <HAL_DMA_Abort+0x46c>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d018      	beq.n	800300e <HAL_DMA_Abort+0x422>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a1e      	ldr	r2, [pc, #120]	@ (800305c <HAL_DMA_Abort+0x470>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d013      	beq.n	800300e <HAL_DMA_Abort+0x422>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a1d      	ldr	r2, [pc, #116]	@ (8003060 <HAL_DMA_Abort+0x474>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d00e      	beq.n	800300e <HAL_DMA_Abort+0x422>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a1b      	ldr	r2, [pc, #108]	@ (8003064 <HAL_DMA_Abort+0x478>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d009      	beq.n	800300e <HAL_DMA_Abort+0x422>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a1a      	ldr	r2, [pc, #104]	@ (8003068 <HAL_DMA_Abort+0x47c>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d004      	beq.n	800300e <HAL_DMA_Abort+0x422>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a18      	ldr	r2, [pc, #96]	@ (800306c <HAL_DMA_Abort+0x480>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d101      	bne.n	8003012 <HAL_DMA_Abort+0x426>
 800300e:	2301      	movs	r3, #1
 8003010:	e000      	b.n	8003014 <HAL_DMA_Abort+0x428>
 8003012:	2300      	movs	r3, #0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d02b      	beq.n	8003070 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800301c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003022:	f003 031f 	and.w	r3, r3, #31
 8003026:	223f      	movs	r2, #63	@ 0x3f
 8003028:	409a      	lsls	r2, r3
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	609a      	str	r2, [r3, #8]
 800302e:	e02a      	b.n	8003086 <HAL_DMA_Abort+0x49a>
 8003030:	40020010 	.word	0x40020010
 8003034:	40020028 	.word	0x40020028
 8003038:	40020040 	.word	0x40020040
 800303c:	40020058 	.word	0x40020058
 8003040:	40020070 	.word	0x40020070
 8003044:	40020088 	.word	0x40020088
 8003048:	400200a0 	.word	0x400200a0
 800304c:	400200b8 	.word	0x400200b8
 8003050:	40020410 	.word	0x40020410
 8003054:	40020428 	.word	0x40020428
 8003058:	40020440 	.word	0x40020440
 800305c:	40020458 	.word	0x40020458
 8003060:	40020470 	.word	0x40020470
 8003064:	40020488 	.word	0x40020488
 8003068:	400204a0 	.word	0x400204a0
 800306c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003074:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800307a:	f003 031f 	and.w	r3, r3, #31
 800307e:	2201      	movs	r2, #1
 8003080:	409a      	lsls	r2, r3
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a4f      	ldr	r2, [pc, #316]	@ (80031c8 <HAL_DMA_Abort+0x5dc>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d072      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a4d      	ldr	r2, [pc, #308]	@ (80031cc <HAL_DMA_Abort+0x5e0>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d06d      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a4c      	ldr	r2, [pc, #304]	@ (80031d0 <HAL_DMA_Abort+0x5e4>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d068      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a4a      	ldr	r2, [pc, #296]	@ (80031d4 <HAL_DMA_Abort+0x5e8>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d063      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a49      	ldr	r2, [pc, #292]	@ (80031d8 <HAL_DMA_Abort+0x5ec>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d05e      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a47      	ldr	r2, [pc, #284]	@ (80031dc <HAL_DMA_Abort+0x5f0>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d059      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a46      	ldr	r2, [pc, #280]	@ (80031e0 <HAL_DMA_Abort+0x5f4>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d054      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a44      	ldr	r2, [pc, #272]	@ (80031e4 <HAL_DMA_Abort+0x5f8>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d04f      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a43      	ldr	r2, [pc, #268]	@ (80031e8 <HAL_DMA_Abort+0x5fc>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d04a      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a41      	ldr	r2, [pc, #260]	@ (80031ec <HAL_DMA_Abort+0x600>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d045      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a40      	ldr	r2, [pc, #256]	@ (80031f0 <HAL_DMA_Abort+0x604>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d040      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a3e      	ldr	r2, [pc, #248]	@ (80031f4 <HAL_DMA_Abort+0x608>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d03b      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a3d      	ldr	r2, [pc, #244]	@ (80031f8 <HAL_DMA_Abort+0x60c>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d036      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a3b      	ldr	r2, [pc, #236]	@ (80031fc <HAL_DMA_Abort+0x610>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d031      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a3a      	ldr	r2, [pc, #232]	@ (8003200 <HAL_DMA_Abort+0x614>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d02c      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a38      	ldr	r2, [pc, #224]	@ (8003204 <HAL_DMA_Abort+0x618>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d027      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a37      	ldr	r2, [pc, #220]	@ (8003208 <HAL_DMA_Abort+0x61c>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d022      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a35      	ldr	r2, [pc, #212]	@ (800320c <HAL_DMA_Abort+0x620>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d01d      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a34      	ldr	r2, [pc, #208]	@ (8003210 <HAL_DMA_Abort+0x624>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d018      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a32      	ldr	r2, [pc, #200]	@ (8003214 <HAL_DMA_Abort+0x628>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d013      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a31      	ldr	r2, [pc, #196]	@ (8003218 <HAL_DMA_Abort+0x62c>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d00e      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a2f      	ldr	r2, [pc, #188]	@ (800321c <HAL_DMA_Abort+0x630>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d009      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a2e      	ldr	r2, [pc, #184]	@ (8003220 <HAL_DMA_Abort+0x634>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d004      	beq.n	8003176 <HAL_DMA_Abort+0x58a>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a2c      	ldr	r2, [pc, #176]	@ (8003224 <HAL_DMA_Abort+0x638>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d101      	bne.n	800317a <HAL_DMA_Abort+0x58e>
 8003176:	2301      	movs	r3, #1
 8003178:	e000      	b.n	800317c <HAL_DMA_Abort+0x590>
 800317a:	2300      	movs	r3, #0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d015      	beq.n	80031ac <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003188:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800318e:	2b00      	cmp	r3, #0
 8003190:	d00c      	beq.n	80031ac <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800319c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80031a0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80031aa:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2201      	movs	r2, #1
 80031b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2200      	movs	r2, #0
 80031b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3718      	adds	r7, #24
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	40020010 	.word	0x40020010
 80031cc:	40020028 	.word	0x40020028
 80031d0:	40020040 	.word	0x40020040
 80031d4:	40020058 	.word	0x40020058
 80031d8:	40020070 	.word	0x40020070
 80031dc:	40020088 	.word	0x40020088
 80031e0:	400200a0 	.word	0x400200a0
 80031e4:	400200b8 	.word	0x400200b8
 80031e8:	40020410 	.word	0x40020410
 80031ec:	40020428 	.word	0x40020428
 80031f0:	40020440 	.word	0x40020440
 80031f4:	40020458 	.word	0x40020458
 80031f8:	40020470 	.word	0x40020470
 80031fc:	40020488 	.word	0x40020488
 8003200:	400204a0 	.word	0x400204a0
 8003204:	400204b8 	.word	0x400204b8
 8003208:	58025408 	.word	0x58025408
 800320c:	5802541c 	.word	0x5802541c
 8003210:	58025430 	.word	0x58025430
 8003214:	58025444 	.word	0x58025444
 8003218:	58025458 	.word	0x58025458
 800321c:	5802546c 	.word	0x5802546c
 8003220:	58025480 	.word	0x58025480
 8003224:	58025494 	.word	0x58025494

08003228 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d101      	bne.n	800323a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e237      	b.n	80036aa <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003240:	b2db      	uxtb	r3, r3
 8003242:	2b02      	cmp	r3, #2
 8003244:	d004      	beq.n	8003250 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2280      	movs	r2, #128	@ 0x80
 800324a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e22c      	b.n	80036aa <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a5c      	ldr	r2, [pc, #368]	@ (80033c8 <HAL_DMA_Abort_IT+0x1a0>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d04a      	beq.n	80032f0 <HAL_DMA_Abort_IT+0xc8>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a5b      	ldr	r2, [pc, #364]	@ (80033cc <HAL_DMA_Abort_IT+0x1a4>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d045      	beq.n	80032f0 <HAL_DMA_Abort_IT+0xc8>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a59      	ldr	r2, [pc, #356]	@ (80033d0 <HAL_DMA_Abort_IT+0x1a8>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d040      	beq.n	80032f0 <HAL_DMA_Abort_IT+0xc8>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a58      	ldr	r2, [pc, #352]	@ (80033d4 <HAL_DMA_Abort_IT+0x1ac>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d03b      	beq.n	80032f0 <HAL_DMA_Abort_IT+0xc8>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a56      	ldr	r2, [pc, #344]	@ (80033d8 <HAL_DMA_Abort_IT+0x1b0>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d036      	beq.n	80032f0 <HAL_DMA_Abort_IT+0xc8>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a55      	ldr	r2, [pc, #340]	@ (80033dc <HAL_DMA_Abort_IT+0x1b4>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d031      	beq.n	80032f0 <HAL_DMA_Abort_IT+0xc8>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a53      	ldr	r2, [pc, #332]	@ (80033e0 <HAL_DMA_Abort_IT+0x1b8>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d02c      	beq.n	80032f0 <HAL_DMA_Abort_IT+0xc8>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a52      	ldr	r2, [pc, #328]	@ (80033e4 <HAL_DMA_Abort_IT+0x1bc>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d027      	beq.n	80032f0 <HAL_DMA_Abort_IT+0xc8>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a50      	ldr	r2, [pc, #320]	@ (80033e8 <HAL_DMA_Abort_IT+0x1c0>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d022      	beq.n	80032f0 <HAL_DMA_Abort_IT+0xc8>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a4f      	ldr	r2, [pc, #316]	@ (80033ec <HAL_DMA_Abort_IT+0x1c4>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d01d      	beq.n	80032f0 <HAL_DMA_Abort_IT+0xc8>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a4d      	ldr	r2, [pc, #308]	@ (80033f0 <HAL_DMA_Abort_IT+0x1c8>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d018      	beq.n	80032f0 <HAL_DMA_Abort_IT+0xc8>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a4c      	ldr	r2, [pc, #304]	@ (80033f4 <HAL_DMA_Abort_IT+0x1cc>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d013      	beq.n	80032f0 <HAL_DMA_Abort_IT+0xc8>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a4a      	ldr	r2, [pc, #296]	@ (80033f8 <HAL_DMA_Abort_IT+0x1d0>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d00e      	beq.n	80032f0 <HAL_DMA_Abort_IT+0xc8>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a49      	ldr	r2, [pc, #292]	@ (80033fc <HAL_DMA_Abort_IT+0x1d4>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d009      	beq.n	80032f0 <HAL_DMA_Abort_IT+0xc8>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a47      	ldr	r2, [pc, #284]	@ (8003400 <HAL_DMA_Abort_IT+0x1d8>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d004      	beq.n	80032f0 <HAL_DMA_Abort_IT+0xc8>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a46      	ldr	r2, [pc, #280]	@ (8003404 <HAL_DMA_Abort_IT+0x1dc>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d101      	bne.n	80032f4 <HAL_DMA_Abort_IT+0xcc>
 80032f0:	2301      	movs	r3, #1
 80032f2:	e000      	b.n	80032f6 <HAL_DMA_Abort_IT+0xce>
 80032f4:	2300      	movs	r3, #0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	f000 8086 	beq.w	8003408 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2204      	movs	r2, #4
 8003300:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a2f      	ldr	r2, [pc, #188]	@ (80033c8 <HAL_DMA_Abort_IT+0x1a0>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d04a      	beq.n	80033a4 <HAL_DMA_Abort_IT+0x17c>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a2e      	ldr	r2, [pc, #184]	@ (80033cc <HAL_DMA_Abort_IT+0x1a4>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d045      	beq.n	80033a4 <HAL_DMA_Abort_IT+0x17c>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a2c      	ldr	r2, [pc, #176]	@ (80033d0 <HAL_DMA_Abort_IT+0x1a8>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d040      	beq.n	80033a4 <HAL_DMA_Abort_IT+0x17c>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a2b      	ldr	r2, [pc, #172]	@ (80033d4 <HAL_DMA_Abort_IT+0x1ac>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d03b      	beq.n	80033a4 <HAL_DMA_Abort_IT+0x17c>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a29      	ldr	r2, [pc, #164]	@ (80033d8 <HAL_DMA_Abort_IT+0x1b0>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d036      	beq.n	80033a4 <HAL_DMA_Abort_IT+0x17c>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a28      	ldr	r2, [pc, #160]	@ (80033dc <HAL_DMA_Abort_IT+0x1b4>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d031      	beq.n	80033a4 <HAL_DMA_Abort_IT+0x17c>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a26      	ldr	r2, [pc, #152]	@ (80033e0 <HAL_DMA_Abort_IT+0x1b8>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d02c      	beq.n	80033a4 <HAL_DMA_Abort_IT+0x17c>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a25      	ldr	r2, [pc, #148]	@ (80033e4 <HAL_DMA_Abort_IT+0x1bc>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d027      	beq.n	80033a4 <HAL_DMA_Abort_IT+0x17c>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a23      	ldr	r2, [pc, #140]	@ (80033e8 <HAL_DMA_Abort_IT+0x1c0>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d022      	beq.n	80033a4 <HAL_DMA_Abort_IT+0x17c>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a22      	ldr	r2, [pc, #136]	@ (80033ec <HAL_DMA_Abort_IT+0x1c4>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d01d      	beq.n	80033a4 <HAL_DMA_Abort_IT+0x17c>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a20      	ldr	r2, [pc, #128]	@ (80033f0 <HAL_DMA_Abort_IT+0x1c8>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d018      	beq.n	80033a4 <HAL_DMA_Abort_IT+0x17c>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a1f      	ldr	r2, [pc, #124]	@ (80033f4 <HAL_DMA_Abort_IT+0x1cc>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d013      	beq.n	80033a4 <HAL_DMA_Abort_IT+0x17c>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a1d      	ldr	r2, [pc, #116]	@ (80033f8 <HAL_DMA_Abort_IT+0x1d0>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d00e      	beq.n	80033a4 <HAL_DMA_Abort_IT+0x17c>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a1c      	ldr	r2, [pc, #112]	@ (80033fc <HAL_DMA_Abort_IT+0x1d4>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d009      	beq.n	80033a4 <HAL_DMA_Abort_IT+0x17c>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a1a      	ldr	r2, [pc, #104]	@ (8003400 <HAL_DMA_Abort_IT+0x1d8>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d004      	beq.n	80033a4 <HAL_DMA_Abort_IT+0x17c>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a19      	ldr	r2, [pc, #100]	@ (8003404 <HAL_DMA_Abort_IT+0x1dc>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d108      	bne.n	80033b6 <HAL_DMA_Abort_IT+0x18e>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f022 0201 	bic.w	r2, r2, #1
 80033b2:	601a      	str	r2, [r3, #0]
 80033b4:	e178      	b.n	80036a8 <HAL_DMA_Abort_IT+0x480>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f022 0201 	bic.w	r2, r2, #1
 80033c4:	601a      	str	r2, [r3, #0]
 80033c6:	e16f      	b.n	80036a8 <HAL_DMA_Abort_IT+0x480>
 80033c8:	40020010 	.word	0x40020010
 80033cc:	40020028 	.word	0x40020028
 80033d0:	40020040 	.word	0x40020040
 80033d4:	40020058 	.word	0x40020058
 80033d8:	40020070 	.word	0x40020070
 80033dc:	40020088 	.word	0x40020088
 80033e0:	400200a0 	.word	0x400200a0
 80033e4:	400200b8 	.word	0x400200b8
 80033e8:	40020410 	.word	0x40020410
 80033ec:	40020428 	.word	0x40020428
 80033f0:	40020440 	.word	0x40020440
 80033f4:	40020458 	.word	0x40020458
 80033f8:	40020470 	.word	0x40020470
 80033fc:	40020488 	.word	0x40020488
 8003400:	400204a0 	.word	0x400204a0
 8003404:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f022 020e 	bic.w	r2, r2, #14
 8003416:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a6c      	ldr	r2, [pc, #432]	@ (80035d0 <HAL_DMA_Abort_IT+0x3a8>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d04a      	beq.n	80034b8 <HAL_DMA_Abort_IT+0x290>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a6b      	ldr	r2, [pc, #428]	@ (80035d4 <HAL_DMA_Abort_IT+0x3ac>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d045      	beq.n	80034b8 <HAL_DMA_Abort_IT+0x290>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a69      	ldr	r2, [pc, #420]	@ (80035d8 <HAL_DMA_Abort_IT+0x3b0>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d040      	beq.n	80034b8 <HAL_DMA_Abort_IT+0x290>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a68      	ldr	r2, [pc, #416]	@ (80035dc <HAL_DMA_Abort_IT+0x3b4>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d03b      	beq.n	80034b8 <HAL_DMA_Abort_IT+0x290>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a66      	ldr	r2, [pc, #408]	@ (80035e0 <HAL_DMA_Abort_IT+0x3b8>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d036      	beq.n	80034b8 <HAL_DMA_Abort_IT+0x290>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a65      	ldr	r2, [pc, #404]	@ (80035e4 <HAL_DMA_Abort_IT+0x3bc>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d031      	beq.n	80034b8 <HAL_DMA_Abort_IT+0x290>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a63      	ldr	r2, [pc, #396]	@ (80035e8 <HAL_DMA_Abort_IT+0x3c0>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d02c      	beq.n	80034b8 <HAL_DMA_Abort_IT+0x290>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a62      	ldr	r2, [pc, #392]	@ (80035ec <HAL_DMA_Abort_IT+0x3c4>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d027      	beq.n	80034b8 <HAL_DMA_Abort_IT+0x290>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a60      	ldr	r2, [pc, #384]	@ (80035f0 <HAL_DMA_Abort_IT+0x3c8>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d022      	beq.n	80034b8 <HAL_DMA_Abort_IT+0x290>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a5f      	ldr	r2, [pc, #380]	@ (80035f4 <HAL_DMA_Abort_IT+0x3cc>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d01d      	beq.n	80034b8 <HAL_DMA_Abort_IT+0x290>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a5d      	ldr	r2, [pc, #372]	@ (80035f8 <HAL_DMA_Abort_IT+0x3d0>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d018      	beq.n	80034b8 <HAL_DMA_Abort_IT+0x290>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a5c      	ldr	r2, [pc, #368]	@ (80035fc <HAL_DMA_Abort_IT+0x3d4>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d013      	beq.n	80034b8 <HAL_DMA_Abort_IT+0x290>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a5a      	ldr	r2, [pc, #360]	@ (8003600 <HAL_DMA_Abort_IT+0x3d8>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d00e      	beq.n	80034b8 <HAL_DMA_Abort_IT+0x290>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a59      	ldr	r2, [pc, #356]	@ (8003604 <HAL_DMA_Abort_IT+0x3dc>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d009      	beq.n	80034b8 <HAL_DMA_Abort_IT+0x290>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a57      	ldr	r2, [pc, #348]	@ (8003608 <HAL_DMA_Abort_IT+0x3e0>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d004      	beq.n	80034b8 <HAL_DMA_Abort_IT+0x290>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a56      	ldr	r2, [pc, #344]	@ (800360c <HAL_DMA_Abort_IT+0x3e4>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d108      	bne.n	80034ca <HAL_DMA_Abort_IT+0x2a2>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f022 0201 	bic.w	r2, r2, #1
 80034c6:	601a      	str	r2, [r3, #0]
 80034c8:	e007      	b.n	80034da <HAL_DMA_Abort_IT+0x2b2>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f022 0201 	bic.w	r2, r2, #1
 80034d8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a3c      	ldr	r2, [pc, #240]	@ (80035d0 <HAL_DMA_Abort_IT+0x3a8>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d072      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a3a      	ldr	r2, [pc, #232]	@ (80035d4 <HAL_DMA_Abort_IT+0x3ac>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d06d      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a39      	ldr	r2, [pc, #228]	@ (80035d8 <HAL_DMA_Abort_IT+0x3b0>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d068      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a37      	ldr	r2, [pc, #220]	@ (80035dc <HAL_DMA_Abort_IT+0x3b4>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d063      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a36      	ldr	r2, [pc, #216]	@ (80035e0 <HAL_DMA_Abort_IT+0x3b8>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d05e      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a34      	ldr	r2, [pc, #208]	@ (80035e4 <HAL_DMA_Abort_IT+0x3bc>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d059      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a33      	ldr	r2, [pc, #204]	@ (80035e8 <HAL_DMA_Abort_IT+0x3c0>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d054      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a31      	ldr	r2, [pc, #196]	@ (80035ec <HAL_DMA_Abort_IT+0x3c4>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d04f      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a30      	ldr	r2, [pc, #192]	@ (80035f0 <HAL_DMA_Abort_IT+0x3c8>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d04a      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a2e      	ldr	r2, [pc, #184]	@ (80035f4 <HAL_DMA_Abort_IT+0x3cc>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d045      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a2d      	ldr	r2, [pc, #180]	@ (80035f8 <HAL_DMA_Abort_IT+0x3d0>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d040      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a2b      	ldr	r2, [pc, #172]	@ (80035fc <HAL_DMA_Abort_IT+0x3d4>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d03b      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a2a      	ldr	r2, [pc, #168]	@ (8003600 <HAL_DMA_Abort_IT+0x3d8>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d036      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a28      	ldr	r2, [pc, #160]	@ (8003604 <HAL_DMA_Abort_IT+0x3dc>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d031      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a27      	ldr	r2, [pc, #156]	@ (8003608 <HAL_DMA_Abort_IT+0x3e0>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d02c      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a25      	ldr	r2, [pc, #148]	@ (800360c <HAL_DMA_Abort_IT+0x3e4>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d027      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a24      	ldr	r2, [pc, #144]	@ (8003610 <HAL_DMA_Abort_IT+0x3e8>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d022      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a22      	ldr	r2, [pc, #136]	@ (8003614 <HAL_DMA_Abort_IT+0x3ec>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d01d      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a21      	ldr	r2, [pc, #132]	@ (8003618 <HAL_DMA_Abort_IT+0x3f0>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d018      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a1f      	ldr	r2, [pc, #124]	@ (800361c <HAL_DMA_Abort_IT+0x3f4>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d013      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a1e      	ldr	r2, [pc, #120]	@ (8003620 <HAL_DMA_Abort_IT+0x3f8>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d00e      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a1c      	ldr	r2, [pc, #112]	@ (8003624 <HAL_DMA_Abort_IT+0x3fc>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d009      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a1b      	ldr	r2, [pc, #108]	@ (8003628 <HAL_DMA_Abort_IT+0x400>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d004      	beq.n	80035ca <HAL_DMA_Abort_IT+0x3a2>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a19      	ldr	r2, [pc, #100]	@ (800362c <HAL_DMA_Abort_IT+0x404>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d132      	bne.n	8003630 <HAL_DMA_Abort_IT+0x408>
 80035ca:	2301      	movs	r3, #1
 80035cc:	e031      	b.n	8003632 <HAL_DMA_Abort_IT+0x40a>
 80035ce:	bf00      	nop
 80035d0:	40020010 	.word	0x40020010
 80035d4:	40020028 	.word	0x40020028
 80035d8:	40020040 	.word	0x40020040
 80035dc:	40020058 	.word	0x40020058
 80035e0:	40020070 	.word	0x40020070
 80035e4:	40020088 	.word	0x40020088
 80035e8:	400200a0 	.word	0x400200a0
 80035ec:	400200b8 	.word	0x400200b8
 80035f0:	40020410 	.word	0x40020410
 80035f4:	40020428 	.word	0x40020428
 80035f8:	40020440 	.word	0x40020440
 80035fc:	40020458 	.word	0x40020458
 8003600:	40020470 	.word	0x40020470
 8003604:	40020488 	.word	0x40020488
 8003608:	400204a0 	.word	0x400204a0
 800360c:	400204b8 	.word	0x400204b8
 8003610:	58025408 	.word	0x58025408
 8003614:	5802541c 	.word	0x5802541c
 8003618:	58025430 	.word	0x58025430
 800361c:	58025444 	.word	0x58025444
 8003620:	58025458 	.word	0x58025458
 8003624:	5802546c 	.word	0x5802546c
 8003628:	58025480 	.word	0x58025480
 800362c:	58025494 	.word	0x58025494
 8003630:	2300      	movs	r3, #0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d028      	beq.n	8003688 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003640:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003644:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800364a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003650:	f003 031f 	and.w	r3, r3, #31
 8003654:	2201      	movs	r2, #1
 8003656:	409a      	lsls	r2, r3
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003664:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800366a:	2b00      	cmp	r3, #0
 800366c:	d00c      	beq.n	8003688 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003678:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800367c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003686:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800369c:	2b00      	cmp	r3, #0
 800369e:	d003      	beq.n	80036a8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80036a8:	2300      	movs	r3, #0
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3710      	adds	r7, #16
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop

080036b4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b098      	sub	sp, #96	@ 0x60
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80036bc:	4a84      	ldr	r2, [pc, #528]	@ (80038d0 <HAL_FDCAN_Init+0x21c>)
 80036be:	f107 030c 	add.w	r3, r7, #12
 80036c2:	4611      	mov	r1, r2
 80036c4:	224c      	movs	r2, #76	@ 0x4c
 80036c6:	4618      	mov	r0, r3
 80036c8:	f006 f9b8 	bl	8009a3c <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d101      	bne.n	80036d6 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e1c6      	b.n	8003a64 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a7e      	ldr	r2, [pc, #504]	@ (80038d4 <HAL_FDCAN_Init+0x220>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d106      	bne.n	80036ee <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80036e8:	461a      	mov	r2, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d106      	bne.n	8003708 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f7fe fcb6 	bl	8002074 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	699a      	ldr	r2, [r3, #24]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f022 0210 	bic.w	r2, r2, #16
 8003716:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003718:	f7ff f8a4 	bl	8002864 <HAL_GetTick>
 800371c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800371e:	e014      	b.n	800374a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003720:	f7ff f8a0 	bl	8002864 <HAL_GetTick>
 8003724:	4602      	mov	r2, r0
 8003726:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	2b0a      	cmp	r3, #10
 800372c:	d90d      	bls.n	800374a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003734:	f043 0201 	orr.w	r2, r3, #1
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2203      	movs	r2, #3
 8003742:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e18c      	b.n	8003a64 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	699b      	ldr	r3, [r3, #24]
 8003750:	f003 0308 	and.w	r3, r3, #8
 8003754:	2b08      	cmp	r3, #8
 8003756:	d0e3      	beq.n	8003720 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	699a      	ldr	r2, [r3, #24]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f042 0201 	orr.w	r2, r2, #1
 8003766:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003768:	f7ff f87c 	bl	8002864 <HAL_GetTick>
 800376c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800376e:	e014      	b.n	800379a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003770:	f7ff f878 	bl	8002864 <HAL_GetTick>
 8003774:	4602      	mov	r2, r0
 8003776:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	2b0a      	cmp	r3, #10
 800377c:	d90d      	bls.n	800379a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003784:	f043 0201 	orr.w	r2, r3, #1
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2203      	movs	r2, #3
 8003792:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e164      	b.n	8003a64 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	699b      	ldr	r3, [r3, #24]
 80037a0:	f003 0301 	and.w	r3, r3, #1
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d0e3      	beq.n	8003770 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	699a      	ldr	r2, [r3, #24]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f042 0202 	orr.w	r2, r2, #2
 80037b6:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	7c1b      	ldrb	r3, [r3, #16]
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d108      	bne.n	80037d2 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	699a      	ldr	r2, [r3, #24]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037ce:	619a      	str	r2, [r3, #24]
 80037d0:	e007      	b.n	80037e2 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	699a      	ldr	r2, [r3, #24]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80037e0:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	7c5b      	ldrb	r3, [r3, #17]
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d108      	bne.n	80037fc <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	699a      	ldr	r2, [r3, #24]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80037f8:	619a      	str	r2, [r3, #24]
 80037fa:	e007      	b.n	800380c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	699a      	ldr	r2, [r3, #24]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800380a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	7c9b      	ldrb	r3, [r3, #18]
 8003810:	2b01      	cmp	r3, #1
 8003812:	d108      	bne.n	8003826 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	699a      	ldr	r2, [r3, #24]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003822:	619a      	str	r2, [r3, #24]
 8003824:	e007      	b.n	8003836 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	699a      	ldr	r2, [r3, #24]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003834:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	699b      	ldr	r3, [r3, #24]
 800383c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	689a      	ldr	r2, [r3, #8]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	430a      	orrs	r2, r1
 800384a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	699a      	ldr	r2, [r3, #24]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800385a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	691a      	ldr	r2, [r3, #16]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f022 0210 	bic.w	r2, r2, #16
 800386a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	2b01      	cmp	r3, #1
 8003872:	d108      	bne.n	8003886 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	699a      	ldr	r2, [r3, #24]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f042 0204 	orr.w	r2, r2, #4
 8003882:	619a      	str	r2, [r3, #24]
 8003884:	e030      	b.n	80038e8 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	68db      	ldr	r3, [r3, #12]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d02c      	beq.n	80038e8 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	2b02      	cmp	r3, #2
 8003894:	d020      	beq.n	80038d8 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	699a      	ldr	r2, [r3, #24]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80038a4:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	691a      	ldr	r2, [r3, #16]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f042 0210 	orr.w	r2, r2, #16
 80038b4:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	2b03      	cmp	r3, #3
 80038bc:	d114      	bne.n	80038e8 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	699a      	ldr	r2, [r3, #24]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f042 0220 	orr.w	r2, r2, #32
 80038cc:	619a      	str	r2, [r3, #24]
 80038ce:	e00b      	b.n	80038e8 <HAL_FDCAN_Init+0x234>
 80038d0:	0800a678 	.word	0x0800a678
 80038d4:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	699a      	ldr	r2, [r3, #24]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f042 0220 	orr.w	r2, r2, #32
 80038e6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	699b      	ldr	r3, [r3, #24]
 80038ec:	3b01      	subs	r3, #1
 80038ee:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	69db      	ldr	r3, [r3, #28]
 80038f4:	3b01      	subs	r3, #1
 80038f6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80038f8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a1b      	ldr	r3, [r3, #32]
 80038fe:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003900:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	695b      	ldr	r3, [r3, #20]
 8003908:	3b01      	subs	r3, #1
 800390a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003910:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003912:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800391c:	d115      	bne.n	800394a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003922:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003928:	3b01      	subs	r3, #1
 800392a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800392c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003932:	3b01      	subs	r3, #1
 8003934:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003936:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800393e:	3b01      	subs	r3, #1
 8003940:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003946:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003948:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00a      	beq.n	8003968 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	430a      	orrs	r2, r1
 8003964:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003970:	4413      	add	r3, r2
 8003972:	2b00      	cmp	r3, #0
 8003974:	d011      	beq.n	800399a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800397e:	f023 0107 	bic.w	r1, r3, #7
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	3360      	adds	r3, #96	@ 0x60
 800398a:	443b      	add	r3, r7
 800398c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	430a      	orrs	r2, r1
 8003996:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d011      	beq.n	80039c6 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80039aa:	f023 0107 	bic.w	r1, r3, #7
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	3360      	adds	r3, #96	@ 0x60
 80039b6:	443b      	add	r3, r7
 80039b8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	430a      	orrs	r2, r1
 80039c2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d012      	beq.n	80039f4 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80039d6:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	3360      	adds	r3, #96	@ 0x60
 80039e2:	443b      	add	r3, r7
 80039e4:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80039e8:	011a      	lsls	r2, r3, #4
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	430a      	orrs	r2, r1
 80039f0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d012      	beq.n	8003a22 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003a04:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	3360      	adds	r3, #96	@ 0x60
 8003a10:	443b      	add	r3, r7
 8003a12:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003a16:	021a      	lsls	r2, r3, #8
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	430a      	orrs	r2, r1
 8003a1e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a11      	ldr	r2, [pc, #68]	@ (8003a6c <HAL_FDCAN_Init+0x3b8>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d107      	bne.n	8003a3c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	689a      	ldr	r2, [r3, #8]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	f022 0203 	bic.w	r2, r2, #3
 8003a3a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2201      	movs	r2, #1
 8003a50:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	f000 f80b 	bl	8003a70 <FDCAN_CalcultateRamBlockAddresses>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8003a60:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3760      	adds	r7, #96	@ 0x60
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	4000a000 	.word	0x4000a000

08003a70 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b085      	sub	sp, #20
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a7c:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003a86:	4ba7      	ldr	r3, [pc, #668]	@ (8003d24 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003a88:	4013      	ands	r3, r2
 8003a8a:	68ba      	ldr	r2, [r7, #8]
 8003a8c:	0091      	lsls	r1, r2, #2
 8003a8e:	687a      	ldr	r2, [r7, #4]
 8003a90:	6812      	ldr	r2, [r2, #0]
 8003a92:	430b      	orrs	r3, r1
 8003a94:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003aa0:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aa8:	041a      	lsls	r2, r3, #16
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	430a      	orrs	r2, r1
 8003ab0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ab8:	68ba      	ldr	r2, [r7, #8]
 8003aba:	4413      	add	r3, r2
 8003abc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003ac6:	4b97      	ldr	r3, [pc, #604]	@ (8003d24 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003ac8:	4013      	ands	r3, r2
 8003aca:	68ba      	ldr	r2, [r7, #8]
 8003acc:	0091      	lsls	r1, r2, #2
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	6812      	ldr	r2, [r2, #0]
 8003ad2:	430b      	orrs	r3, r1
 8003ad4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ae0:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ae8:	041a      	lsls	r2, r3, #16
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	430a      	orrs	r2, r1
 8003af0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003af8:	005b      	lsls	r3, r3, #1
 8003afa:	68ba      	ldr	r2, [r7, #8]
 8003afc:	4413      	add	r3, r2
 8003afe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8003b08:	4b86      	ldr	r3, [pc, #536]	@ (8003d24 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	68ba      	ldr	r2, [r7, #8]
 8003b0e:	0091      	lsls	r1, r2, #2
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	6812      	ldr	r2, [r2, #0]
 8003b14:	430b      	orrs	r3, r1
 8003b16:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003b22:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2a:	041a      	lsls	r2, r3, #16
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	430a      	orrs	r2, r1
 8003b32:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003b3e:	fb02 f303 	mul.w	r3, r2, r3
 8003b42:	68ba      	ldr	r2, [r7, #8]
 8003b44:	4413      	add	r3, r2
 8003b46:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003b50:	4b74      	ldr	r3, [pc, #464]	@ (8003d24 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003b52:	4013      	ands	r3, r2
 8003b54:	68ba      	ldr	r2, [r7, #8]
 8003b56:	0091      	lsls	r1, r2, #2
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	6812      	ldr	r2, [r2, #0]
 8003b5c:	430b      	orrs	r3, r1
 8003b5e:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003b6a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b72:	041a      	lsls	r2, r3, #16
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	430a      	orrs	r2, r1
 8003b7a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003b86:	fb02 f303 	mul.w	r3, r2, r3
 8003b8a:	68ba      	ldr	r2, [r7, #8]
 8003b8c:	4413      	add	r3, r2
 8003b8e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8003b98:	4b62      	ldr	r3, [pc, #392]	@ (8003d24 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	68ba      	ldr	r2, [r7, #8]
 8003b9e:	0091      	lsls	r1, r2, #2
 8003ba0:	687a      	ldr	r2, [r7, #4]
 8003ba2:	6812      	ldr	r2, [r2, #0]
 8003ba4:	430b      	orrs	r3, r1
 8003ba6:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003bb2:	fb02 f303 	mul.w	r3, r2, r3
 8003bb6:	68ba      	ldr	r2, [r7, #8]
 8003bb8:	4413      	add	r3, r2
 8003bba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8003bc4:	4b57      	ldr	r3, [pc, #348]	@ (8003d24 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	68ba      	ldr	r2, [r7, #8]
 8003bca:	0091      	lsls	r1, r2, #2
 8003bcc:	687a      	ldr	r2, [r7, #4]
 8003bce:	6812      	ldr	r2, [r2, #0]
 8003bd0:	430b      	orrs	r3, r1
 8003bd2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003bde:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003be6:	041a      	lsls	r2, r3, #16
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	430a      	orrs	r2, r1
 8003bee:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bf6:	005b      	lsls	r3, r3, #1
 8003bf8:	68ba      	ldr	r2, [r7, #8]
 8003bfa:	4413      	add	r3, r2
 8003bfc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003c06:	4b47      	ldr	r3, [pc, #284]	@ (8003d24 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003c08:	4013      	ands	r3, r2
 8003c0a:	68ba      	ldr	r2, [r7, #8]
 8003c0c:	0091      	lsls	r1, r2, #2
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	6812      	ldr	r2, [r2, #0]
 8003c12:	430b      	orrs	r3, r1
 8003c14:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003c20:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c28:	041a      	lsls	r2, r3, #16
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	430a      	orrs	r2, r1
 8003c30:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003c3c:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c44:	061a      	lsls	r2, r3, #24
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	430a      	orrs	r2, r1
 8003c4c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c54:	4b34      	ldr	r3, [pc, #208]	@ (8003d28 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8003c56:	4413      	add	r3, r2
 8003c58:	009a      	lsls	r2, r3, #2
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	441a      	add	r2, r3
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c76:	00db      	lsls	r3, r3, #3
 8003c78:	441a      	add	r2, r3
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c86:	6879      	ldr	r1, [r7, #4]
 8003c88:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8003c8a:	fb01 f303 	mul.w	r3, r1, r3
 8003c8e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003c90:	441a      	add	r2, r3
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c9e:	6879      	ldr	r1, [r7, #4]
 8003ca0:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8003ca2:	fb01 f303 	mul.w	r3, r1, r3
 8003ca6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003ca8:	441a      	add	r2, r3
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cb6:	6879      	ldr	r1, [r7, #4]
 8003cb8:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8003cba:	fb01 f303 	mul.w	r3, r1, r3
 8003cbe:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003cc0:	441a      	add	r2, r3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cd2:	00db      	lsls	r3, r3, #3
 8003cd4:	441a      	add	r2, r3
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ce6:	6879      	ldr	r1, [r7, #4]
 8003ce8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003cea:	fb01 f303 	mul.w	r3, r1, r3
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	441a      	add	r2, r3
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d02:	6879      	ldr	r1, [r7, #4]
 8003d04:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003d06:	fb01 f303 	mul.w	r3, r1, r3
 8003d0a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003d0c:	441a      	add	r2, r3
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d1a:	4a04      	ldr	r2, [pc, #16]	@ (8003d2c <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d915      	bls.n	8003d4c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8003d20:	e006      	b.n	8003d30 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8003d22:	bf00      	nop
 8003d24:	ffff0003 	.word	0xffff0003
 8003d28:	10002b00 	.word	0x10002b00
 8003d2c:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d36:	f043 0220 	orr.w	r2, r3, #32
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2203      	movs	r2, #3
 8003d44:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e010      	b.n	8003d6e <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d50:	60fb      	str	r3, [r7, #12]
 8003d52:	e005      	b.n	8003d60 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2200      	movs	r2, #0
 8003d58:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	3304      	adds	r3, #4
 8003d5e:	60fb      	str	r3, [r7, #12]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d66:	68fa      	ldr	r2, [r7, #12]
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d3f3      	bcc.n	8003d54 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8003d6c:	2300      	movs	r3, #0
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3714      	adds	r7, #20
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop

08003d7c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b089      	sub	sp, #36	@ 0x24
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003d86:	2300      	movs	r3, #0
 8003d88:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003d8a:	4b89      	ldr	r3, [pc, #548]	@ (8003fb0 <HAL_GPIO_Init+0x234>)
 8003d8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003d8e:	e194      	b.n	80040ba <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	2101      	movs	r1, #1
 8003d96:	69fb      	ldr	r3, [r7, #28]
 8003d98:	fa01 f303 	lsl.w	r3, r1, r3
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	f000 8186 	beq.w	80040b4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	f003 0303 	and.w	r3, r3, #3
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d005      	beq.n	8003dc0 <HAL_GPIO_Init+0x44>
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f003 0303 	and.w	r3, r3, #3
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	d130      	bne.n	8003e22 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003dc6:	69fb      	ldr	r3, [r7, #28]
 8003dc8:	005b      	lsls	r3, r3, #1
 8003dca:	2203      	movs	r2, #3
 8003dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd0:	43db      	mvns	r3, r3
 8003dd2:	69ba      	ldr	r2, [r7, #24]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	68da      	ldr	r2, [r3, #12]
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	005b      	lsls	r3, r3, #1
 8003de0:	fa02 f303 	lsl.w	r3, r2, r3
 8003de4:	69ba      	ldr	r2, [r7, #24]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	69ba      	ldr	r2, [r7, #24]
 8003dee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003df6:	2201      	movs	r2, #1
 8003df8:	69fb      	ldr	r3, [r7, #28]
 8003dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfe:	43db      	mvns	r3, r3
 8003e00:	69ba      	ldr	r2, [r7, #24]
 8003e02:	4013      	ands	r3, r2
 8003e04:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	091b      	lsrs	r3, r3, #4
 8003e0c:	f003 0201 	and.w	r2, r3, #1
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	fa02 f303 	lsl.w	r3, r2, r3
 8003e16:	69ba      	ldr	r2, [r7, #24]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	69ba      	ldr	r2, [r7, #24]
 8003e20:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	f003 0303 	and.w	r3, r3, #3
 8003e2a:	2b03      	cmp	r3, #3
 8003e2c:	d017      	beq.n	8003e5e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	005b      	lsls	r3, r3, #1
 8003e38:	2203      	movs	r2, #3
 8003e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3e:	43db      	mvns	r3, r3
 8003e40:	69ba      	ldr	r2, [r7, #24]
 8003e42:	4013      	ands	r3, r2
 8003e44:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	689a      	ldr	r2, [r3, #8]
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	005b      	lsls	r3, r3, #1
 8003e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e52:	69ba      	ldr	r2, [r7, #24]
 8003e54:	4313      	orrs	r3, r2
 8003e56:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	69ba      	ldr	r2, [r7, #24]
 8003e5c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f003 0303 	and.w	r3, r3, #3
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d123      	bne.n	8003eb2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	08da      	lsrs	r2, r3, #3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	3208      	adds	r2, #8
 8003e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003e78:	69fb      	ldr	r3, [r7, #28]
 8003e7a:	f003 0307 	and.w	r3, r3, #7
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	220f      	movs	r2, #15
 8003e82:	fa02 f303 	lsl.w	r3, r2, r3
 8003e86:	43db      	mvns	r3, r3
 8003e88:	69ba      	ldr	r2, [r7, #24]
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	691a      	ldr	r2, [r3, #16]
 8003e92:	69fb      	ldr	r3, [r7, #28]
 8003e94:	f003 0307 	and.w	r3, r3, #7
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9e:	69ba      	ldr	r2, [r7, #24]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	08da      	lsrs	r2, r3, #3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	3208      	adds	r2, #8
 8003eac:	69b9      	ldr	r1, [r7, #24]
 8003eae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	005b      	lsls	r3, r3, #1
 8003ebc:	2203      	movs	r2, #3
 8003ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec2:	43db      	mvns	r3, r3
 8003ec4:	69ba      	ldr	r2, [r7, #24]
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	f003 0203 	and.w	r2, r3, #3
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	005b      	lsls	r3, r3, #1
 8003ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eda:	69ba      	ldr	r2, [r7, #24]
 8003edc:	4313      	orrs	r3, r2
 8003ede:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	69ba      	ldr	r2, [r7, #24]
 8003ee4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	f000 80e0 	beq.w	80040b4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ef4:	4b2f      	ldr	r3, [pc, #188]	@ (8003fb4 <HAL_GPIO_Init+0x238>)
 8003ef6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003efa:	4a2e      	ldr	r2, [pc, #184]	@ (8003fb4 <HAL_GPIO_Init+0x238>)
 8003efc:	f043 0302 	orr.w	r3, r3, #2
 8003f00:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003f04:	4b2b      	ldr	r3, [pc, #172]	@ (8003fb4 <HAL_GPIO_Init+0x238>)
 8003f06:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f0a:	f003 0302 	and.w	r3, r3, #2
 8003f0e:	60fb      	str	r3, [r7, #12]
 8003f10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f12:	4a29      	ldr	r2, [pc, #164]	@ (8003fb8 <HAL_GPIO_Init+0x23c>)
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	089b      	lsrs	r3, r3, #2
 8003f18:	3302      	adds	r3, #2
 8003f1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	f003 0303 	and.w	r3, r3, #3
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	220f      	movs	r2, #15
 8003f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2e:	43db      	mvns	r3, r3
 8003f30:	69ba      	ldr	r2, [r7, #24]
 8003f32:	4013      	ands	r3, r2
 8003f34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a20      	ldr	r2, [pc, #128]	@ (8003fbc <HAL_GPIO_Init+0x240>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d052      	beq.n	8003fe4 <HAL_GPIO_Init+0x268>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a1f      	ldr	r2, [pc, #124]	@ (8003fc0 <HAL_GPIO_Init+0x244>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d031      	beq.n	8003faa <HAL_GPIO_Init+0x22e>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	4a1e      	ldr	r2, [pc, #120]	@ (8003fc4 <HAL_GPIO_Init+0x248>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d02b      	beq.n	8003fa6 <HAL_GPIO_Init+0x22a>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a1d      	ldr	r2, [pc, #116]	@ (8003fc8 <HAL_GPIO_Init+0x24c>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d025      	beq.n	8003fa2 <HAL_GPIO_Init+0x226>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a1c      	ldr	r2, [pc, #112]	@ (8003fcc <HAL_GPIO_Init+0x250>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d01f      	beq.n	8003f9e <HAL_GPIO_Init+0x222>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	4a1b      	ldr	r2, [pc, #108]	@ (8003fd0 <HAL_GPIO_Init+0x254>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d019      	beq.n	8003f9a <HAL_GPIO_Init+0x21e>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	4a1a      	ldr	r2, [pc, #104]	@ (8003fd4 <HAL_GPIO_Init+0x258>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d013      	beq.n	8003f96 <HAL_GPIO_Init+0x21a>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	4a19      	ldr	r2, [pc, #100]	@ (8003fd8 <HAL_GPIO_Init+0x25c>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d00d      	beq.n	8003f92 <HAL_GPIO_Init+0x216>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	4a18      	ldr	r2, [pc, #96]	@ (8003fdc <HAL_GPIO_Init+0x260>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d007      	beq.n	8003f8e <HAL_GPIO_Init+0x212>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	4a17      	ldr	r2, [pc, #92]	@ (8003fe0 <HAL_GPIO_Init+0x264>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d101      	bne.n	8003f8a <HAL_GPIO_Init+0x20e>
 8003f86:	2309      	movs	r3, #9
 8003f88:	e02d      	b.n	8003fe6 <HAL_GPIO_Init+0x26a>
 8003f8a:	230a      	movs	r3, #10
 8003f8c:	e02b      	b.n	8003fe6 <HAL_GPIO_Init+0x26a>
 8003f8e:	2308      	movs	r3, #8
 8003f90:	e029      	b.n	8003fe6 <HAL_GPIO_Init+0x26a>
 8003f92:	2307      	movs	r3, #7
 8003f94:	e027      	b.n	8003fe6 <HAL_GPIO_Init+0x26a>
 8003f96:	2306      	movs	r3, #6
 8003f98:	e025      	b.n	8003fe6 <HAL_GPIO_Init+0x26a>
 8003f9a:	2305      	movs	r3, #5
 8003f9c:	e023      	b.n	8003fe6 <HAL_GPIO_Init+0x26a>
 8003f9e:	2304      	movs	r3, #4
 8003fa0:	e021      	b.n	8003fe6 <HAL_GPIO_Init+0x26a>
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e01f      	b.n	8003fe6 <HAL_GPIO_Init+0x26a>
 8003fa6:	2302      	movs	r3, #2
 8003fa8:	e01d      	b.n	8003fe6 <HAL_GPIO_Init+0x26a>
 8003faa:	2301      	movs	r3, #1
 8003fac:	e01b      	b.n	8003fe6 <HAL_GPIO_Init+0x26a>
 8003fae:	bf00      	nop
 8003fb0:	58000080 	.word	0x58000080
 8003fb4:	58024400 	.word	0x58024400
 8003fb8:	58000400 	.word	0x58000400
 8003fbc:	58020000 	.word	0x58020000
 8003fc0:	58020400 	.word	0x58020400
 8003fc4:	58020800 	.word	0x58020800
 8003fc8:	58020c00 	.word	0x58020c00
 8003fcc:	58021000 	.word	0x58021000
 8003fd0:	58021400 	.word	0x58021400
 8003fd4:	58021800 	.word	0x58021800
 8003fd8:	58021c00 	.word	0x58021c00
 8003fdc:	58022000 	.word	0x58022000
 8003fe0:	58022400 	.word	0x58022400
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	69fa      	ldr	r2, [r7, #28]
 8003fe8:	f002 0203 	and.w	r2, r2, #3
 8003fec:	0092      	lsls	r2, r2, #2
 8003fee:	4093      	lsls	r3, r2
 8003ff0:	69ba      	ldr	r2, [r7, #24]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ff6:	4938      	ldr	r1, [pc, #224]	@ (80040d8 <HAL_GPIO_Init+0x35c>)
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	089b      	lsrs	r3, r3, #2
 8003ffc:	3302      	adds	r3, #2
 8003ffe:	69ba      	ldr	r2, [r7, #24]
 8004000:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004004:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	43db      	mvns	r3, r3
 8004010:	69ba      	ldr	r2, [r7, #24]
 8004012:	4013      	ands	r3, r2
 8004014:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d003      	beq.n	800402a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004022:	69ba      	ldr	r2, [r7, #24]
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	4313      	orrs	r3, r2
 8004028:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800402a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004032:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	43db      	mvns	r3, r3
 800403e:	69ba      	ldr	r2, [r7, #24]
 8004040:	4013      	ands	r3, r2
 8004042:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800404c:	2b00      	cmp	r3, #0
 800404e:	d003      	beq.n	8004058 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004050:	69ba      	ldr	r2, [r7, #24]
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	4313      	orrs	r3, r2
 8004056:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004058:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800405c:	69bb      	ldr	r3, [r7, #24]
 800405e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	43db      	mvns	r3, r3
 800406a:	69ba      	ldr	r2, [r7, #24]
 800406c:	4013      	ands	r3, r2
 800406e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004078:	2b00      	cmp	r3, #0
 800407a:	d003      	beq.n	8004084 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800407c:	69ba      	ldr	r2, [r7, #24]
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	4313      	orrs	r3, r2
 8004082:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	69ba      	ldr	r2, [r7, #24]
 8004088:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	43db      	mvns	r3, r3
 8004094:	69ba      	ldr	r2, [r7, #24]
 8004096:	4013      	ands	r3, r2
 8004098:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d003      	beq.n	80040ae <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80040a6:	69ba      	ldr	r2, [r7, #24]
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	4313      	orrs	r3, r2
 80040ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	69ba      	ldr	r2, [r7, #24]
 80040b2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80040b4:	69fb      	ldr	r3, [r7, #28]
 80040b6:	3301      	adds	r3, #1
 80040b8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	69fb      	ldr	r3, [r7, #28]
 80040c0:	fa22 f303 	lsr.w	r3, r2, r3
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	f47f ae63 	bne.w	8003d90 <HAL_GPIO_Init+0x14>
  }
}
 80040ca:	bf00      	nop
 80040cc:	bf00      	nop
 80040ce:	3724      	adds	r7, #36	@ 0x24
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr
 80040d8:	58000400 	.word	0x58000400

080040dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	460b      	mov	r3, r1
 80040e6:	807b      	strh	r3, [r7, #2]
 80040e8:	4613      	mov	r3, r2
 80040ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80040ec:	787b      	ldrb	r3, [r7, #1]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d003      	beq.n	80040fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80040f2:	887a      	ldrh	r2, [r7, #2]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80040f8:	e003      	b.n	8004102 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80040fa:	887b      	ldrh	r3, [r7, #2]
 80040fc:	041a      	lsls	r2, r3, #16
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	619a      	str	r2, [r3, #24]
}
 8004102:	bf00      	nop
 8004104:	370c      	adds	r7, #12
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr

0800410e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800410e:	b480      	push	{r7}
 8004110:	b085      	sub	sp, #20
 8004112:	af00      	add	r7, sp, #0
 8004114:	6078      	str	r0, [r7, #4]
 8004116:	460b      	mov	r3, r1
 8004118:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	695b      	ldr	r3, [r3, #20]
 800411e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004120:	887a      	ldrh	r2, [r7, #2]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	4013      	ands	r3, r2
 8004126:	041a      	lsls	r2, r3, #16
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	43d9      	mvns	r1, r3
 800412c:	887b      	ldrh	r3, [r7, #2]
 800412e:	400b      	ands	r3, r1
 8004130:	431a      	orrs	r2, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	619a      	str	r2, [r3, #24]
}
 8004136:	bf00      	nop
 8004138:	3714      	adds	r7, #20
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr
	...

08004144 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b084      	sub	sp, #16
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800414c:	4b19      	ldr	r3, [pc, #100]	@ (80041b4 <HAL_PWREx_ConfigSupply+0x70>)
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	f003 0304 	and.w	r3, r3, #4
 8004154:	2b04      	cmp	r3, #4
 8004156:	d00a      	beq.n	800416e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004158:	4b16      	ldr	r3, [pc, #88]	@ (80041b4 <HAL_PWREx_ConfigSupply+0x70>)
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	f003 0307 	and.w	r3, r3, #7
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	429a      	cmp	r2, r3
 8004164:	d001      	beq.n	800416a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e01f      	b.n	80041aa <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800416a:	2300      	movs	r3, #0
 800416c:	e01d      	b.n	80041aa <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800416e:	4b11      	ldr	r3, [pc, #68]	@ (80041b4 <HAL_PWREx_ConfigSupply+0x70>)
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	f023 0207 	bic.w	r2, r3, #7
 8004176:	490f      	ldr	r1, [pc, #60]	@ (80041b4 <HAL_PWREx_ConfigSupply+0x70>)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	4313      	orrs	r3, r2
 800417c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800417e:	f7fe fb71 	bl	8002864 <HAL_GetTick>
 8004182:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004184:	e009      	b.n	800419a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004186:	f7fe fb6d 	bl	8002864 <HAL_GetTick>
 800418a:	4602      	mov	r2, r0
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	1ad3      	subs	r3, r2, r3
 8004190:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004194:	d901      	bls.n	800419a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e007      	b.n	80041aa <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800419a:	4b06      	ldr	r3, [pc, #24]	@ (80041b4 <HAL_PWREx_ConfigSupply+0x70>)
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041a6:	d1ee      	bne.n	8004186 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80041a8:	2300      	movs	r3, #0
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3710      	adds	r7, #16
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}
 80041b2:	bf00      	nop
 80041b4:	58024800 	.word	0x58024800

080041b8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b08c      	sub	sp, #48	@ 0x30
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d102      	bne.n	80041cc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	f000 bc48 	b.w	8004a5c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0301 	and.w	r3, r3, #1
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	f000 8088 	beq.w	80042ea <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041da:	4b99      	ldr	r3, [pc, #612]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80041e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80041e4:	4b96      	ldr	r3, [pc, #600]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 80041e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80041ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041ec:	2b10      	cmp	r3, #16
 80041ee:	d007      	beq.n	8004200 <HAL_RCC_OscConfig+0x48>
 80041f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041f2:	2b18      	cmp	r3, #24
 80041f4:	d111      	bne.n	800421a <HAL_RCC_OscConfig+0x62>
 80041f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041f8:	f003 0303 	and.w	r3, r3, #3
 80041fc:	2b02      	cmp	r3, #2
 80041fe:	d10c      	bne.n	800421a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004200:	4b8f      	ldr	r3, [pc, #572]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004208:	2b00      	cmp	r3, #0
 800420a:	d06d      	beq.n	80042e8 <HAL_RCC_OscConfig+0x130>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d169      	bne.n	80042e8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	f000 bc21 	b.w	8004a5c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004222:	d106      	bne.n	8004232 <HAL_RCC_OscConfig+0x7a>
 8004224:	4b86      	ldr	r3, [pc, #536]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a85      	ldr	r2, [pc, #532]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 800422a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800422e:	6013      	str	r3, [r2, #0]
 8004230:	e02e      	b.n	8004290 <HAL_RCC_OscConfig+0xd8>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d10c      	bne.n	8004254 <HAL_RCC_OscConfig+0x9c>
 800423a:	4b81      	ldr	r3, [pc, #516]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a80      	ldr	r2, [pc, #512]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 8004240:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004244:	6013      	str	r3, [r2, #0]
 8004246:	4b7e      	ldr	r3, [pc, #504]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a7d      	ldr	r2, [pc, #500]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 800424c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004250:	6013      	str	r3, [r2, #0]
 8004252:	e01d      	b.n	8004290 <HAL_RCC_OscConfig+0xd8>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800425c:	d10c      	bne.n	8004278 <HAL_RCC_OscConfig+0xc0>
 800425e:	4b78      	ldr	r3, [pc, #480]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a77      	ldr	r2, [pc, #476]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 8004264:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004268:	6013      	str	r3, [r2, #0]
 800426a:	4b75      	ldr	r3, [pc, #468]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a74      	ldr	r2, [pc, #464]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 8004270:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004274:	6013      	str	r3, [r2, #0]
 8004276:	e00b      	b.n	8004290 <HAL_RCC_OscConfig+0xd8>
 8004278:	4b71      	ldr	r3, [pc, #452]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a70      	ldr	r2, [pc, #448]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 800427e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004282:	6013      	str	r3, [r2, #0]
 8004284:	4b6e      	ldr	r3, [pc, #440]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a6d      	ldr	r2, [pc, #436]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 800428a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800428e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d013      	beq.n	80042c0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004298:	f7fe fae4 	bl	8002864 <HAL_GetTick>
 800429c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800429e:	e008      	b.n	80042b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042a0:	f7fe fae0 	bl	8002864 <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	2b64      	cmp	r3, #100	@ 0x64
 80042ac:	d901      	bls.n	80042b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80042ae:	2303      	movs	r3, #3
 80042b0:	e3d4      	b.n	8004a5c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80042b2:	4b63      	ldr	r3, [pc, #396]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d0f0      	beq.n	80042a0 <HAL_RCC_OscConfig+0xe8>
 80042be:	e014      	b.n	80042ea <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042c0:	f7fe fad0 	bl	8002864 <HAL_GetTick>
 80042c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80042c6:	e008      	b.n	80042da <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042c8:	f7fe facc 	bl	8002864 <HAL_GetTick>
 80042cc:	4602      	mov	r2, r0
 80042ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	2b64      	cmp	r3, #100	@ 0x64
 80042d4:	d901      	bls.n	80042da <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	e3c0      	b.n	8004a5c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80042da:	4b59      	ldr	r3, [pc, #356]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d1f0      	bne.n	80042c8 <HAL_RCC_OscConfig+0x110>
 80042e6:	e000      	b.n	80042ea <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 0302 	and.w	r3, r3, #2
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	f000 80ca 	beq.w	800448c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042f8:	4b51      	ldr	r3, [pc, #324]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 80042fa:	691b      	ldr	r3, [r3, #16]
 80042fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004300:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004302:	4b4f      	ldr	r3, [pc, #316]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 8004304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004306:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004308:	6a3b      	ldr	r3, [r7, #32]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d007      	beq.n	800431e <HAL_RCC_OscConfig+0x166>
 800430e:	6a3b      	ldr	r3, [r7, #32]
 8004310:	2b18      	cmp	r3, #24
 8004312:	d156      	bne.n	80043c2 <HAL_RCC_OscConfig+0x20a>
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	f003 0303 	and.w	r3, r3, #3
 800431a:	2b00      	cmp	r3, #0
 800431c:	d151      	bne.n	80043c2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800431e:	4b48      	ldr	r3, [pc, #288]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0304 	and.w	r3, r3, #4
 8004326:	2b00      	cmp	r3, #0
 8004328:	d005      	beq.n	8004336 <HAL_RCC_OscConfig+0x17e>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	68db      	ldr	r3, [r3, #12]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d101      	bne.n	8004336 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e392      	b.n	8004a5c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004336:	4b42      	ldr	r3, [pc, #264]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f023 0219 	bic.w	r2, r3, #25
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	493f      	ldr	r1, [pc, #252]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 8004344:	4313      	orrs	r3, r2
 8004346:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004348:	f7fe fa8c 	bl	8002864 <HAL_GetTick>
 800434c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800434e:	e008      	b.n	8004362 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004350:	f7fe fa88 	bl	8002864 <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	2b02      	cmp	r3, #2
 800435c:	d901      	bls.n	8004362 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e37c      	b.n	8004a5c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004362:	4b37      	ldr	r3, [pc, #220]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0304 	and.w	r3, r3, #4
 800436a:	2b00      	cmp	r3, #0
 800436c:	d0f0      	beq.n	8004350 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800436e:	f7fe faa9 	bl	80028c4 <HAL_GetREVID>
 8004372:	4603      	mov	r3, r0
 8004374:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004378:	4293      	cmp	r3, r2
 800437a:	d817      	bhi.n	80043ac <HAL_RCC_OscConfig+0x1f4>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	691b      	ldr	r3, [r3, #16]
 8004380:	2b40      	cmp	r3, #64	@ 0x40
 8004382:	d108      	bne.n	8004396 <HAL_RCC_OscConfig+0x1de>
 8004384:	4b2e      	ldr	r3, [pc, #184]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800438c:	4a2c      	ldr	r2, [pc, #176]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 800438e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004392:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004394:	e07a      	b.n	800448c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004396:	4b2a      	ldr	r3, [pc, #168]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	031b      	lsls	r3, r3, #12
 80043a4:	4926      	ldr	r1, [pc, #152]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 80043a6:	4313      	orrs	r3, r2
 80043a8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043aa:	e06f      	b.n	800448c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043ac:	4b24      	ldr	r3, [pc, #144]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	691b      	ldr	r3, [r3, #16]
 80043b8:	061b      	lsls	r3, r3, #24
 80043ba:	4921      	ldr	r1, [pc, #132]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 80043bc:	4313      	orrs	r3, r2
 80043be:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043c0:	e064      	b.n	800448c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d047      	beq.n	800445a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80043ca:	4b1d      	ldr	r3, [pc, #116]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f023 0219 	bic.w	r2, r3, #25
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	491a      	ldr	r1, [pc, #104]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 80043d8:	4313      	orrs	r3, r2
 80043da:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043dc:	f7fe fa42 	bl	8002864 <HAL_GetTick>
 80043e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80043e2:	e008      	b.n	80043f6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043e4:	f7fe fa3e 	bl	8002864 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	2b02      	cmp	r3, #2
 80043f0:	d901      	bls.n	80043f6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e332      	b.n	8004a5c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80043f6:	4b12      	ldr	r3, [pc, #72]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 0304 	and.w	r3, r3, #4
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d0f0      	beq.n	80043e4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004402:	f7fe fa5f 	bl	80028c4 <HAL_GetREVID>
 8004406:	4603      	mov	r3, r0
 8004408:	f241 0203 	movw	r2, #4099	@ 0x1003
 800440c:	4293      	cmp	r3, r2
 800440e:	d819      	bhi.n	8004444 <HAL_RCC_OscConfig+0x28c>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	691b      	ldr	r3, [r3, #16]
 8004414:	2b40      	cmp	r3, #64	@ 0x40
 8004416:	d108      	bne.n	800442a <HAL_RCC_OscConfig+0x272>
 8004418:	4b09      	ldr	r3, [pc, #36]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004420:	4a07      	ldr	r2, [pc, #28]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 8004422:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004426:	6053      	str	r3, [r2, #4]
 8004428:	e030      	b.n	800448c <HAL_RCC_OscConfig+0x2d4>
 800442a:	4b05      	ldr	r3, [pc, #20]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	691b      	ldr	r3, [r3, #16]
 8004436:	031b      	lsls	r3, r3, #12
 8004438:	4901      	ldr	r1, [pc, #4]	@ (8004440 <HAL_RCC_OscConfig+0x288>)
 800443a:	4313      	orrs	r3, r2
 800443c:	604b      	str	r3, [r1, #4]
 800443e:	e025      	b.n	800448c <HAL_RCC_OscConfig+0x2d4>
 8004440:	58024400 	.word	0x58024400
 8004444:	4b9a      	ldr	r3, [pc, #616]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	691b      	ldr	r3, [r3, #16]
 8004450:	061b      	lsls	r3, r3, #24
 8004452:	4997      	ldr	r1, [pc, #604]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 8004454:	4313      	orrs	r3, r2
 8004456:	604b      	str	r3, [r1, #4]
 8004458:	e018      	b.n	800448c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800445a:	4b95      	ldr	r3, [pc, #596]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a94      	ldr	r2, [pc, #592]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 8004460:	f023 0301 	bic.w	r3, r3, #1
 8004464:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004466:	f7fe f9fd 	bl	8002864 <HAL_GetTick>
 800446a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800446c:	e008      	b.n	8004480 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800446e:	f7fe f9f9 	bl	8002864 <HAL_GetTick>
 8004472:	4602      	mov	r2, r0
 8004474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004476:	1ad3      	subs	r3, r2, r3
 8004478:	2b02      	cmp	r3, #2
 800447a:	d901      	bls.n	8004480 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800447c:	2303      	movs	r3, #3
 800447e:	e2ed      	b.n	8004a5c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004480:	4b8b      	ldr	r3, [pc, #556]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0304 	and.w	r3, r3, #4
 8004488:	2b00      	cmp	r3, #0
 800448a:	d1f0      	bne.n	800446e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0310 	and.w	r3, r3, #16
 8004494:	2b00      	cmp	r3, #0
 8004496:	f000 80a9 	beq.w	80045ec <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800449a:	4b85      	ldr	r3, [pc, #532]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80044a2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80044a4:	4b82      	ldr	r3, [pc, #520]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 80044a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044a8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80044aa:	69bb      	ldr	r3, [r7, #24]
 80044ac:	2b08      	cmp	r3, #8
 80044ae:	d007      	beq.n	80044c0 <HAL_RCC_OscConfig+0x308>
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	2b18      	cmp	r3, #24
 80044b4:	d13a      	bne.n	800452c <HAL_RCC_OscConfig+0x374>
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	f003 0303 	and.w	r3, r3, #3
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d135      	bne.n	800452c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80044c0:	4b7b      	ldr	r3, [pc, #492]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d005      	beq.n	80044d8 <HAL_RCC_OscConfig+0x320>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	69db      	ldr	r3, [r3, #28]
 80044d0:	2b80      	cmp	r3, #128	@ 0x80
 80044d2:	d001      	beq.n	80044d8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e2c1      	b.n	8004a5c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80044d8:	f7fe f9f4 	bl	80028c4 <HAL_GetREVID>
 80044dc:	4603      	mov	r3, r0
 80044de:	f241 0203 	movw	r2, #4099	@ 0x1003
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d817      	bhi.n	8004516 <HAL_RCC_OscConfig+0x35e>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a1b      	ldr	r3, [r3, #32]
 80044ea:	2b20      	cmp	r3, #32
 80044ec:	d108      	bne.n	8004500 <HAL_RCC_OscConfig+0x348>
 80044ee:	4b70      	ldr	r3, [pc, #448]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80044f6:	4a6e      	ldr	r2, [pc, #440]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 80044f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80044fc:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80044fe:	e075      	b.n	80045ec <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004500:	4b6b      	ldr	r3, [pc, #428]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6a1b      	ldr	r3, [r3, #32]
 800450c:	069b      	lsls	r3, r3, #26
 800450e:	4968      	ldr	r1, [pc, #416]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 8004510:	4313      	orrs	r3, r2
 8004512:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004514:	e06a      	b.n	80045ec <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004516:	4b66      	ldr	r3, [pc, #408]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6a1b      	ldr	r3, [r3, #32]
 8004522:	061b      	lsls	r3, r3, #24
 8004524:	4962      	ldr	r1, [pc, #392]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 8004526:	4313      	orrs	r3, r2
 8004528:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800452a:	e05f      	b.n	80045ec <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	69db      	ldr	r3, [r3, #28]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d042      	beq.n	80045ba <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004534:	4b5e      	ldr	r3, [pc, #376]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a5d      	ldr	r2, [pc, #372]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 800453a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800453e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004540:	f7fe f990 	bl	8002864 <HAL_GetTick>
 8004544:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004546:	e008      	b.n	800455a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004548:	f7fe f98c 	bl	8002864 <HAL_GetTick>
 800454c:	4602      	mov	r2, r0
 800454e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004550:	1ad3      	subs	r3, r2, r3
 8004552:	2b02      	cmp	r3, #2
 8004554:	d901      	bls.n	800455a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004556:	2303      	movs	r3, #3
 8004558:	e280      	b.n	8004a5c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800455a:	4b55      	ldr	r3, [pc, #340]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004562:	2b00      	cmp	r3, #0
 8004564:	d0f0      	beq.n	8004548 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004566:	f7fe f9ad 	bl	80028c4 <HAL_GetREVID>
 800456a:	4603      	mov	r3, r0
 800456c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004570:	4293      	cmp	r3, r2
 8004572:	d817      	bhi.n	80045a4 <HAL_RCC_OscConfig+0x3ec>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a1b      	ldr	r3, [r3, #32]
 8004578:	2b20      	cmp	r3, #32
 800457a:	d108      	bne.n	800458e <HAL_RCC_OscConfig+0x3d6>
 800457c:	4b4c      	ldr	r3, [pc, #304]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004584:	4a4a      	ldr	r2, [pc, #296]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 8004586:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800458a:	6053      	str	r3, [r2, #4]
 800458c:	e02e      	b.n	80045ec <HAL_RCC_OscConfig+0x434>
 800458e:	4b48      	ldr	r3, [pc, #288]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a1b      	ldr	r3, [r3, #32]
 800459a:	069b      	lsls	r3, r3, #26
 800459c:	4944      	ldr	r1, [pc, #272]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 800459e:	4313      	orrs	r3, r2
 80045a0:	604b      	str	r3, [r1, #4]
 80045a2:	e023      	b.n	80045ec <HAL_RCC_OscConfig+0x434>
 80045a4:	4b42      	ldr	r3, [pc, #264]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 80045a6:	68db      	ldr	r3, [r3, #12]
 80045a8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a1b      	ldr	r3, [r3, #32]
 80045b0:	061b      	lsls	r3, r3, #24
 80045b2:	493f      	ldr	r1, [pc, #252]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 80045b4:	4313      	orrs	r3, r2
 80045b6:	60cb      	str	r3, [r1, #12]
 80045b8:	e018      	b.n	80045ec <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80045ba:	4b3d      	ldr	r3, [pc, #244]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a3c      	ldr	r2, [pc, #240]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 80045c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045c6:	f7fe f94d 	bl	8002864 <HAL_GetTick>
 80045ca:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80045cc:	e008      	b.n	80045e0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80045ce:	f7fe f949 	bl	8002864 <HAL_GetTick>
 80045d2:	4602      	mov	r2, r0
 80045d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d6:	1ad3      	subs	r3, r2, r3
 80045d8:	2b02      	cmp	r3, #2
 80045da:	d901      	bls.n	80045e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80045dc:	2303      	movs	r3, #3
 80045de:	e23d      	b.n	8004a5c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80045e0:	4b33      	ldr	r3, [pc, #204]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d1f0      	bne.n	80045ce <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 0308 	and.w	r3, r3, #8
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d036      	beq.n	8004666 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	695b      	ldr	r3, [r3, #20]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d019      	beq.n	8004634 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004600:	4b2b      	ldr	r3, [pc, #172]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 8004602:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004604:	4a2a      	ldr	r2, [pc, #168]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 8004606:	f043 0301 	orr.w	r3, r3, #1
 800460a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800460c:	f7fe f92a 	bl	8002864 <HAL_GetTick>
 8004610:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004612:	e008      	b.n	8004626 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004614:	f7fe f926 	bl	8002864 <HAL_GetTick>
 8004618:	4602      	mov	r2, r0
 800461a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	2b02      	cmp	r3, #2
 8004620:	d901      	bls.n	8004626 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	e21a      	b.n	8004a5c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004626:	4b22      	ldr	r3, [pc, #136]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 8004628:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800462a:	f003 0302 	and.w	r3, r3, #2
 800462e:	2b00      	cmp	r3, #0
 8004630:	d0f0      	beq.n	8004614 <HAL_RCC_OscConfig+0x45c>
 8004632:	e018      	b.n	8004666 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004634:	4b1e      	ldr	r3, [pc, #120]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 8004636:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004638:	4a1d      	ldr	r2, [pc, #116]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 800463a:	f023 0301 	bic.w	r3, r3, #1
 800463e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004640:	f7fe f910 	bl	8002864 <HAL_GetTick>
 8004644:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004646:	e008      	b.n	800465a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004648:	f7fe f90c 	bl	8002864 <HAL_GetTick>
 800464c:	4602      	mov	r2, r0
 800464e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004650:	1ad3      	subs	r3, r2, r3
 8004652:	2b02      	cmp	r3, #2
 8004654:	d901      	bls.n	800465a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004656:	2303      	movs	r3, #3
 8004658:	e200      	b.n	8004a5c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800465a:	4b15      	ldr	r3, [pc, #84]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 800465c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800465e:	f003 0302 	and.w	r3, r3, #2
 8004662:	2b00      	cmp	r3, #0
 8004664:	d1f0      	bne.n	8004648 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0320 	and.w	r3, r3, #32
 800466e:	2b00      	cmp	r3, #0
 8004670:	d039      	beq.n	80046e6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	699b      	ldr	r3, [r3, #24]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d01c      	beq.n	80046b4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800467a:	4b0d      	ldr	r3, [pc, #52]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a0c      	ldr	r2, [pc, #48]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 8004680:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004684:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004686:	f7fe f8ed 	bl	8002864 <HAL_GetTick>
 800468a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800468c:	e008      	b.n	80046a0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800468e:	f7fe f8e9 	bl	8002864 <HAL_GetTick>
 8004692:	4602      	mov	r2, r0
 8004694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	2b02      	cmp	r3, #2
 800469a:	d901      	bls.n	80046a0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e1dd      	b.n	8004a5c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80046a0:	4b03      	ldr	r3, [pc, #12]	@ (80046b0 <HAL_RCC_OscConfig+0x4f8>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d0f0      	beq.n	800468e <HAL_RCC_OscConfig+0x4d6>
 80046ac:	e01b      	b.n	80046e6 <HAL_RCC_OscConfig+0x52e>
 80046ae:	bf00      	nop
 80046b0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80046b4:	4b9b      	ldr	r3, [pc, #620]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a9a      	ldr	r2, [pc, #616]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 80046ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80046be:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80046c0:	f7fe f8d0 	bl	8002864 <HAL_GetTick>
 80046c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80046c6:	e008      	b.n	80046da <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80046c8:	f7fe f8cc 	bl	8002864 <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	2b02      	cmp	r3, #2
 80046d4:	d901      	bls.n	80046da <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e1c0      	b.n	8004a5c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80046da:	4b92      	ldr	r3, [pc, #584]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d1f0      	bne.n	80046c8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0304 	and.w	r3, r3, #4
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	f000 8081 	beq.w	80047f6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80046f4:	4b8c      	ldr	r3, [pc, #560]	@ (8004928 <HAL_RCC_OscConfig+0x770>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a8b      	ldr	r2, [pc, #556]	@ (8004928 <HAL_RCC_OscConfig+0x770>)
 80046fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004700:	f7fe f8b0 	bl	8002864 <HAL_GetTick>
 8004704:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004706:	e008      	b.n	800471a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004708:	f7fe f8ac 	bl	8002864 <HAL_GetTick>
 800470c:	4602      	mov	r2, r0
 800470e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004710:	1ad3      	subs	r3, r2, r3
 8004712:	2b64      	cmp	r3, #100	@ 0x64
 8004714:	d901      	bls.n	800471a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004716:	2303      	movs	r3, #3
 8004718:	e1a0      	b.n	8004a5c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800471a:	4b83      	ldr	r3, [pc, #524]	@ (8004928 <HAL_RCC_OscConfig+0x770>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004722:	2b00      	cmp	r3, #0
 8004724:	d0f0      	beq.n	8004708 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	2b01      	cmp	r3, #1
 800472c:	d106      	bne.n	800473c <HAL_RCC_OscConfig+0x584>
 800472e:	4b7d      	ldr	r3, [pc, #500]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 8004730:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004732:	4a7c      	ldr	r2, [pc, #496]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 8004734:	f043 0301 	orr.w	r3, r3, #1
 8004738:	6713      	str	r3, [r2, #112]	@ 0x70
 800473a:	e02d      	b.n	8004798 <HAL_RCC_OscConfig+0x5e0>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d10c      	bne.n	800475e <HAL_RCC_OscConfig+0x5a6>
 8004744:	4b77      	ldr	r3, [pc, #476]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 8004746:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004748:	4a76      	ldr	r2, [pc, #472]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 800474a:	f023 0301 	bic.w	r3, r3, #1
 800474e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004750:	4b74      	ldr	r3, [pc, #464]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 8004752:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004754:	4a73      	ldr	r2, [pc, #460]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 8004756:	f023 0304 	bic.w	r3, r3, #4
 800475a:	6713      	str	r3, [r2, #112]	@ 0x70
 800475c:	e01c      	b.n	8004798 <HAL_RCC_OscConfig+0x5e0>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	2b05      	cmp	r3, #5
 8004764:	d10c      	bne.n	8004780 <HAL_RCC_OscConfig+0x5c8>
 8004766:	4b6f      	ldr	r3, [pc, #444]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 8004768:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800476a:	4a6e      	ldr	r2, [pc, #440]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 800476c:	f043 0304 	orr.w	r3, r3, #4
 8004770:	6713      	str	r3, [r2, #112]	@ 0x70
 8004772:	4b6c      	ldr	r3, [pc, #432]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 8004774:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004776:	4a6b      	ldr	r2, [pc, #428]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 8004778:	f043 0301 	orr.w	r3, r3, #1
 800477c:	6713      	str	r3, [r2, #112]	@ 0x70
 800477e:	e00b      	b.n	8004798 <HAL_RCC_OscConfig+0x5e0>
 8004780:	4b68      	ldr	r3, [pc, #416]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 8004782:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004784:	4a67      	ldr	r2, [pc, #412]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 8004786:	f023 0301 	bic.w	r3, r3, #1
 800478a:	6713      	str	r3, [r2, #112]	@ 0x70
 800478c:	4b65      	ldr	r3, [pc, #404]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 800478e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004790:	4a64      	ldr	r2, [pc, #400]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 8004792:	f023 0304 	bic.w	r3, r3, #4
 8004796:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d015      	beq.n	80047cc <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047a0:	f7fe f860 	bl	8002864 <HAL_GetTick>
 80047a4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80047a6:	e00a      	b.n	80047be <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047a8:	f7fe f85c 	bl	8002864 <HAL_GetTick>
 80047ac:	4602      	mov	r2, r0
 80047ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d901      	bls.n	80047be <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	e14e      	b.n	8004a5c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80047be:	4b59      	ldr	r3, [pc, #356]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 80047c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047c2:	f003 0302 	and.w	r3, r3, #2
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d0ee      	beq.n	80047a8 <HAL_RCC_OscConfig+0x5f0>
 80047ca:	e014      	b.n	80047f6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047cc:	f7fe f84a 	bl	8002864 <HAL_GetTick>
 80047d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80047d2:	e00a      	b.n	80047ea <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047d4:	f7fe f846 	bl	8002864 <HAL_GetTick>
 80047d8:	4602      	mov	r2, r0
 80047da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d901      	bls.n	80047ea <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e138      	b.n	8004a5c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80047ea:	4b4e      	ldr	r3, [pc, #312]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 80047ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047ee:	f003 0302 	and.w	r3, r3, #2
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d1ee      	bne.n	80047d4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	f000 812d 	beq.w	8004a5a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004800:	4b48      	ldr	r3, [pc, #288]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 8004802:	691b      	ldr	r3, [r3, #16]
 8004804:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004808:	2b18      	cmp	r3, #24
 800480a:	f000 80bd 	beq.w	8004988 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004812:	2b02      	cmp	r3, #2
 8004814:	f040 809e 	bne.w	8004954 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004818:	4b42      	ldr	r3, [pc, #264]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a41      	ldr	r2, [pc, #260]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 800481e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004822:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004824:	f7fe f81e 	bl	8002864 <HAL_GetTick>
 8004828:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800482a:	e008      	b.n	800483e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800482c:	f7fe f81a 	bl	8002864 <HAL_GetTick>
 8004830:	4602      	mov	r2, r0
 8004832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004834:	1ad3      	subs	r3, r2, r3
 8004836:	2b02      	cmp	r3, #2
 8004838:	d901      	bls.n	800483e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800483a:	2303      	movs	r3, #3
 800483c:	e10e      	b.n	8004a5c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800483e:	4b39      	ldr	r3, [pc, #228]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004846:	2b00      	cmp	r3, #0
 8004848:	d1f0      	bne.n	800482c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800484a:	4b36      	ldr	r3, [pc, #216]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 800484c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800484e:	4b37      	ldr	r3, [pc, #220]	@ (800492c <HAL_RCC_OscConfig+0x774>)
 8004850:	4013      	ands	r3, r2
 8004852:	687a      	ldr	r2, [r7, #4]
 8004854:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800485a:	0112      	lsls	r2, r2, #4
 800485c:	430a      	orrs	r2, r1
 800485e:	4931      	ldr	r1, [pc, #196]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 8004860:	4313      	orrs	r3, r2
 8004862:	628b      	str	r3, [r1, #40]	@ 0x28
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004868:	3b01      	subs	r3, #1
 800486a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004872:	3b01      	subs	r3, #1
 8004874:	025b      	lsls	r3, r3, #9
 8004876:	b29b      	uxth	r3, r3
 8004878:	431a      	orrs	r2, r3
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800487e:	3b01      	subs	r3, #1
 8004880:	041b      	lsls	r3, r3, #16
 8004882:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004886:	431a      	orrs	r2, r3
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800488c:	3b01      	subs	r3, #1
 800488e:	061b      	lsls	r3, r3, #24
 8004890:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004894:	4923      	ldr	r1, [pc, #140]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 8004896:	4313      	orrs	r3, r2
 8004898:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800489a:	4b22      	ldr	r3, [pc, #136]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 800489c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800489e:	4a21      	ldr	r2, [pc, #132]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 80048a0:	f023 0301 	bic.w	r3, r3, #1
 80048a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80048a6:	4b1f      	ldr	r3, [pc, #124]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 80048a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80048aa:	4b21      	ldr	r3, [pc, #132]	@ (8004930 <HAL_RCC_OscConfig+0x778>)
 80048ac:	4013      	ands	r3, r2
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80048b2:	00d2      	lsls	r2, r2, #3
 80048b4:	491b      	ldr	r1, [pc, #108]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 80048b6:	4313      	orrs	r3, r2
 80048b8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80048ba:	4b1a      	ldr	r3, [pc, #104]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 80048bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048be:	f023 020c 	bic.w	r2, r3, #12
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c6:	4917      	ldr	r1, [pc, #92]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 80048c8:	4313      	orrs	r3, r2
 80048ca:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80048cc:	4b15      	ldr	r3, [pc, #84]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 80048ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d0:	f023 0202 	bic.w	r2, r3, #2
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048d8:	4912      	ldr	r1, [pc, #72]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 80048da:	4313      	orrs	r3, r2
 80048dc:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80048de:	4b11      	ldr	r3, [pc, #68]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 80048e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e2:	4a10      	ldr	r2, [pc, #64]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 80048e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048ea:	4b0e      	ldr	r3, [pc, #56]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 80048ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ee:	4a0d      	ldr	r2, [pc, #52]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 80048f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80048f6:	4b0b      	ldr	r3, [pc, #44]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 80048f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048fa:	4a0a      	ldr	r2, [pc, #40]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 80048fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004900:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004902:	4b08      	ldr	r3, [pc, #32]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 8004904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004906:	4a07      	ldr	r2, [pc, #28]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 8004908:	f043 0301 	orr.w	r3, r3, #1
 800490c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800490e:	4b05      	ldr	r3, [pc, #20]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a04      	ldr	r2, [pc, #16]	@ (8004924 <HAL_RCC_OscConfig+0x76c>)
 8004914:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004918:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800491a:	f7fd ffa3 	bl	8002864 <HAL_GetTick>
 800491e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004920:	e011      	b.n	8004946 <HAL_RCC_OscConfig+0x78e>
 8004922:	bf00      	nop
 8004924:	58024400 	.word	0x58024400
 8004928:	58024800 	.word	0x58024800
 800492c:	fffffc0c 	.word	0xfffffc0c
 8004930:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004934:	f7fd ff96 	bl	8002864 <HAL_GetTick>
 8004938:	4602      	mov	r2, r0
 800493a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	2b02      	cmp	r3, #2
 8004940:	d901      	bls.n	8004946 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e08a      	b.n	8004a5c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004946:	4b47      	ldr	r3, [pc, #284]	@ (8004a64 <HAL_RCC_OscConfig+0x8ac>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800494e:	2b00      	cmp	r3, #0
 8004950:	d0f0      	beq.n	8004934 <HAL_RCC_OscConfig+0x77c>
 8004952:	e082      	b.n	8004a5a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004954:	4b43      	ldr	r3, [pc, #268]	@ (8004a64 <HAL_RCC_OscConfig+0x8ac>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a42      	ldr	r2, [pc, #264]	@ (8004a64 <HAL_RCC_OscConfig+0x8ac>)
 800495a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800495e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004960:	f7fd ff80 	bl	8002864 <HAL_GetTick>
 8004964:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004966:	e008      	b.n	800497a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004968:	f7fd ff7c 	bl	8002864 <HAL_GetTick>
 800496c:	4602      	mov	r2, r0
 800496e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004970:	1ad3      	subs	r3, r2, r3
 8004972:	2b02      	cmp	r3, #2
 8004974:	d901      	bls.n	800497a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004976:	2303      	movs	r3, #3
 8004978:	e070      	b.n	8004a5c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800497a:	4b3a      	ldr	r3, [pc, #232]	@ (8004a64 <HAL_RCC_OscConfig+0x8ac>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004982:	2b00      	cmp	r3, #0
 8004984:	d1f0      	bne.n	8004968 <HAL_RCC_OscConfig+0x7b0>
 8004986:	e068      	b.n	8004a5a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004988:	4b36      	ldr	r3, [pc, #216]	@ (8004a64 <HAL_RCC_OscConfig+0x8ac>)
 800498a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800498c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800498e:	4b35      	ldr	r3, [pc, #212]	@ (8004a64 <HAL_RCC_OscConfig+0x8ac>)
 8004990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004992:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004998:	2b01      	cmp	r3, #1
 800499a:	d031      	beq.n	8004a00 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	f003 0203 	and.w	r2, r3, #3
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d12a      	bne.n	8004a00 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	091b      	lsrs	r3, r3, #4
 80049ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d122      	bne.n	8004a00 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049c4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80049c6:	429a      	cmp	r2, r3
 80049c8:	d11a      	bne.n	8004a00 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	0a5b      	lsrs	r3, r3, #9
 80049ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049d6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80049d8:	429a      	cmp	r2, r3
 80049da:	d111      	bne.n	8004a00 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	0c1b      	lsrs	r3, r3, #16
 80049e0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d108      	bne.n	8004a00 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	0e1b      	lsrs	r3, r3, #24
 80049f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049fa:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80049fc:	429a      	cmp	r2, r3
 80049fe:	d001      	beq.n	8004a04 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e02b      	b.n	8004a5c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004a04:	4b17      	ldr	r3, [pc, #92]	@ (8004a64 <HAL_RCC_OscConfig+0x8ac>)
 8004a06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a08:	08db      	lsrs	r3, r3, #3
 8004a0a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004a0e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a14:	693a      	ldr	r2, [r7, #16]
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d01f      	beq.n	8004a5a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004a1a:	4b12      	ldr	r3, [pc, #72]	@ (8004a64 <HAL_RCC_OscConfig+0x8ac>)
 8004a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a1e:	4a11      	ldr	r2, [pc, #68]	@ (8004a64 <HAL_RCC_OscConfig+0x8ac>)
 8004a20:	f023 0301 	bic.w	r3, r3, #1
 8004a24:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004a26:	f7fd ff1d 	bl	8002864 <HAL_GetTick>
 8004a2a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004a2c:	bf00      	nop
 8004a2e:	f7fd ff19 	bl	8002864 <HAL_GetTick>
 8004a32:	4602      	mov	r2, r0
 8004a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d0f9      	beq.n	8004a2e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004a3a:	4b0a      	ldr	r3, [pc, #40]	@ (8004a64 <HAL_RCC_OscConfig+0x8ac>)
 8004a3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004a3e:	4b0a      	ldr	r3, [pc, #40]	@ (8004a68 <HAL_RCC_OscConfig+0x8b0>)
 8004a40:	4013      	ands	r3, r2
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004a46:	00d2      	lsls	r2, r2, #3
 8004a48:	4906      	ldr	r1, [pc, #24]	@ (8004a64 <HAL_RCC_OscConfig+0x8ac>)
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004a4e:	4b05      	ldr	r3, [pc, #20]	@ (8004a64 <HAL_RCC_OscConfig+0x8ac>)
 8004a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a52:	4a04      	ldr	r2, [pc, #16]	@ (8004a64 <HAL_RCC_OscConfig+0x8ac>)
 8004a54:	f043 0301 	orr.w	r3, r3, #1
 8004a58:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004a5a:	2300      	movs	r3, #0
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3730      	adds	r7, #48	@ 0x30
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	58024400 	.word	0x58024400
 8004a68:	ffff0007 	.word	0xffff0007

08004a6c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b086      	sub	sp, #24
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
 8004a74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d101      	bne.n	8004a80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e19c      	b.n	8004dba <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a80:	4b8a      	ldr	r3, [pc, #552]	@ (8004cac <HAL_RCC_ClockConfig+0x240>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 030f 	and.w	r3, r3, #15
 8004a88:	683a      	ldr	r2, [r7, #0]
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d910      	bls.n	8004ab0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a8e:	4b87      	ldr	r3, [pc, #540]	@ (8004cac <HAL_RCC_ClockConfig+0x240>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f023 020f 	bic.w	r2, r3, #15
 8004a96:	4985      	ldr	r1, [pc, #532]	@ (8004cac <HAL_RCC_ClockConfig+0x240>)
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a9e:	4b83      	ldr	r3, [pc, #524]	@ (8004cac <HAL_RCC_ClockConfig+0x240>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 030f 	and.w	r3, r3, #15
 8004aa6:	683a      	ldr	r2, [r7, #0]
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d001      	beq.n	8004ab0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e184      	b.n	8004dba <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0304 	and.w	r3, r3, #4
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d010      	beq.n	8004ade <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	691a      	ldr	r2, [r3, #16]
 8004ac0:	4b7b      	ldr	r3, [pc, #492]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004ac2:	699b      	ldr	r3, [r3, #24]
 8004ac4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d908      	bls.n	8004ade <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004acc:	4b78      	ldr	r3, [pc, #480]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004ace:	699b      	ldr	r3, [r3, #24]
 8004ad0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	691b      	ldr	r3, [r3, #16]
 8004ad8:	4975      	ldr	r1, [pc, #468]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004ada:	4313      	orrs	r3, r2
 8004adc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 0308 	and.w	r3, r3, #8
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d010      	beq.n	8004b0c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	695a      	ldr	r2, [r3, #20]
 8004aee:	4b70      	ldr	r3, [pc, #448]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004af0:	69db      	ldr	r3, [r3, #28]
 8004af2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d908      	bls.n	8004b0c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004afa:	4b6d      	ldr	r3, [pc, #436]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004afc:	69db      	ldr	r3, [r3, #28]
 8004afe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	695b      	ldr	r3, [r3, #20]
 8004b06:	496a      	ldr	r1, [pc, #424]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0310 	and.w	r3, r3, #16
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d010      	beq.n	8004b3a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	699a      	ldr	r2, [r3, #24]
 8004b1c:	4b64      	ldr	r3, [pc, #400]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004b1e:	69db      	ldr	r3, [r3, #28]
 8004b20:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d908      	bls.n	8004b3a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004b28:	4b61      	ldr	r3, [pc, #388]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004b2a:	69db      	ldr	r3, [r3, #28]
 8004b2c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	699b      	ldr	r3, [r3, #24]
 8004b34:	495e      	ldr	r1, [pc, #376]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004b36:	4313      	orrs	r3, r2
 8004b38:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f003 0320 	and.w	r3, r3, #32
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d010      	beq.n	8004b68 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	69da      	ldr	r2, [r3, #28]
 8004b4a:	4b59      	ldr	r3, [pc, #356]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004b4c:	6a1b      	ldr	r3, [r3, #32]
 8004b4e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d908      	bls.n	8004b68 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004b56:	4b56      	ldr	r3, [pc, #344]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004b58:	6a1b      	ldr	r3, [r3, #32]
 8004b5a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	69db      	ldr	r3, [r3, #28]
 8004b62:	4953      	ldr	r1, [pc, #332]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004b64:	4313      	orrs	r3, r2
 8004b66:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 0302 	and.w	r3, r3, #2
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d010      	beq.n	8004b96 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	68da      	ldr	r2, [r3, #12]
 8004b78:	4b4d      	ldr	r3, [pc, #308]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004b7a:	699b      	ldr	r3, [r3, #24]
 8004b7c:	f003 030f 	and.w	r3, r3, #15
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d908      	bls.n	8004b96 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b84:	4b4a      	ldr	r3, [pc, #296]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	f023 020f 	bic.w	r2, r3, #15
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	4947      	ldr	r1, [pc, #284]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004b92:	4313      	orrs	r3, r2
 8004b94:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 0301 	and.w	r3, r3, #1
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d055      	beq.n	8004c4e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004ba2:	4b43      	ldr	r3, [pc, #268]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004ba4:	699b      	ldr	r3, [r3, #24]
 8004ba6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	4940      	ldr	r1, [pc, #256]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	2b02      	cmp	r3, #2
 8004bba:	d107      	bne.n	8004bcc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004bbc:	4b3c      	ldr	r3, [pc, #240]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d121      	bne.n	8004c0c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e0f6      	b.n	8004dba <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	2b03      	cmp	r3, #3
 8004bd2:	d107      	bne.n	8004be4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004bd4:	4b36      	ldr	r3, [pc, #216]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d115      	bne.n	8004c0c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	e0ea      	b.n	8004dba <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d107      	bne.n	8004bfc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004bec:	4b30      	ldr	r3, [pc, #192]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d109      	bne.n	8004c0c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e0de      	b.n	8004dba <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004bfc:	4b2c      	ldr	r3, [pc, #176]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 0304 	and.w	r3, r3, #4
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d101      	bne.n	8004c0c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e0d6      	b.n	8004dba <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004c0c:	4b28      	ldr	r3, [pc, #160]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	f023 0207 	bic.w	r2, r3, #7
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	4925      	ldr	r1, [pc, #148]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c1e:	f7fd fe21 	bl	8002864 <HAL_GetTick>
 8004c22:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c24:	e00a      	b.n	8004c3c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c26:	f7fd fe1d 	bl	8002864 <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d901      	bls.n	8004c3c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004c38:	2303      	movs	r3, #3
 8004c3a:	e0be      	b.n	8004dba <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c3c:	4b1c      	ldr	r3, [pc, #112]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004c3e:	691b      	ldr	r3, [r3, #16]
 8004c40:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	00db      	lsls	r3, r3, #3
 8004c4a:	429a      	cmp	r2, r3
 8004c4c:	d1eb      	bne.n	8004c26 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f003 0302 	and.w	r3, r3, #2
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d010      	beq.n	8004c7c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	68da      	ldr	r2, [r3, #12]
 8004c5e:	4b14      	ldr	r3, [pc, #80]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004c60:	699b      	ldr	r3, [r3, #24]
 8004c62:	f003 030f 	and.w	r3, r3, #15
 8004c66:	429a      	cmp	r2, r3
 8004c68:	d208      	bcs.n	8004c7c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c6a:	4b11      	ldr	r3, [pc, #68]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004c6c:	699b      	ldr	r3, [r3, #24]
 8004c6e:	f023 020f 	bic.w	r2, r3, #15
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	490e      	ldr	r1, [pc, #56]	@ (8004cb0 <HAL_RCC_ClockConfig+0x244>)
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004cac <HAL_RCC_ClockConfig+0x240>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 030f 	and.w	r3, r3, #15
 8004c84:	683a      	ldr	r2, [r7, #0]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d214      	bcs.n	8004cb4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c8a:	4b08      	ldr	r3, [pc, #32]	@ (8004cac <HAL_RCC_ClockConfig+0x240>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f023 020f 	bic.w	r2, r3, #15
 8004c92:	4906      	ldr	r1, [pc, #24]	@ (8004cac <HAL_RCC_ClockConfig+0x240>)
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c9a:	4b04      	ldr	r3, [pc, #16]	@ (8004cac <HAL_RCC_ClockConfig+0x240>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 030f 	and.w	r3, r3, #15
 8004ca2:	683a      	ldr	r2, [r7, #0]
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d005      	beq.n	8004cb4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e086      	b.n	8004dba <HAL_RCC_ClockConfig+0x34e>
 8004cac:	52002000 	.word	0x52002000
 8004cb0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 0304 	and.w	r3, r3, #4
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d010      	beq.n	8004ce2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	691a      	ldr	r2, [r3, #16]
 8004cc4:	4b3f      	ldr	r3, [pc, #252]	@ (8004dc4 <HAL_RCC_ClockConfig+0x358>)
 8004cc6:	699b      	ldr	r3, [r3, #24]
 8004cc8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d208      	bcs.n	8004ce2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004cd0:	4b3c      	ldr	r3, [pc, #240]	@ (8004dc4 <HAL_RCC_ClockConfig+0x358>)
 8004cd2:	699b      	ldr	r3, [r3, #24]
 8004cd4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	691b      	ldr	r3, [r3, #16]
 8004cdc:	4939      	ldr	r1, [pc, #228]	@ (8004dc4 <HAL_RCC_ClockConfig+0x358>)
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 0308 	and.w	r3, r3, #8
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d010      	beq.n	8004d10 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	695a      	ldr	r2, [r3, #20]
 8004cf2:	4b34      	ldr	r3, [pc, #208]	@ (8004dc4 <HAL_RCC_ClockConfig+0x358>)
 8004cf4:	69db      	ldr	r3, [r3, #28]
 8004cf6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d208      	bcs.n	8004d10 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004cfe:	4b31      	ldr	r3, [pc, #196]	@ (8004dc4 <HAL_RCC_ClockConfig+0x358>)
 8004d00:	69db      	ldr	r3, [r3, #28]
 8004d02:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	695b      	ldr	r3, [r3, #20]
 8004d0a:	492e      	ldr	r1, [pc, #184]	@ (8004dc4 <HAL_RCC_ClockConfig+0x358>)
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 0310 	and.w	r3, r3, #16
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d010      	beq.n	8004d3e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	699a      	ldr	r2, [r3, #24]
 8004d20:	4b28      	ldr	r3, [pc, #160]	@ (8004dc4 <HAL_RCC_ClockConfig+0x358>)
 8004d22:	69db      	ldr	r3, [r3, #28]
 8004d24:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d208      	bcs.n	8004d3e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004d2c:	4b25      	ldr	r3, [pc, #148]	@ (8004dc4 <HAL_RCC_ClockConfig+0x358>)
 8004d2e:	69db      	ldr	r3, [r3, #28]
 8004d30:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	699b      	ldr	r3, [r3, #24]
 8004d38:	4922      	ldr	r1, [pc, #136]	@ (8004dc4 <HAL_RCC_ClockConfig+0x358>)
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 0320 	and.w	r3, r3, #32
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d010      	beq.n	8004d6c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	69da      	ldr	r2, [r3, #28]
 8004d4e:	4b1d      	ldr	r3, [pc, #116]	@ (8004dc4 <HAL_RCC_ClockConfig+0x358>)
 8004d50:	6a1b      	ldr	r3, [r3, #32]
 8004d52:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d208      	bcs.n	8004d6c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004d5a:	4b1a      	ldr	r3, [pc, #104]	@ (8004dc4 <HAL_RCC_ClockConfig+0x358>)
 8004d5c:	6a1b      	ldr	r3, [r3, #32]
 8004d5e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	69db      	ldr	r3, [r3, #28]
 8004d66:	4917      	ldr	r1, [pc, #92]	@ (8004dc4 <HAL_RCC_ClockConfig+0x358>)
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004d6c:	f000 f834 	bl	8004dd8 <HAL_RCC_GetSysClockFreq>
 8004d70:	4602      	mov	r2, r0
 8004d72:	4b14      	ldr	r3, [pc, #80]	@ (8004dc4 <HAL_RCC_ClockConfig+0x358>)
 8004d74:	699b      	ldr	r3, [r3, #24]
 8004d76:	0a1b      	lsrs	r3, r3, #8
 8004d78:	f003 030f 	and.w	r3, r3, #15
 8004d7c:	4912      	ldr	r1, [pc, #72]	@ (8004dc8 <HAL_RCC_ClockConfig+0x35c>)
 8004d7e:	5ccb      	ldrb	r3, [r1, r3]
 8004d80:	f003 031f 	and.w	r3, r3, #31
 8004d84:	fa22 f303 	lsr.w	r3, r2, r3
 8004d88:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8004dc4 <HAL_RCC_ClockConfig+0x358>)
 8004d8c:	699b      	ldr	r3, [r3, #24]
 8004d8e:	f003 030f 	and.w	r3, r3, #15
 8004d92:	4a0d      	ldr	r2, [pc, #52]	@ (8004dc8 <HAL_RCC_ClockConfig+0x35c>)
 8004d94:	5cd3      	ldrb	r3, [r2, r3]
 8004d96:	f003 031f 	and.w	r3, r3, #31
 8004d9a:	693a      	ldr	r2, [r7, #16]
 8004d9c:	fa22 f303 	lsr.w	r3, r2, r3
 8004da0:	4a0a      	ldr	r2, [pc, #40]	@ (8004dcc <HAL_RCC_ClockConfig+0x360>)
 8004da2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004da4:	4a0a      	ldr	r2, [pc, #40]	@ (8004dd0 <HAL_RCC_ClockConfig+0x364>)
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004daa:	4b0a      	ldr	r3, [pc, #40]	@ (8004dd4 <HAL_RCC_ClockConfig+0x368>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4618      	mov	r0, r3
 8004db0:	f7fd fd0e 	bl	80027d0 <HAL_InitTick>
 8004db4:	4603      	mov	r3, r0
 8004db6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3718      	adds	r7, #24
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	58024400 	.word	0x58024400
 8004dc8:	0800a6c4 	.word	0x0800a6c4
 8004dcc:	240000a0 	.word	0x240000a0
 8004dd0:	2400009c 	.word	0x2400009c
 8004dd4:	240000a4 	.word	0x240000a4

08004dd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b089      	sub	sp, #36	@ 0x24
 8004ddc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004dde:	4bb3      	ldr	r3, [pc, #716]	@ (80050ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004de0:	691b      	ldr	r3, [r3, #16]
 8004de2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004de6:	2b18      	cmp	r3, #24
 8004de8:	f200 8155 	bhi.w	8005096 <HAL_RCC_GetSysClockFreq+0x2be>
 8004dec:	a201      	add	r2, pc, #4	@ (adr r2, 8004df4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004df2:	bf00      	nop
 8004df4:	08004e59 	.word	0x08004e59
 8004df8:	08005097 	.word	0x08005097
 8004dfc:	08005097 	.word	0x08005097
 8004e00:	08005097 	.word	0x08005097
 8004e04:	08005097 	.word	0x08005097
 8004e08:	08005097 	.word	0x08005097
 8004e0c:	08005097 	.word	0x08005097
 8004e10:	08005097 	.word	0x08005097
 8004e14:	08004e7f 	.word	0x08004e7f
 8004e18:	08005097 	.word	0x08005097
 8004e1c:	08005097 	.word	0x08005097
 8004e20:	08005097 	.word	0x08005097
 8004e24:	08005097 	.word	0x08005097
 8004e28:	08005097 	.word	0x08005097
 8004e2c:	08005097 	.word	0x08005097
 8004e30:	08005097 	.word	0x08005097
 8004e34:	08004e85 	.word	0x08004e85
 8004e38:	08005097 	.word	0x08005097
 8004e3c:	08005097 	.word	0x08005097
 8004e40:	08005097 	.word	0x08005097
 8004e44:	08005097 	.word	0x08005097
 8004e48:	08005097 	.word	0x08005097
 8004e4c:	08005097 	.word	0x08005097
 8004e50:	08005097 	.word	0x08005097
 8004e54:	08004e8b 	.word	0x08004e8b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e58:	4b94      	ldr	r3, [pc, #592]	@ (80050ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 0320 	and.w	r3, r3, #32
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d009      	beq.n	8004e78 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004e64:	4b91      	ldr	r3, [pc, #580]	@ (80050ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	08db      	lsrs	r3, r3, #3
 8004e6a:	f003 0303 	and.w	r3, r3, #3
 8004e6e:	4a90      	ldr	r2, [pc, #576]	@ (80050b0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004e70:	fa22 f303 	lsr.w	r3, r2, r3
 8004e74:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004e76:	e111      	b.n	800509c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004e78:	4b8d      	ldr	r3, [pc, #564]	@ (80050b0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004e7a:	61bb      	str	r3, [r7, #24]
      break;
 8004e7c:	e10e      	b.n	800509c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004e7e:	4b8d      	ldr	r3, [pc, #564]	@ (80050b4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004e80:	61bb      	str	r3, [r7, #24]
      break;
 8004e82:	e10b      	b.n	800509c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004e84:	4b8c      	ldr	r3, [pc, #560]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004e86:	61bb      	str	r3, [r7, #24]
      break;
 8004e88:	e108      	b.n	800509c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004e8a:	4b88      	ldr	r3, [pc, #544]	@ (80050ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e8e:	f003 0303 	and.w	r3, r3, #3
 8004e92:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004e94:	4b85      	ldr	r3, [pc, #532]	@ (80050ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e98:	091b      	lsrs	r3, r3, #4
 8004e9a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e9e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004ea0:	4b82      	ldr	r3, [pc, #520]	@ (80050ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ea4:	f003 0301 	and.w	r3, r3, #1
 8004ea8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004eaa:	4b80      	ldr	r3, [pc, #512]	@ (80050ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004eac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eae:	08db      	lsrs	r3, r3, #3
 8004eb0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004eb4:	68fa      	ldr	r2, [r7, #12]
 8004eb6:	fb02 f303 	mul.w	r3, r2, r3
 8004eba:	ee07 3a90 	vmov	s15, r3
 8004ebe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ec2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	f000 80e1 	beq.w	8005090 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	f000 8083 	beq.w	8004fdc <HAL_RCC_GetSysClockFreq+0x204>
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	2b02      	cmp	r3, #2
 8004eda:	f200 80a1 	bhi.w	8005020 <HAL_RCC_GetSysClockFreq+0x248>
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d003      	beq.n	8004eec <HAL_RCC_GetSysClockFreq+0x114>
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	2b01      	cmp	r3, #1
 8004ee8:	d056      	beq.n	8004f98 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004eea:	e099      	b.n	8005020 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004eec:	4b6f      	ldr	r3, [pc, #444]	@ (80050ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0320 	and.w	r3, r3, #32
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d02d      	beq.n	8004f54 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004ef8:	4b6c      	ldr	r3, [pc, #432]	@ (80050ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	08db      	lsrs	r3, r3, #3
 8004efe:	f003 0303 	and.w	r3, r3, #3
 8004f02:	4a6b      	ldr	r2, [pc, #428]	@ (80050b0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004f04:	fa22 f303 	lsr.w	r3, r2, r3
 8004f08:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	ee07 3a90 	vmov	s15, r3
 8004f10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	ee07 3a90 	vmov	s15, r3
 8004f1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f22:	4b62      	ldr	r3, [pc, #392]	@ (80050ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f2a:	ee07 3a90 	vmov	s15, r3
 8004f2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f32:	ed97 6a02 	vldr	s12, [r7, #8]
 8004f36:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80050bc <HAL_RCC_GetSysClockFreq+0x2e4>
 8004f3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f4e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004f52:	e087      	b.n	8005064 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	ee07 3a90 	vmov	s15, r3
 8004f5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f5e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80050c0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004f62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f66:	4b51      	ldr	r3, [pc, #324]	@ (80050ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f6e:	ee07 3a90 	vmov	s15, r3
 8004f72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f76:	ed97 6a02 	vldr	s12, [r7, #8]
 8004f7a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80050bc <HAL_RCC_GetSysClockFreq+0x2e4>
 8004f7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f92:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004f96:	e065      	b.n	8005064 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	ee07 3a90 	vmov	s15, r3
 8004f9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fa2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80050c4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004fa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004faa:	4b40      	ldr	r3, [pc, #256]	@ (80050ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fb2:	ee07 3a90 	vmov	s15, r3
 8004fb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fba:	ed97 6a02 	vldr	s12, [r7, #8]
 8004fbe:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80050bc <HAL_RCC_GetSysClockFreq+0x2e4>
 8004fc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004fc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004fca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004fce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004fd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fd6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004fda:	e043      	b.n	8005064 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	ee07 3a90 	vmov	s15, r3
 8004fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fe6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80050c8 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004fea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fee:	4b2f      	ldr	r3, [pc, #188]	@ (80050ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ff2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ff6:	ee07 3a90 	vmov	s15, r3
 8004ffa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ffe:	ed97 6a02 	vldr	s12, [r7, #8]
 8005002:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80050bc <HAL_RCC_GetSysClockFreq+0x2e4>
 8005006:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800500a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800500e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005012:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005016:	ee67 7a27 	vmul.f32	s15, s14, s15
 800501a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800501e:	e021      	b.n	8005064 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	ee07 3a90 	vmov	s15, r3
 8005026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800502a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80050c4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800502e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005032:	4b1e      	ldr	r3, [pc, #120]	@ (80050ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005036:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800503a:	ee07 3a90 	vmov	s15, r3
 800503e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005042:	ed97 6a02 	vldr	s12, [r7, #8]
 8005046:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80050bc <HAL_RCC_GetSysClockFreq+0x2e4>
 800504a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800504e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005052:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005056:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800505a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800505e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005062:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005064:	4b11      	ldr	r3, [pc, #68]	@ (80050ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005066:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005068:	0a5b      	lsrs	r3, r3, #9
 800506a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800506e:	3301      	adds	r3, #1
 8005070:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	ee07 3a90 	vmov	s15, r3
 8005078:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800507c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005080:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005084:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005088:	ee17 3a90 	vmov	r3, s15
 800508c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800508e:	e005      	b.n	800509c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005090:	2300      	movs	r3, #0
 8005092:	61bb      	str	r3, [r7, #24]
      break;
 8005094:	e002      	b.n	800509c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8005096:	4b07      	ldr	r3, [pc, #28]	@ (80050b4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005098:	61bb      	str	r3, [r7, #24]
      break;
 800509a:	bf00      	nop
  }

  return sysclockfreq;
 800509c:	69bb      	ldr	r3, [r7, #24]
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3724      	adds	r7, #36	@ 0x24
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	58024400 	.word	0x58024400
 80050b0:	03d09000 	.word	0x03d09000
 80050b4:	003d0900 	.word	0x003d0900
 80050b8:	017d7840 	.word	0x017d7840
 80050bc:	46000000 	.word	0x46000000
 80050c0:	4c742400 	.word	0x4c742400
 80050c4:	4a742400 	.word	0x4a742400
 80050c8:	4bbebc20 	.word	0x4bbebc20

080050cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b082      	sub	sp, #8
 80050d0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80050d2:	f7ff fe81 	bl	8004dd8 <HAL_RCC_GetSysClockFreq>
 80050d6:	4602      	mov	r2, r0
 80050d8:	4b10      	ldr	r3, [pc, #64]	@ (800511c <HAL_RCC_GetHCLKFreq+0x50>)
 80050da:	699b      	ldr	r3, [r3, #24]
 80050dc:	0a1b      	lsrs	r3, r3, #8
 80050de:	f003 030f 	and.w	r3, r3, #15
 80050e2:	490f      	ldr	r1, [pc, #60]	@ (8005120 <HAL_RCC_GetHCLKFreq+0x54>)
 80050e4:	5ccb      	ldrb	r3, [r1, r3]
 80050e6:	f003 031f 	and.w	r3, r3, #31
 80050ea:	fa22 f303 	lsr.w	r3, r2, r3
 80050ee:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80050f0:	4b0a      	ldr	r3, [pc, #40]	@ (800511c <HAL_RCC_GetHCLKFreq+0x50>)
 80050f2:	699b      	ldr	r3, [r3, #24]
 80050f4:	f003 030f 	and.w	r3, r3, #15
 80050f8:	4a09      	ldr	r2, [pc, #36]	@ (8005120 <HAL_RCC_GetHCLKFreq+0x54>)
 80050fa:	5cd3      	ldrb	r3, [r2, r3]
 80050fc:	f003 031f 	and.w	r3, r3, #31
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	fa22 f303 	lsr.w	r3, r2, r3
 8005106:	4a07      	ldr	r2, [pc, #28]	@ (8005124 <HAL_RCC_GetHCLKFreq+0x58>)
 8005108:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800510a:	4a07      	ldr	r2, [pc, #28]	@ (8005128 <HAL_RCC_GetHCLKFreq+0x5c>)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005110:	4b04      	ldr	r3, [pc, #16]	@ (8005124 <HAL_RCC_GetHCLKFreq+0x58>)
 8005112:	681b      	ldr	r3, [r3, #0]
}
 8005114:	4618      	mov	r0, r3
 8005116:	3708      	adds	r7, #8
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}
 800511c:	58024400 	.word	0x58024400
 8005120:	0800a6c4 	.word	0x0800a6c4
 8005124:	240000a0 	.word	0x240000a0
 8005128:	2400009c 	.word	0x2400009c

0800512c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005130:	f7ff ffcc 	bl	80050cc <HAL_RCC_GetHCLKFreq>
 8005134:	4602      	mov	r2, r0
 8005136:	4b06      	ldr	r3, [pc, #24]	@ (8005150 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005138:	69db      	ldr	r3, [r3, #28]
 800513a:	091b      	lsrs	r3, r3, #4
 800513c:	f003 0307 	and.w	r3, r3, #7
 8005140:	4904      	ldr	r1, [pc, #16]	@ (8005154 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005142:	5ccb      	ldrb	r3, [r1, r3]
 8005144:	f003 031f 	and.w	r3, r3, #31
 8005148:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800514c:	4618      	mov	r0, r3
 800514e:	bd80      	pop	{r7, pc}
 8005150:	58024400 	.word	0x58024400
 8005154:	0800a6c4 	.word	0x0800a6c4

08005158 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800515c:	f7ff ffb6 	bl	80050cc <HAL_RCC_GetHCLKFreq>
 8005160:	4602      	mov	r2, r0
 8005162:	4b06      	ldr	r3, [pc, #24]	@ (800517c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005164:	69db      	ldr	r3, [r3, #28]
 8005166:	0a1b      	lsrs	r3, r3, #8
 8005168:	f003 0307 	and.w	r3, r3, #7
 800516c:	4904      	ldr	r1, [pc, #16]	@ (8005180 <HAL_RCC_GetPCLK2Freq+0x28>)
 800516e:	5ccb      	ldrb	r3, [r1, r3]
 8005170:	f003 031f 	and.w	r3, r3, #31
 8005174:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005178:	4618      	mov	r0, r3
 800517a:	bd80      	pop	{r7, pc}
 800517c:	58024400 	.word	0x58024400
 8005180:	0800a6c4 	.word	0x0800a6c4

08005184 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005184:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005188:	b0ca      	sub	sp, #296	@ 0x128
 800518a:	af00      	add	r7, sp, #0
 800518c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005190:	2300      	movs	r3, #0
 8005192:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005196:	2300      	movs	r3, #0
 8005198:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800519c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80051a8:	2500      	movs	r5, #0
 80051aa:	ea54 0305 	orrs.w	r3, r4, r5
 80051ae:	d049      	beq.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80051b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80051b6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80051ba:	d02f      	beq.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80051bc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80051c0:	d828      	bhi.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80051c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80051c6:	d01a      	beq.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80051c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80051cc:	d822      	bhi.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d003      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x56>
 80051d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051d6:	d007      	beq.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80051d8:	e01c      	b.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051da:	4bb8      	ldr	r3, [pc, #736]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80051dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051de:	4ab7      	ldr	r2, [pc, #732]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80051e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80051e6:	e01a      	b.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80051e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051ec:	3308      	adds	r3, #8
 80051ee:	2102      	movs	r1, #2
 80051f0:	4618      	mov	r0, r3
 80051f2:	f001 fc8f 	bl	8006b14 <RCCEx_PLL2_Config>
 80051f6:	4603      	mov	r3, r0
 80051f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80051fc:	e00f      	b.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80051fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005202:	3328      	adds	r3, #40	@ 0x28
 8005204:	2102      	movs	r1, #2
 8005206:	4618      	mov	r0, r3
 8005208:	f001 fd36 	bl	8006c78 <RCCEx_PLL3_Config>
 800520c:	4603      	mov	r3, r0
 800520e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005212:	e004      	b.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800521a:	e000      	b.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800521c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800521e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005222:	2b00      	cmp	r3, #0
 8005224:	d10a      	bne.n	800523c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005226:	4ba5      	ldr	r3, [pc, #660]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005228:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800522a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800522e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005232:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005234:	4aa1      	ldr	r2, [pc, #644]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005236:	430b      	orrs	r3, r1
 8005238:	6513      	str	r3, [r2, #80]	@ 0x50
 800523a:	e003      	b.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800523c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005240:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800524c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005250:	f04f 0900 	mov.w	r9, #0
 8005254:	ea58 0309 	orrs.w	r3, r8, r9
 8005258:	d047      	beq.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800525a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800525e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005260:	2b04      	cmp	r3, #4
 8005262:	d82a      	bhi.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005264:	a201      	add	r2, pc, #4	@ (adr r2, 800526c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800526a:	bf00      	nop
 800526c:	08005281 	.word	0x08005281
 8005270:	0800528f 	.word	0x0800528f
 8005274:	080052a5 	.word	0x080052a5
 8005278:	080052c3 	.word	0x080052c3
 800527c:	080052c3 	.word	0x080052c3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005280:	4b8e      	ldr	r3, [pc, #568]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005284:	4a8d      	ldr	r2, [pc, #564]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005286:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800528a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800528c:	e01a      	b.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800528e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005292:	3308      	adds	r3, #8
 8005294:	2100      	movs	r1, #0
 8005296:	4618      	mov	r0, r3
 8005298:	f001 fc3c 	bl	8006b14 <RCCEx_PLL2_Config>
 800529c:	4603      	mov	r3, r0
 800529e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80052a2:	e00f      	b.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80052a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052a8:	3328      	adds	r3, #40	@ 0x28
 80052aa:	2100      	movs	r1, #0
 80052ac:	4618      	mov	r0, r3
 80052ae:	f001 fce3 	bl	8006c78 <RCCEx_PLL3_Config>
 80052b2:	4603      	mov	r3, r0
 80052b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80052b8:	e004      	b.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052c0:	e000      	b.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80052c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d10a      	bne.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80052cc:	4b7b      	ldr	r3, [pc, #492]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052d0:	f023 0107 	bic.w	r1, r3, #7
 80052d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052da:	4a78      	ldr	r2, [pc, #480]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052dc:	430b      	orrs	r3, r1
 80052de:	6513      	str	r3, [r2, #80]	@ 0x50
 80052e0:	e003      	b.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80052ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80052f6:	f04f 0b00 	mov.w	fp, #0
 80052fa:	ea5a 030b 	orrs.w	r3, sl, fp
 80052fe:	d04c      	beq.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8005300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005304:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005306:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800530a:	d030      	beq.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800530c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005310:	d829      	bhi.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005312:	2bc0      	cmp	r3, #192	@ 0xc0
 8005314:	d02d      	beq.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005316:	2bc0      	cmp	r3, #192	@ 0xc0
 8005318:	d825      	bhi.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800531a:	2b80      	cmp	r3, #128	@ 0x80
 800531c:	d018      	beq.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800531e:	2b80      	cmp	r3, #128	@ 0x80
 8005320:	d821      	bhi.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005322:	2b00      	cmp	r3, #0
 8005324:	d002      	beq.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8005326:	2b40      	cmp	r3, #64	@ 0x40
 8005328:	d007      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800532a:	e01c      	b.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800532c:	4b63      	ldr	r3, [pc, #396]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800532e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005330:	4a62      	ldr	r2, [pc, #392]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005332:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005336:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005338:	e01c      	b.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800533a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800533e:	3308      	adds	r3, #8
 8005340:	2100      	movs	r1, #0
 8005342:	4618      	mov	r0, r3
 8005344:	f001 fbe6 	bl	8006b14 <RCCEx_PLL2_Config>
 8005348:	4603      	mov	r3, r0
 800534a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800534e:	e011      	b.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005354:	3328      	adds	r3, #40	@ 0x28
 8005356:	2100      	movs	r1, #0
 8005358:	4618      	mov	r0, r3
 800535a:	f001 fc8d 	bl	8006c78 <RCCEx_PLL3_Config>
 800535e:	4603      	mov	r3, r0
 8005360:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005364:	e006      	b.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800536c:	e002      	b.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800536e:	bf00      	nop
 8005370:	e000      	b.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005372:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005374:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005378:	2b00      	cmp	r3, #0
 800537a:	d10a      	bne.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800537c:	4b4f      	ldr	r3, [pc, #316]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800537e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005380:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005388:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800538a:	4a4c      	ldr	r2, [pc, #304]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800538c:	430b      	orrs	r3, r1
 800538e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005390:	e003      	b.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005392:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005396:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800539a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800539e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80053a6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80053aa:	2300      	movs	r3, #0
 80053ac:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80053b0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80053b4:	460b      	mov	r3, r1
 80053b6:	4313      	orrs	r3, r2
 80053b8:	d053      	beq.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80053ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053be:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80053c2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80053c6:	d035      	beq.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80053c8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80053cc:	d82e      	bhi.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80053ce:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80053d2:	d031      	beq.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80053d4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80053d8:	d828      	bhi.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80053da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053de:	d01a      	beq.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80053e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053e4:	d822      	bhi.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d003      	beq.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80053ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80053ee:	d007      	beq.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80053f0:	e01c      	b.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053f2:	4b32      	ldr	r3, [pc, #200]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80053f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053f6:	4a31      	ldr	r2, [pc, #196]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80053f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80053fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80053fe:	e01c      	b.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005404:	3308      	adds	r3, #8
 8005406:	2100      	movs	r1, #0
 8005408:	4618      	mov	r0, r3
 800540a:	f001 fb83 	bl	8006b14 <RCCEx_PLL2_Config>
 800540e:	4603      	mov	r3, r0
 8005410:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005414:	e011      	b.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005416:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800541a:	3328      	adds	r3, #40	@ 0x28
 800541c:	2100      	movs	r1, #0
 800541e:	4618      	mov	r0, r3
 8005420:	f001 fc2a 	bl	8006c78 <RCCEx_PLL3_Config>
 8005424:	4603      	mov	r3, r0
 8005426:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800542a:	e006      	b.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005432:	e002      	b.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005434:	bf00      	nop
 8005436:	e000      	b.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005438:	bf00      	nop
    }

    if (ret == HAL_OK)
 800543a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800543e:	2b00      	cmp	r3, #0
 8005440:	d10b      	bne.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005442:	4b1e      	ldr	r3, [pc, #120]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005446:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800544a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800544e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005452:	4a1a      	ldr	r2, [pc, #104]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005454:	430b      	orrs	r3, r1
 8005456:	6593      	str	r3, [r2, #88]	@ 0x58
 8005458:	e003      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800545a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800545e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800546a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800546e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005472:	2300      	movs	r3, #0
 8005474:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005478:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800547c:	460b      	mov	r3, r1
 800547e:	4313      	orrs	r3, r2
 8005480:	d056      	beq.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005486:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800548a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800548e:	d038      	beq.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005490:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005494:	d831      	bhi.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005496:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800549a:	d034      	beq.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800549c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80054a0:	d82b      	bhi.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 80054a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80054a6:	d01d      	beq.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80054a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80054ac:	d825      	bhi.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d006      	beq.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80054b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80054b6:	d00a      	beq.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80054b8:	e01f      	b.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 80054ba:	bf00      	nop
 80054bc:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054c0:	4ba2      	ldr	r3, [pc, #648]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80054c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054c4:	4aa1      	ldr	r2, [pc, #644]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80054c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80054cc:	e01c      	b.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80054ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054d2:	3308      	adds	r3, #8
 80054d4:	2100      	movs	r1, #0
 80054d6:	4618      	mov	r0, r3
 80054d8:	f001 fb1c 	bl	8006b14 <RCCEx_PLL2_Config>
 80054dc:	4603      	mov	r3, r0
 80054de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80054e2:	e011      	b.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80054e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054e8:	3328      	adds	r3, #40	@ 0x28
 80054ea:	2100      	movs	r1, #0
 80054ec:	4618      	mov	r0, r3
 80054ee:	f001 fbc3 	bl	8006c78 <RCCEx_PLL3_Config>
 80054f2:	4603      	mov	r3, r0
 80054f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80054f8:	e006      	b.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005500:	e002      	b.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005502:	bf00      	nop
 8005504:	e000      	b.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005506:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005508:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800550c:	2b00      	cmp	r3, #0
 800550e:	d10b      	bne.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005510:	4b8e      	ldr	r3, [pc, #568]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005514:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005518:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800551c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005520:	4a8a      	ldr	r2, [pc, #552]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005522:	430b      	orrs	r3, r1
 8005524:	6593      	str	r3, [r2, #88]	@ 0x58
 8005526:	e003      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005528:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800552c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005530:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005538:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800553c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005540:	2300      	movs	r3, #0
 8005542:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005546:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800554a:	460b      	mov	r3, r1
 800554c:	4313      	orrs	r3, r2
 800554e:	d03a      	beq.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005550:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005556:	2b30      	cmp	r3, #48	@ 0x30
 8005558:	d01f      	beq.n	800559a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800555a:	2b30      	cmp	r3, #48	@ 0x30
 800555c:	d819      	bhi.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800555e:	2b20      	cmp	r3, #32
 8005560:	d00c      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005562:	2b20      	cmp	r3, #32
 8005564:	d815      	bhi.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005566:	2b00      	cmp	r3, #0
 8005568:	d019      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800556a:	2b10      	cmp	r3, #16
 800556c:	d111      	bne.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800556e:	4b77      	ldr	r3, [pc, #476]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005572:	4a76      	ldr	r2, [pc, #472]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005574:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005578:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800557a:	e011      	b.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800557c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005580:	3308      	adds	r3, #8
 8005582:	2102      	movs	r1, #2
 8005584:	4618      	mov	r0, r3
 8005586:	f001 fac5 	bl	8006b14 <RCCEx_PLL2_Config>
 800558a:	4603      	mov	r3, r0
 800558c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005590:	e006      	b.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005598:	e002      	b.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800559a:	bf00      	nop
 800559c:	e000      	b.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800559e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d10a      	bne.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80055a8:	4b68      	ldr	r3, [pc, #416]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80055aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055ac:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80055b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055b6:	4a65      	ldr	r2, [pc, #404]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80055b8:	430b      	orrs	r3, r1
 80055ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80055bc:	e003      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80055c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ce:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80055d2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80055d6:	2300      	movs	r3, #0
 80055d8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80055dc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80055e0:	460b      	mov	r3, r1
 80055e2:	4313      	orrs	r3, r2
 80055e4:	d051      	beq.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80055e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055f0:	d035      	beq.n	800565e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80055f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055f6:	d82e      	bhi.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80055f8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80055fc:	d031      	beq.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80055fe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005602:	d828      	bhi.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005604:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005608:	d01a      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800560a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800560e:	d822      	bhi.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005610:	2b00      	cmp	r3, #0
 8005612:	d003      	beq.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8005614:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005618:	d007      	beq.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800561a:	e01c      	b.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800561c:	4b4b      	ldr	r3, [pc, #300]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800561e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005620:	4a4a      	ldr	r2, [pc, #296]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005622:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005626:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005628:	e01c      	b.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800562a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800562e:	3308      	adds	r3, #8
 8005630:	2100      	movs	r1, #0
 8005632:	4618      	mov	r0, r3
 8005634:	f001 fa6e 	bl	8006b14 <RCCEx_PLL2_Config>
 8005638:	4603      	mov	r3, r0
 800563a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800563e:	e011      	b.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005640:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005644:	3328      	adds	r3, #40	@ 0x28
 8005646:	2100      	movs	r1, #0
 8005648:	4618      	mov	r0, r3
 800564a:	f001 fb15 	bl	8006c78 <RCCEx_PLL3_Config>
 800564e:	4603      	mov	r3, r0
 8005650:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005654:	e006      	b.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800565c:	e002      	b.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800565e:	bf00      	nop
 8005660:	e000      	b.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005662:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005664:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005668:	2b00      	cmp	r3, #0
 800566a:	d10a      	bne.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800566c:	4b37      	ldr	r3, [pc, #220]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800566e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005670:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005674:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005678:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800567a:	4a34      	ldr	r2, [pc, #208]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800567c:	430b      	orrs	r3, r1
 800567e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005680:	e003      	b.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005682:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005686:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800568a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800568e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005692:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005696:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800569a:	2300      	movs	r3, #0
 800569c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80056a0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80056a4:	460b      	mov	r3, r1
 80056a6:	4313      	orrs	r3, r2
 80056a8:	d056      	beq.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80056aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056b4:	d033      	beq.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80056b6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056ba:	d82c      	bhi.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80056bc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80056c0:	d02f      	beq.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80056c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80056c6:	d826      	bhi.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80056c8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80056cc:	d02b      	beq.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80056ce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80056d2:	d820      	bhi.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80056d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80056d8:	d012      	beq.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80056da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80056de:	d81a      	bhi.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d022      	beq.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80056e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056e8:	d115      	bne.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80056ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056ee:	3308      	adds	r3, #8
 80056f0:	2101      	movs	r1, #1
 80056f2:	4618      	mov	r0, r3
 80056f4:	f001 fa0e 	bl	8006b14 <RCCEx_PLL2_Config>
 80056f8:	4603      	mov	r3, r0
 80056fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80056fe:	e015      	b.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005700:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005704:	3328      	adds	r3, #40	@ 0x28
 8005706:	2101      	movs	r1, #1
 8005708:	4618      	mov	r0, r3
 800570a:	f001 fab5 	bl	8006c78 <RCCEx_PLL3_Config>
 800570e:	4603      	mov	r3, r0
 8005710:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005714:	e00a      	b.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800571c:	e006      	b.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800571e:	bf00      	nop
 8005720:	e004      	b.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005722:	bf00      	nop
 8005724:	e002      	b.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005726:	bf00      	nop
 8005728:	e000      	b.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800572a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800572c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005730:	2b00      	cmp	r3, #0
 8005732:	d10d      	bne.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005734:	4b05      	ldr	r3, [pc, #20]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005736:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005738:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800573c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005740:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005742:	4a02      	ldr	r2, [pc, #8]	@ (800574c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005744:	430b      	orrs	r3, r1
 8005746:	6513      	str	r3, [r2, #80]	@ 0x50
 8005748:	e006      	b.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800574a:	bf00      	nop
 800574c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005750:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005754:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005758:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800575c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005760:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005764:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005768:	2300      	movs	r3, #0
 800576a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800576e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005772:	460b      	mov	r3, r1
 8005774:	4313      	orrs	r3, r2
 8005776:	d055      	beq.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005778:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800577c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005780:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005784:	d033      	beq.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005786:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800578a:	d82c      	bhi.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800578c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005790:	d02f      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005792:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005796:	d826      	bhi.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005798:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800579c:	d02b      	beq.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800579e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80057a2:	d820      	bhi.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80057a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057a8:	d012      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80057aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057ae:	d81a      	bhi.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d022      	beq.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x676>
 80057b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057b8:	d115      	bne.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80057ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057be:	3308      	adds	r3, #8
 80057c0:	2101      	movs	r1, #1
 80057c2:	4618      	mov	r0, r3
 80057c4:	f001 f9a6 	bl	8006b14 <RCCEx_PLL2_Config>
 80057c8:	4603      	mov	r3, r0
 80057ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80057ce:	e015      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80057d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057d4:	3328      	adds	r3, #40	@ 0x28
 80057d6:	2101      	movs	r1, #1
 80057d8:	4618      	mov	r0, r3
 80057da:	f001 fa4d 	bl	8006c78 <RCCEx_PLL3_Config>
 80057de:	4603      	mov	r3, r0
 80057e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80057e4:	e00a      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057ec:	e006      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80057ee:	bf00      	nop
 80057f0:	e004      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80057f2:	bf00      	nop
 80057f4:	e002      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80057f6:	bf00      	nop
 80057f8:	e000      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80057fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005800:	2b00      	cmp	r3, #0
 8005802:	d10b      	bne.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005804:	4ba3      	ldr	r3, [pc, #652]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005808:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800580c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005810:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005814:	4a9f      	ldr	r2, [pc, #636]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005816:	430b      	orrs	r3, r1
 8005818:	6593      	str	r3, [r2, #88]	@ 0x58
 800581a:	e003      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800581c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005820:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005824:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800582c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005830:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005834:	2300      	movs	r3, #0
 8005836:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800583a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800583e:	460b      	mov	r3, r1
 8005840:	4313      	orrs	r3, r2
 8005842:	d037      	beq.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005844:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005848:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800584a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800584e:	d00e      	beq.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005850:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005854:	d816      	bhi.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005856:	2b00      	cmp	r3, #0
 8005858:	d018      	beq.n	800588c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800585a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800585e:	d111      	bne.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005860:	4b8c      	ldr	r3, [pc, #560]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005864:	4a8b      	ldr	r2, [pc, #556]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005866:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800586a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800586c:	e00f      	b.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800586e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005872:	3308      	adds	r3, #8
 8005874:	2101      	movs	r1, #1
 8005876:	4618      	mov	r0, r3
 8005878:	f001 f94c 	bl	8006b14 <RCCEx_PLL2_Config>
 800587c:	4603      	mov	r3, r0
 800587e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005882:	e004      	b.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800588a:	e000      	b.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800588c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800588e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005892:	2b00      	cmp	r3, #0
 8005894:	d10a      	bne.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005896:	4b7f      	ldr	r3, [pc, #508]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005898:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800589a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800589e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058a4:	4a7b      	ldr	r2, [pc, #492]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058a6:	430b      	orrs	r3, r1
 80058a8:	6513      	str	r3, [r2, #80]	@ 0x50
 80058aa:	e003      	b.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80058b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058bc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80058c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80058c4:	2300      	movs	r3, #0
 80058c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80058ca:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80058ce:	460b      	mov	r3, r1
 80058d0:	4313      	orrs	r3, r2
 80058d2:	d039      	beq.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80058d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058da:	2b03      	cmp	r3, #3
 80058dc:	d81c      	bhi.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80058de:	a201      	add	r2, pc, #4	@ (adr r2, 80058e4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80058e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058e4:	08005921 	.word	0x08005921
 80058e8:	080058f5 	.word	0x080058f5
 80058ec:	08005903 	.word	0x08005903
 80058f0:	08005921 	.word	0x08005921
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058f4:	4b67      	ldr	r3, [pc, #412]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058f8:	4a66      	ldr	r2, [pc, #408]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005900:	e00f      	b.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005906:	3308      	adds	r3, #8
 8005908:	2102      	movs	r1, #2
 800590a:	4618      	mov	r0, r3
 800590c:	f001 f902 	bl	8006b14 <RCCEx_PLL2_Config>
 8005910:	4603      	mov	r3, r0
 8005912:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005916:	e004      	b.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800591e:	e000      	b.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005920:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005922:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005926:	2b00      	cmp	r3, #0
 8005928:	d10a      	bne.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800592a:	4b5a      	ldr	r3, [pc, #360]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800592c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800592e:	f023 0103 	bic.w	r1, r3, #3
 8005932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005936:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005938:	4a56      	ldr	r2, [pc, #344]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800593a:	430b      	orrs	r3, r1
 800593c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800593e:	e003      	b.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005940:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005944:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005948:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800594c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005950:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005954:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005958:	2300      	movs	r3, #0
 800595a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800595e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005962:	460b      	mov	r3, r1
 8005964:	4313      	orrs	r3, r2
 8005966:	f000 809f 	beq.w	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800596a:	4b4b      	ldr	r3, [pc, #300]	@ (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a4a      	ldr	r2, [pc, #296]	@ (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005970:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005974:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005976:	f7fc ff75 	bl	8002864 <HAL_GetTick>
 800597a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800597e:	e00b      	b.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005980:	f7fc ff70 	bl	8002864 <HAL_GetTick>
 8005984:	4602      	mov	r2, r0
 8005986:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800598a:	1ad3      	subs	r3, r2, r3
 800598c:	2b64      	cmp	r3, #100	@ 0x64
 800598e:	d903      	bls.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005996:	e005      	b.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005998:	4b3f      	ldr	r3, [pc, #252]	@ (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d0ed      	beq.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80059a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d179      	bne.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80059ac:	4b39      	ldr	r3, [pc, #228]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059ae:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80059b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059b4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80059b8:	4053      	eors	r3, r2
 80059ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d015      	beq.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059c2:	4b34      	ldr	r3, [pc, #208]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059ca:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80059ce:	4b31      	ldr	r3, [pc, #196]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059d2:	4a30      	ldr	r2, [pc, #192]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059d8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80059da:	4b2e      	ldr	r3, [pc, #184]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059de:	4a2d      	ldr	r2, [pc, #180]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059e4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80059e6:	4a2b      	ldr	r2, [pc, #172]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059e8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80059ec:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80059ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059f2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80059f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059fa:	d118      	bne.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059fc:	f7fc ff32 	bl	8002864 <HAL_GetTick>
 8005a00:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a04:	e00d      	b.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a06:	f7fc ff2d 	bl	8002864 <HAL_GetTick>
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005a10:	1ad2      	subs	r2, r2, r3
 8005a12:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005a16:	429a      	cmp	r2, r3
 8005a18:	d903      	bls.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005a20:	e005      	b.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a22:	4b1c      	ldr	r3, [pc, #112]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a26:	f003 0302 	and.w	r3, r3, #2
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d0eb      	beq.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8005a2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d129      	bne.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a3a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a46:	d10e      	bne.n	8005a66 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005a48:	4b12      	ldr	r3, [pc, #72]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a4a:	691b      	ldr	r3, [r3, #16]
 8005a4c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005a50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a54:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a58:	091a      	lsrs	r2, r3, #4
 8005a5a:	4b10      	ldr	r3, [pc, #64]	@ (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005a5c:	4013      	ands	r3, r2
 8005a5e:	4a0d      	ldr	r2, [pc, #52]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a60:	430b      	orrs	r3, r1
 8005a62:	6113      	str	r3, [r2, #16]
 8005a64:	e005      	b.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005a66:	4b0b      	ldr	r3, [pc, #44]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a68:	691b      	ldr	r3, [r3, #16]
 8005a6a:	4a0a      	ldr	r2, [pc, #40]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a6c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005a70:	6113      	str	r3, [r2, #16]
 8005a72:	4b08      	ldr	r3, [pc, #32]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a74:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a7a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a82:	4a04      	ldr	r2, [pc, #16]	@ (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a84:	430b      	orrs	r3, r1
 8005a86:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a88:	e00e      	b.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005a8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005a92:	e009      	b.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005a94:	58024400 	.word	0x58024400
 8005a98:	58024800 	.word	0x58024800
 8005a9c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aa0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005aa4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ab0:	f002 0301 	and.w	r3, r2, #1
 8005ab4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005ab8:	2300      	movs	r3, #0
 8005aba:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005abe:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005ac2:	460b      	mov	r3, r1
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	f000 8089 	beq.w	8005bdc <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ace:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ad0:	2b28      	cmp	r3, #40	@ 0x28
 8005ad2:	d86b      	bhi.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005ad4:	a201      	add	r2, pc, #4	@ (adr r2, 8005adc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ada:	bf00      	nop
 8005adc:	08005bb5 	.word	0x08005bb5
 8005ae0:	08005bad 	.word	0x08005bad
 8005ae4:	08005bad 	.word	0x08005bad
 8005ae8:	08005bad 	.word	0x08005bad
 8005aec:	08005bad 	.word	0x08005bad
 8005af0:	08005bad 	.word	0x08005bad
 8005af4:	08005bad 	.word	0x08005bad
 8005af8:	08005bad 	.word	0x08005bad
 8005afc:	08005b81 	.word	0x08005b81
 8005b00:	08005bad 	.word	0x08005bad
 8005b04:	08005bad 	.word	0x08005bad
 8005b08:	08005bad 	.word	0x08005bad
 8005b0c:	08005bad 	.word	0x08005bad
 8005b10:	08005bad 	.word	0x08005bad
 8005b14:	08005bad 	.word	0x08005bad
 8005b18:	08005bad 	.word	0x08005bad
 8005b1c:	08005b97 	.word	0x08005b97
 8005b20:	08005bad 	.word	0x08005bad
 8005b24:	08005bad 	.word	0x08005bad
 8005b28:	08005bad 	.word	0x08005bad
 8005b2c:	08005bad 	.word	0x08005bad
 8005b30:	08005bad 	.word	0x08005bad
 8005b34:	08005bad 	.word	0x08005bad
 8005b38:	08005bad 	.word	0x08005bad
 8005b3c:	08005bb5 	.word	0x08005bb5
 8005b40:	08005bad 	.word	0x08005bad
 8005b44:	08005bad 	.word	0x08005bad
 8005b48:	08005bad 	.word	0x08005bad
 8005b4c:	08005bad 	.word	0x08005bad
 8005b50:	08005bad 	.word	0x08005bad
 8005b54:	08005bad 	.word	0x08005bad
 8005b58:	08005bad 	.word	0x08005bad
 8005b5c:	08005bb5 	.word	0x08005bb5
 8005b60:	08005bad 	.word	0x08005bad
 8005b64:	08005bad 	.word	0x08005bad
 8005b68:	08005bad 	.word	0x08005bad
 8005b6c:	08005bad 	.word	0x08005bad
 8005b70:	08005bad 	.word	0x08005bad
 8005b74:	08005bad 	.word	0x08005bad
 8005b78:	08005bad 	.word	0x08005bad
 8005b7c:	08005bb5 	.word	0x08005bb5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005b80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b84:	3308      	adds	r3, #8
 8005b86:	2101      	movs	r1, #1
 8005b88:	4618      	mov	r0, r3
 8005b8a:	f000 ffc3 	bl	8006b14 <RCCEx_PLL2_Config>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005b94:	e00f      	b.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b9a:	3328      	adds	r3, #40	@ 0x28
 8005b9c:	2101      	movs	r1, #1
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	f001 f86a 	bl	8006c78 <RCCEx_PLL3_Config>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005baa:	e004      	b.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005bb2:	e000      	b.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005bb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d10a      	bne.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005bbe:	4bbf      	ldr	r3, [pc, #764]	@ (8005ebc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005bc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bc2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005bc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005bcc:	4abb      	ldr	r2, [pc, #748]	@ (8005ebc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005bce:	430b      	orrs	r3, r1
 8005bd0:	6553      	str	r3, [r2, #84]	@ 0x54
 8005bd2:	e003      	b.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bd8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005bdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be4:	f002 0302 	and.w	r3, r2, #2
 8005be8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005bec:	2300      	movs	r3, #0
 8005bee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005bf2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005bf6:	460b      	mov	r3, r1
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	d041      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005bfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c00:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005c02:	2b05      	cmp	r3, #5
 8005c04:	d824      	bhi.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005c06:	a201      	add	r2, pc, #4	@ (adr r2, 8005c0c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c0c:	08005c59 	.word	0x08005c59
 8005c10:	08005c25 	.word	0x08005c25
 8005c14:	08005c3b 	.word	0x08005c3b
 8005c18:	08005c59 	.word	0x08005c59
 8005c1c:	08005c59 	.word	0x08005c59
 8005c20:	08005c59 	.word	0x08005c59
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005c24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c28:	3308      	adds	r3, #8
 8005c2a:	2101      	movs	r1, #1
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f000 ff71 	bl	8006b14 <RCCEx_PLL2_Config>
 8005c32:	4603      	mov	r3, r0
 8005c34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005c38:	e00f      	b.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c3e:	3328      	adds	r3, #40	@ 0x28
 8005c40:	2101      	movs	r1, #1
 8005c42:	4618      	mov	r0, r3
 8005c44:	f001 f818 	bl	8006c78 <RCCEx_PLL3_Config>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005c4e:	e004      	b.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c56:	e000      	b.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005c58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d10a      	bne.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005c62:	4b96      	ldr	r3, [pc, #600]	@ (8005ebc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c66:	f023 0107 	bic.w	r1, r3, #7
 8005c6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005c70:	4a92      	ldr	r2, [pc, #584]	@ (8005ebc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c72:	430b      	orrs	r3, r1
 8005c74:	6553      	str	r3, [r2, #84]	@ 0x54
 8005c76:	e003      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c88:	f002 0304 	and.w	r3, r2, #4
 8005c8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c90:	2300      	movs	r3, #0
 8005c92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c96:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005c9a:	460b      	mov	r3, r1
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	d044      	beq.n	8005d2a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005ca0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ca4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ca8:	2b05      	cmp	r3, #5
 8005caa:	d825      	bhi.n	8005cf8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005cac:	a201      	add	r2, pc, #4	@ (adr r2, 8005cb4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cb2:	bf00      	nop
 8005cb4:	08005d01 	.word	0x08005d01
 8005cb8:	08005ccd 	.word	0x08005ccd
 8005cbc:	08005ce3 	.word	0x08005ce3
 8005cc0:	08005d01 	.word	0x08005d01
 8005cc4:	08005d01 	.word	0x08005d01
 8005cc8:	08005d01 	.word	0x08005d01
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005ccc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cd0:	3308      	adds	r3, #8
 8005cd2:	2101      	movs	r1, #1
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f000 ff1d 	bl	8006b14 <RCCEx_PLL2_Config>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005ce0:	e00f      	b.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005ce2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ce6:	3328      	adds	r3, #40	@ 0x28
 8005ce8:	2101      	movs	r1, #1
 8005cea:	4618      	mov	r0, r3
 8005cec:	f000 ffc4 	bl	8006c78 <RCCEx_PLL3_Config>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005cf6:	e004      	b.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005cfe:	e000      	b.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005d00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d10b      	bne.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005d0a:	4b6c      	ldr	r3, [pc, #432]	@ (8005ebc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d0e:	f023 0107 	bic.w	r1, r3, #7
 8005d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d1a:	4a68      	ldr	r2, [pc, #416]	@ (8005ebc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005d1c:	430b      	orrs	r3, r1
 8005d1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d20:	e003      	b.n	8005d2a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d32:	f002 0320 	and.w	r3, r2, #32
 8005d36:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005d40:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005d44:	460b      	mov	r3, r1
 8005d46:	4313      	orrs	r3, r2
 8005d48:	d055      	beq.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d52:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d56:	d033      	beq.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005d58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d5c:	d82c      	bhi.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005d5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d62:	d02f      	beq.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005d64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d68:	d826      	bhi.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005d6a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005d6e:	d02b      	beq.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005d70:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005d74:	d820      	bhi.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005d76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d7a:	d012      	beq.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005d7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d80:	d81a      	bhi.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d022      	beq.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005d86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d8a:	d115      	bne.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005d8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d90:	3308      	adds	r3, #8
 8005d92:	2100      	movs	r1, #0
 8005d94:	4618      	mov	r0, r3
 8005d96:	f000 febd 	bl	8006b14 <RCCEx_PLL2_Config>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005da0:	e015      	b.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005da6:	3328      	adds	r3, #40	@ 0x28
 8005da8:	2102      	movs	r1, #2
 8005daa:	4618      	mov	r0, r3
 8005dac:	f000 ff64 	bl	8006c78 <RCCEx_PLL3_Config>
 8005db0:	4603      	mov	r3, r0
 8005db2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005db6:	e00a      	b.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005dbe:	e006      	b.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005dc0:	bf00      	nop
 8005dc2:	e004      	b.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005dc4:	bf00      	nop
 8005dc6:	e002      	b.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005dc8:	bf00      	nop
 8005dca:	e000      	b.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005dcc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d10b      	bne.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005dd6:	4b39      	ldr	r3, [pc, #228]	@ (8005ebc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dda:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005de6:	4a35      	ldr	r2, [pc, #212]	@ (8005ebc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005de8:	430b      	orrs	r3, r1
 8005dea:	6553      	str	r3, [r2, #84]	@ 0x54
 8005dec:	e003      	b.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005df2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dfe:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005e02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005e06:	2300      	movs	r3, #0
 8005e08:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005e0c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005e10:	460b      	mov	r3, r1
 8005e12:	4313      	orrs	r3, r2
 8005e14:	d058      	beq.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005e16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e1e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005e22:	d033      	beq.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005e24:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005e28:	d82c      	bhi.n	8005e84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005e2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e2e:	d02f      	beq.n	8005e90 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005e30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e34:	d826      	bhi.n	8005e84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005e36:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005e3a:	d02b      	beq.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005e3c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005e40:	d820      	bhi.n	8005e84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005e42:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e46:	d012      	beq.n	8005e6e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005e48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e4c:	d81a      	bhi.n	8005e84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d022      	beq.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005e52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e56:	d115      	bne.n	8005e84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e5c:	3308      	adds	r3, #8
 8005e5e:	2100      	movs	r1, #0
 8005e60:	4618      	mov	r0, r3
 8005e62:	f000 fe57 	bl	8006b14 <RCCEx_PLL2_Config>
 8005e66:	4603      	mov	r3, r0
 8005e68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005e6c:	e015      	b.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e72:	3328      	adds	r3, #40	@ 0x28
 8005e74:	2102      	movs	r1, #2
 8005e76:	4618      	mov	r0, r3
 8005e78:	f000 fefe 	bl	8006c78 <RCCEx_PLL3_Config>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005e82:	e00a      	b.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e8a:	e006      	b.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005e8c:	bf00      	nop
 8005e8e:	e004      	b.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005e90:	bf00      	nop
 8005e92:	e002      	b.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005e94:	bf00      	nop
 8005e96:	e000      	b.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005e98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d10e      	bne.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005ea2:	4b06      	ldr	r3, [pc, #24]	@ (8005ebc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ea6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005eb2:	4a02      	ldr	r2, [pc, #8]	@ (8005ebc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005eb4:	430b      	orrs	r3, r1
 8005eb6:	6593      	str	r3, [r2, #88]	@ 0x58
 8005eb8:	e006      	b.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005eba:	bf00      	nop
 8005ebc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ec0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ec4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005ec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ed0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005ed4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005ed8:	2300      	movs	r3, #0
 8005eda:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005ede:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005ee2:	460b      	mov	r3, r1
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	d055      	beq.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005ee8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005ef0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005ef4:	d033      	beq.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005ef6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005efa:	d82c      	bhi.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005efc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f00:	d02f      	beq.n	8005f62 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005f02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f06:	d826      	bhi.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005f08:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005f0c:	d02b      	beq.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005f0e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005f12:	d820      	bhi.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005f14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f18:	d012      	beq.n	8005f40 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005f1a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f1e:	d81a      	bhi.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d022      	beq.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005f24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f28:	d115      	bne.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005f2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f2e:	3308      	adds	r3, #8
 8005f30:	2100      	movs	r1, #0
 8005f32:	4618      	mov	r0, r3
 8005f34:	f000 fdee 	bl	8006b14 <RCCEx_PLL2_Config>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005f3e:	e015      	b.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005f40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f44:	3328      	adds	r3, #40	@ 0x28
 8005f46:	2102      	movs	r1, #2
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f000 fe95 	bl	8006c78 <RCCEx_PLL3_Config>
 8005f4e:	4603      	mov	r3, r0
 8005f50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005f54:	e00a      	b.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f5c:	e006      	b.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005f5e:	bf00      	nop
 8005f60:	e004      	b.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005f62:	bf00      	nop
 8005f64:	e002      	b.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005f66:	bf00      	nop
 8005f68:	e000      	b.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005f6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d10b      	bne.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005f74:	4ba1      	ldr	r3, [pc, #644]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f78:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005f7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f80:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005f84:	4a9d      	ldr	r2, [pc, #628]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f86:	430b      	orrs	r3, r1
 8005f88:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f8a:	e003      	b.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f9c:	f002 0308 	and.w	r3, r2, #8
 8005fa0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005faa:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005fae:	460b      	mov	r3, r1
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	d01e      	beq.n	8005ff2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005fbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fc0:	d10c      	bne.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fc6:	3328      	adds	r3, #40	@ 0x28
 8005fc8:	2102      	movs	r1, #2
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f000 fe54 	bl	8006c78 <RCCEx_PLL3_Config>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d002      	beq.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005fdc:	4b87      	ldr	r3, [pc, #540]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fe0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005fe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fe8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005fec:	4a83      	ldr	r2, [pc, #524]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005fee:	430b      	orrs	r3, r1
 8005ff0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005ff2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ffa:	f002 0310 	and.w	r3, r2, #16
 8005ffe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006002:	2300      	movs	r3, #0
 8006004:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006008:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800600c:	460b      	mov	r3, r1
 800600e:	4313      	orrs	r3, r2
 8006010:	d01e      	beq.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8006012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006016:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800601a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800601e:	d10c      	bne.n	800603a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006024:	3328      	adds	r3, #40	@ 0x28
 8006026:	2102      	movs	r1, #2
 8006028:	4618      	mov	r0, r3
 800602a:	f000 fe25 	bl	8006c78 <RCCEx_PLL3_Config>
 800602e:	4603      	mov	r3, r0
 8006030:	2b00      	cmp	r3, #0
 8006032:	d002      	beq.n	800603a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8006034:	2301      	movs	r3, #1
 8006036:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800603a:	4b70      	ldr	r3, [pc, #448]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800603c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800603e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006042:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006046:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800604a:	4a6c      	ldr	r2, [pc, #432]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800604c:	430b      	orrs	r3, r1
 800604e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006058:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800605c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006060:	2300      	movs	r3, #0
 8006062:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006066:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800606a:	460b      	mov	r3, r1
 800606c:	4313      	orrs	r3, r2
 800606e:	d03e      	beq.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006070:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006074:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006078:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800607c:	d022      	beq.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800607e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006082:	d81b      	bhi.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8006084:	2b00      	cmp	r3, #0
 8006086:	d003      	beq.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8006088:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800608c:	d00b      	beq.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800608e:	e015      	b.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006094:	3308      	adds	r3, #8
 8006096:	2100      	movs	r1, #0
 8006098:	4618      	mov	r0, r3
 800609a:	f000 fd3b 	bl	8006b14 <RCCEx_PLL2_Config>
 800609e:	4603      	mov	r3, r0
 80060a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80060a4:	e00f      	b.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80060a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060aa:	3328      	adds	r3, #40	@ 0x28
 80060ac:	2102      	movs	r1, #2
 80060ae:	4618      	mov	r0, r3
 80060b0:	f000 fde2 	bl	8006c78 <RCCEx_PLL3_Config>
 80060b4:	4603      	mov	r3, r0
 80060b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80060ba:	e004      	b.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80060c2:	e000      	b.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80060c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d10b      	bne.n	80060e6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80060ce:	4b4b      	ldr	r3, [pc, #300]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80060d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060d2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80060d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060da:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80060de:	4a47      	ldr	r2, [pc, #284]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80060e0:	430b      	orrs	r3, r1
 80060e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80060e4:	e003      	b.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80060ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80060fa:	67bb      	str	r3, [r7, #120]	@ 0x78
 80060fc:	2300      	movs	r3, #0
 80060fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006100:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006104:	460b      	mov	r3, r1
 8006106:	4313      	orrs	r3, r2
 8006108:	d03b      	beq.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800610a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800610e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006112:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006116:	d01f      	beq.n	8006158 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8006118:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800611c:	d818      	bhi.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800611e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006122:	d003      	beq.n	800612c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8006124:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006128:	d007      	beq.n	800613a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800612a:	e011      	b.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800612c:	4b33      	ldr	r3, [pc, #204]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800612e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006130:	4a32      	ldr	r2, [pc, #200]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006132:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006136:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006138:	e00f      	b.n	800615a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800613a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800613e:	3328      	adds	r3, #40	@ 0x28
 8006140:	2101      	movs	r1, #1
 8006142:	4618      	mov	r0, r3
 8006144:	f000 fd98 	bl	8006c78 <RCCEx_PLL3_Config>
 8006148:	4603      	mov	r3, r0
 800614a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800614e:	e004      	b.n	800615a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006150:	2301      	movs	r3, #1
 8006152:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006156:	e000      	b.n	800615a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8006158:	bf00      	nop
    }

    if (ret == HAL_OK)
 800615a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800615e:	2b00      	cmp	r3, #0
 8006160:	d10b      	bne.n	800617a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006162:	4b26      	ldr	r3, [pc, #152]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006166:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800616a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800616e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006172:	4a22      	ldr	r2, [pc, #136]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006174:	430b      	orrs	r3, r1
 8006176:	6553      	str	r3, [r2, #84]	@ 0x54
 8006178:	e003      	b.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800617a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800617e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800618a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800618e:	673b      	str	r3, [r7, #112]	@ 0x70
 8006190:	2300      	movs	r3, #0
 8006192:	677b      	str	r3, [r7, #116]	@ 0x74
 8006194:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006198:	460b      	mov	r3, r1
 800619a:	4313      	orrs	r3, r2
 800619c:	d034      	beq.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800619e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d003      	beq.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80061a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061ac:	d007      	beq.n	80061be <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80061ae:	e011      	b.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061b0:	4b12      	ldr	r3, [pc, #72]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b4:	4a11      	ldr	r2, [pc, #68]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80061bc:	e00e      	b.n	80061dc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80061be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061c2:	3308      	adds	r3, #8
 80061c4:	2102      	movs	r1, #2
 80061c6:	4618      	mov	r0, r3
 80061c8:	f000 fca4 	bl	8006b14 <RCCEx_PLL2_Config>
 80061cc:	4603      	mov	r3, r0
 80061ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80061d2:	e003      	b.n	80061dc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80061da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d10d      	bne.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80061e4:	4b05      	ldr	r3, [pc, #20]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061e8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80061ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061f2:	4a02      	ldr	r2, [pc, #8]	@ (80061fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061f4:	430b      	orrs	r3, r1
 80061f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80061f8:	e006      	b.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80061fa:	bf00      	nop
 80061fc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006200:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006204:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006208:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800620c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006210:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006214:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006216:	2300      	movs	r3, #0
 8006218:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800621a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800621e:	460b      	mov	r3, r1
 8006220:	4313      	orrs	r3, r2
 8006222:	d00c      	beq.n	800623e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006228:	3328      	adds	r3, #40	@ 0x28
 800622a:	2102      	movs	r1, #2
 800622c:	4618      	mov	r0, r3
 800622e:	f000 fd23 	bl	8006c78 <RCCEx_PLL3_Config>
 8006232:	4603      	mov	r3, r0
 8006234:	2b00      	cmp	r3, #0
 8006236:	d002      	beq.n	800623e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800623e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006246:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800624a:	663b      	str	r3, [r7, #96]	@ 0x60
 800624c:	2300      	movs	r3, #0
 800624e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006250:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006254:	460b      	mov	r3, r1
 8006256:	4313      	orrs	r3, r2
 8006258:	d038      	beq.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800625a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800625e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006262:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006266:	d018      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006268:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800626c:	d811      	bhi.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800626e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006272:	d014      	beq.n	800629e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006274:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006278:	d80b      	bhi.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800627a:	2b00      	cmp	r3, #0
 800627c:	d011      	beq.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800627e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006282:	d106      	bne.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006284:	4bc3      	ldr	r3, [pc, #780]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006288:	4ac2      	ldr	r2, [pc, #776]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800628a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800628e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006290:	e008      	b.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006298:	e004      	b.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800629a:	bf00      	nop
 800629c:	e002      	b.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800629e:	bf00      	nop
 80062a0:	e000      	b.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80062a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d10b      	bne.n	80062c4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80062ac:	4bb9      	ldr	r3, [pc, #740]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80062ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062b0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80062b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062bc:	4ab5      	ldr	r2, [pc, #724]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80062be:	430b      	orrs	r3, r1
 80062c0:	6553      	str	r3, [r2, #84]	@ 0x54
 80062c2:	e003      	b.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80062cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80062d8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80062da:	2300      	movs	r3, #0
 80062dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80062de:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80062e2:	460b      	mov	r3, r1
 80062e4:	4313      	orrs	r3, r2
 80062e6:	d009      	beq.n	80062fc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80062e8:	4baa      	ldr	r3, [pc, #680]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80062ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062ec:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80062f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062f6:	4aa7      	ldr	r2, [pc, #668]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80062f8:	430b      	orrs	r3, r1
 80062fa:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80062fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006304:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006308:	653b      	str	r3, [r7, #80]	@ 0x50
 800630a:	2300      	movs	r3, #0
 800630c:	657b      	str	r3, [r7, #84]	@ 0x54
 800630e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006312:	460b      	mov	r3, r1
 8006314:	4313      	orrs	r3, r2
 8006316:	d00a      	beq.n	800632e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006318:	4b9e      	ldr	r3, [pc, #632]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800631a:	691b      	ldr	r3, [r3, #16]
 800631c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006324:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006328:	4a9a      	ldr	r2, [pc, #616]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800632a:	430b      	orrs	r3, r1
 800632c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800632e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006336:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800633a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800633c:	2300      	movs	r3, #0
 800633e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006340:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006344:	460b      	mov	r3, r1
 8006346:	4313      	orrs	r3, r2
 8006348:	d009      	beq.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800634a:	4b92      	ldr	r3, [pc, #584]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800634c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800634e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006356:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006358:	4a8e      	ldr	r2, [pc, #568]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800635a:	430b      	orrs	r3, r1
 800635c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800635e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006366:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800636a:	643b      	str	r3, [r7, #64]	@ 0x40
 800636c:	2300      	movs	r3, #0
 800636e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006370:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006374:	460b      	mov	r3, r1
 8006376:	4313      	orrs	r3, r2
 8006378:	d00e      	beq.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800637a:	4b86      	ldr	r3, [pc, #536]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800637c:	691b      	ldr	r3, [r3, #16]
 800637e:	4a85      	ldr	r2, [pc, #532]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006380:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006384:	6113      	str	r3, [r2, #16]
 8006386:	4b83      	ldr	r3, [pc, #524]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006388:	6919      	ldr	r1, [r3, #16]
 800638a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800638e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006392:	4a80      	ldr	r2, [pc, #512]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006394:	430b      	orrs	r3, r1
 8006396:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800639c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80063a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80063a6:	2300      	movs	r3, #0
 80063a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80063aa:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80063ae:	460b      	mov	r3, r1
 80063b0:	4313      	orrs	r3, r2
 80063b2:	d009      	beq.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80063b4:	4b77      	ldr	r3, [pc, #476]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063b8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80063bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063c2:	4a74      	ldr	r2, [pc, #464]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063c4:	430b      	orrs	r3, r1
 80063c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80063c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80063d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80063d6:	2300      	movs	r3, #0
 80063d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80063da:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80063de:	460b      	mov	r3, r1
 80063e0:	4313      	orrs	r3, r2
 80063e2:	d00a      	beq.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80063e4:	4b6b      	ldr	r3, [pc, #428]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063e8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80063ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80063f4:	4a67      	ldr	r2, [pc, #412]	@ (8006594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063f6:	430b      	orrs	r3, r1
 80063f8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80063fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006402:	2100      	movs	r1, #0
 8006404:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006406:	f003 0301 	and.w	r3, r3, #1
 800640a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800640c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006410:	460b      	mov	r3, r1
 8006412:	4313      	orrs	r3, r2
 8006414:	d011      	beq.n	800643a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006416:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800641a:	3308      	adds	r3, #8
 800641c:	2100      	movs	r1, #0
 800641e:	4618      	mov	r0, r3
 8006420:	f000 fb78 	bl	8006b14 <RCCEx_PLL2_Config>
 8006424:	4603      	mov	r3, r0
 8006426:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800642a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800642e:	2b00      	cmp	r3, #0
 8006430:	d003      	beq.n	800643a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006432:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006436:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800643a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800643e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006442:	2100      	movs	r1, #0
 8006444:	6239      	str	r1, [r7, #32]
 8006446:	f003 0302 	and.w	r3, r3, #2
 800644a:	627b      	str	r3, [r7, #36]	@ 0x24
 800644c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006450:	460b      	mov	r3, r1
 8006452:	4313      	orrs	r3, r2
 8006454:	d011      	beq.n	800647a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800645a:	3308      	adds	r3, #8
 800645c:	2101      	movs	r1, #1
 800645e:	4618      	mov	r0, r3
 8006460:	f000 fb58 	bl	8006b14 <RCCEx_PLL2_Config>
 8006464:	4603      	mov	r3, r0
 8006466:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800646a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800646e:	2b00      	cmp	r3, #0
 8006470:	d003      	beq.n	800647a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006472:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006476:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800647a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800647e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006482:	2100      	movs	r1, #0
 8006484:	61b9      	str	r1, [r7, #24]
 8006486:	f003 0304 	and.w	r3, r3, #4
 800648a:	61fb      	str	r3, [r7, #28]
 800648c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006490:	460b      	mov	r3, r1
 8006492:	4313      	orrs	r3, r2
 8006494:	d011      	beq.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006496:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800649a:	3308      	adds	r3, #8
 800649c:	2102      	movs	r1, #2
 800649e:	4618      	mov	r0, r3
 80064a0:	f000 fb38 	bl	8006b14 <RCCEx_PLL2_Config>
 80064a4:	4603      	mov	r3, r0
 80064a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80064aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d003      	beq.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80064ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064c2:	2100      	movs	r1, #0
 80064c4:	6139      	str	r1, [r7, #16]
 80064c6:	f003 0308 	and.w	r3, r3, #8
 80064ca:	617b      	str	r3, [r7, #20]
 80064cc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80064d0:	460b      	mov	r3, r1
 80064d2:	4313      	orrs	r3, r2
 80064d4:	d011      	beq.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80064d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064da:	3328      	adds	r3, #40	@ 0x28
 80064dc:	2100      	movs	r1, #0
 80064de:	4618      	mov	r0, r3
 80064e0:	f000 fbca 	bl	8006c78 <RCCEx_PLL3_Config>
 80064e4:	4603      	mov	r3, r0
 80064e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80064ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d003      	beq.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80064fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006502:	2100      	movs	r1, #0
 8006504:	60b9      	str	r1, [r7, #8]
 8006506:	f003 0310 	and.w	r3, r3, #16
 800650a:	60fb      	str	r3, [r7, #12]
 800650c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006510:	460b      	mov	r3, r1
 8006512:	4313      	orrs	r3, r2
 8006514:	d011      	beq.n	800653a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800651a:	3328      	adds	r3, #40	@ 0x28
 800651c:	2101      	movs	r1, #1
 800651e:	4618      	mov	r0, r3
 8006520:	f000 fbaa 	bl	8006c78 <RCCEx_PLL3_Config>
 8006524:	4603      	mov	r3, r0
 8006526:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800652a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800652e:	2b00      	cmp	r3, #0
 8006530:	d003      	beq.n	800653a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006532:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006536:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800653a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800653e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006542:	2100      	movs	r1, #0
 8006544:	6039      	str	r1, [r7, #0]
 8006546:	f003 0320 	and.w	r3, r3, #32
 800654a:	607b      	str	r3, [r7, #4]
 800654c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006550:	460b      	mov	r3, r1
 8006552:	4313      	orrs	r3, r2
 8006554:	d011      	beq.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006556:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800655a:	3328      	adds	r3, #40	@ 0x28
 800655c:	2102      	movs	r1, #2
 800655e:	4618      	mov	r0, r3
 8006560:	f000 fb8a 	bl	8006c78 <RCCEx_PLL3_Config>
 8006564:	4603      	mov	r3, r0
 8006566:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800656a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800656e:	2b00      	cmp	r3, #0
 8006570:	d003      	beq.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006572:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006576:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800657a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800657e:	2b00      	cmp	r3, #0
 8006580:	d101      	bne.n	8006586 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8006582:	2300      	movs	r3, #0
 8006584:	e000      	b.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006586:	2301      	movs	r3, #1
}
 8006588:	4618      	mov	r0, r3
 800658a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800658e:	46bd      	mov	sp, r7
 8006590:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006594:	58024400 	.word	0x58024400

08006598 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800659c:	f7fe fd96 	bl	80050cc <HAL_RCC_GetHCLKFreq>
 80065a0:	4602      	mov	r2, r0
 80065a2:	4b06      	ldr	r3, [pc, #24]	@ (80065bc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80065a4:	6a1b      	ldr	r3, [r3, #32]
 80065a6:	091b      	lsrs	r3, r3, #4
 80065a8:	f003 0307 	and.w	r3, r3, #7
 80065ac:	4904      	ldr	r1, [pc, #16]	@ (80065c0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80065ae:	5ccb      	ldrb	r3, [r1, r3]
 80065b0:	f003 031f 	and.w	r3, r3, #31
 80065b4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80065b8:	4618      	mov	r0, r3
 80065ba:	bd80      	pop	{r7, pc}
 80065bc:	58024400 	.word	0x58024400
 80065c0:	0800a6c4 	.word	0x0800a6c4

080065c4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80065c4:	b480      	push	{r7}
 80065c6:	b089      	sub	sp, #36	@ 0x24
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80065cc:	4ba1      	ldr	r3, [pc, #644]	@ (8006854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80065ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065d0:	f003 0303 	and.w	r3, r3, #3
 80065d4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80065d6:	4b9f      	ldr	r3, [pc, #636]	@ (8006854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80065d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065da:	0b1b      	lsrs	r3, r3, #12
 80065dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80065e0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80065e2:	4b9c      	ldr	r3, [pc, #624]	@ (8006854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80065e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065e6:	091b      	lsrs	r3, r3, #4
 80065e8:	f003 0301 	and.w	r3, r3, #1
 80065ec:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80065ee:	4b99      	ldr	r3, [pc, #612]	@ (8006854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80065f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065f2:	08db      	lsrs	r3, r3, #3
 80065f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80065f8:	693a      	ldr	r2, [r7, #16]
 80065fa:	fb02 f303 	mul.w	r3, r2, r3
 80065fe:	ee07 3a90 	vmov	s15, r3
 8006602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006606:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	2b00      	cmp	r3, #0
 800660e:	f000 8111 	beq.w	8006834 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006612:	69bb      	ldr	r3, [r7, #24]
 8006614:	2b02      	cmp	r3, #2
 8006616:	f000 8083 	beq.w	8006720 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800661a:	69bb      	ldr	r3, [r7, #24]
 800661c:	2b02      	cmp	r3, #2
 800661e:	f200 80a1 	bhi.w	8006764 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006622:	69bb      	ldr	r3, [r7, #24]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d003      	beq.n	8006630 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006628:	69bb      	ldr	r3, [r7, #24]
 800662a:	2b01      	cmp	r3, #1
 800662c:	d056      	beq.n	80066dc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800662e:	e099      	b.n	8006764 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006630:	4b88      	ldr	r3, [pc, #544]	@ (8006854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f003 0320 	and.w	r3, r3, #32
 8006638:	2b00      	cmp	r3, #0
 800663a:	d02d      	beq.n	8006698 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800663c:	4b85      	ldr	r3, [pc, #532]	@ (8006854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	08db      	lsrs	r3, r3, #3
 8006642:	f003 0303 	and.w	r3, r3, #3
 8006646:	4a84      	ldr	r2, [pc, #528]	@ (8006858 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006648:	fa22 f303 	lsr.w	r3, r2, r3
 800664c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	ee07 3a90 	vmov	s15, r3
 8006654:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	ee07 3a90 	vmov	s15, r3
 800665e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006662:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006666:	4b7b      	ldr	r3, [pc, #492]	@ (8006854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800666a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800666e:	ee07 3a90 	vmov	s15, r3
 8006672:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006676:	ed97 6a03 	vldr	s12, [r7, #12]
 800667a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800685c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800667e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006682:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006686:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800668a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800668e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006692:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006696:	e087      	b.n	80067a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	ee07 3a90 	vmov	s15, r3
 800669e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066a2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006860 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80066a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066aa:	4b6a      	ldr	r3, [pc, #424]	@ (8006854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066b2:	ee07 3a90 	vmov	s15, r3
 80066b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80066be:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800685c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80066c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80066da:	e065      	b.n	80067a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80066dc:	697b      	ldr	r3, [r7, #20]
 80066de:	ee07 3a90 	vmov	s15, r3
 80066e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066e6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006864 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80066ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066ee:	4b59      	ldr	r3, [pc, #356]	@ (8006854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066f6:	ee07 3a90 	vmov	s15, r3
 80066fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8006702:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800685c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006706:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800670a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800670e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006712:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006716:	ee67 7a27 	vmul.f32	s15, s14, s15
 800671a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800671e:	e043      	b.n	80067a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006720:	697b      	ldr	r3, [r7, #20]
 8006722:	ee07 3a90 	vmov	s15, r3
 8006726:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800672a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006868 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800672e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006732:	4b48      	ldr	r3, [pc, #288]	@ (8006854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006736:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800673a:	ee07 3a90 	vmov	s15, r3
 800673e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006742:	ed97 6a03 	vldr	s12, [r7, #12]
 8006746:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800685c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800674a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800674e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006752:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006756:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800675a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800675e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006762:	e021      	b.n	80067a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	ee07 3a90 	vmov	s15, r3
 800676a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800676e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006864 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006772:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006776:	4b37      	ldr	r3, [pc, #220]	@ (8006854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800677a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800677e:	ee07 3a90 	vmov	s15, r3
 8006782:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006786:	ed97 6a03 	vldr	s12, [r7, #12]
 800678a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800685c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800678e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006792:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006796:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800679a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800679e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80067a6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80067a8:	4b2a      	ldr	r3, [pc, #168]	@ (8006854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80067aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ac:	0a5b      	lsrs	r3, r3, #9
 80067ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067b2:	ee07 3a90 	vmov	s15, r3
 80067b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80067be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80067c2:	edd7 6a07 	vldr	s13, [r7, #28]
 80067c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80067ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067ce:	ee17 2a90 	vmov	r2, s15
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80067d6:	4b1f      	ldr	r3, [pc, #124]	@ (8006854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80067d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067da:	0c1b      	lsrs	r3, r3, #16
 80067dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067e0:	ee07 3a90 	vmov	s15, r3
 80067e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067e8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80067ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 80067f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80067f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80067f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067fc:	ee17 2a90 	vmov	r2, s15
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006804:	4b13      	ldr	r3, [pc, #76]	@ (8006854 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006808:	0e1b      	lsrs	r3, r3, #24
 800680a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800680e:	ee07 3a90 	vmov	s15, r3
 8006812:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006816:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800681a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800681e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006822:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006826:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800682a:	ee17 2a90 	vmov	r2, s15
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006832:	e008      	b.n	8006846 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2200      	movs	r2, #0
 8006838:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2200      	movs	r2, #0
 800683e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2200      	movs	r2, #0
 8006844:	609a      	str	r2, [r3, #8]
}
 8006846:	bf00      	nop
 8006848:	3724      	adds	r7, #36	@ 0x24
 800684a:	46bd      	mov	sp, r7
 800684c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006850:	4770      	bx	lr
 8006852:	bf00      	nop
 8006854:	58024400 	.word	0x58024400
 8006858:	03d09000 	.word	0x03d09000
 800685c:	46000000 	.word	0x46000000
 8006860:	4c742400 	.word	0x4c742400
 8006864:	4a742400 	.word	0x4a742400
 8006868:	4bbebc20 	.word	0x4bbebc20

0800686c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800686c:	b480      	push	{r7}
 800686e:	b089      	sub	sp, #36	@ 0x24
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006874:	4ba1      	ldr	r3, [pc, #644]	@ (8006afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006878:	f003 0303 	and.w	r3, r3, #3
 800687c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800687e:	4b9f      	ldr	r3, [pc, #636]	@ (8006afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006882:	0d1b      	lsrs	r3, r3, #20
 8006884:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006888:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800688a:	4b9c      	ldr	r3, [pc, #624]	@ (8006afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800688c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800688e:	0a1b      	lsrs	r3, r3, #8
 8006890:	f003 0301 	and.w	r3, r3, #1
 8006894:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006896:	4b99      	ldr	r3, [pc, #612]	@ (8006afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800689a:	08db      	lsrs	r3, r3, #3
 800689c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80068a0:	693a      	ldr	r2, [r7, #16]
 80068a2:	fb02 f303 	mul.w	r3, r2, r3
 80068a6:	ee07 3a90 	vmov	s15, r3
 80068aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068ae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	f000 8111 	beq.w	8006adc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80068ba:	69bb      	ldr	r3, [r7, #24]
 80068bc:	2b02      	cmp	r3, #2
 80068be:	f000 8083 	beq.w	80069c8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80068c2:	69bb      	ldr	r3, [r7, #24]
 80068c4:	2b02      	cmp	r3, #2
 80068c6:	f200 80a1 	bhi.w	8006a0c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80068ca:	69bb      	ldr	r3, [r7, #24]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d003      	beq.n	80068d8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80068d0:	69bb      	ldr	r3, [r7, #24]
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d056      	beq.n	8006984 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80068d6:	e099      	b.n	8006a0c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80068d8:	4b88      	ldr	r3, [pc, #544]	@ (8006afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f003 0320 	and.w	r3, r3, #32
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d02d      	beq.n	8006940 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80068e4:	4b85      	ldr	r3, [pc, #532]	@ (8006afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	08db      	lsrs	r3, r3, #3
 80068ea:	f003 0303 	and.w	r3, r3, #3
 80068ee:	4a84      	ldr	r2, [pc, #528]	@ (8006b00 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80068f0:	fa22 f303 	lsr.w	r3, r2, r3
 80068f4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	ee07 3a90 	vmov	s15, r3
 80068fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	ee07 3a90 	vmov	s15, r3
 8006906:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800690a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800690e:	4b7b      	ldr	r3, [pc, #492]	@ (8006afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006912:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006916:	ee07 3a90 	vmov	s15, r3
 800691a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800691e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006922:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006b04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006926:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800692a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800692e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006932:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006936:	ee67 7a27 	vmul.f32	s15, s14, s15
 800693a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800693e:	e087      	b.n	8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	ee07 3a90 	vmov	s15, r3
 8006946:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800694a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006b08 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800694e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006952:	4b6a      	ldr	r3, [pc, #424]	@ (8006afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006956:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800695a:	ee07 3a90 	vmov	s15, r3
 800695e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006962:	ed97 6a03 	vldr	s12, [r7, #12]
 8006966:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006b04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800696a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800696e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006972:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006976:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800697a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800697e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006982:	e065      	b.n	8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	ee07 3a90 	vmov	s15, r3
 800698a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800698e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006b0c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006992:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006996:	4b59      	ldr	r3, [pc, #356]	@ (8006afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800699a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800699e:	ee07 3a90 	vmov	s15, r3
 80069a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80069aa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006b04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80069ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80069ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80069c6:	e043      	b.n	8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	ee07 3a90 	vmov	s15, r3
 80069ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069d2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006b10 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80069d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069da:	4b48      	ldr	r3, [pc, #288]	@ (8006afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069e2:	ee07 3a90 	vmov	s15, r3
 80069e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80069ee:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006b04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80069f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80069fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a0a:	e021      	b.n	8006a50 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	ee07 3a90 	vmov	s15, r3
 8006a12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a16:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006b0c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006a1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a1e:	4b37      	ldr	r3, [pc, #220]	@ (8006afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a26:	ee07 3a90 	vmov	s15, r3
 8006a2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a2e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a32:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006b04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006a36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a4a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a4e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006a50:	4b2a      	ldr	r3, [pc, #168]	@ (8006afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a54:	0a5b      	lsrs	r3, r3, #9
 8006a56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a5a:	ee07 3a90 	vmov	s15, r3
 8006a5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a62:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a66:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006a6a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006a6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a76:	ee17 2a90 	vmov	r2, s15
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006a7e:	4b1f      	ldr	r3, [pc, #124]	@ (8006afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a82:	0c1b      	lsrs	r3, r3, #16
 8006a84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a88:	ee07 3a90 	vmov	s15, r3
 8006a8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a90:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a94:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006a98:	edd7 6a07 	vldr	s13, [r7, #28]
 8006a9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006aa0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006aa4:	ee17 2a90 	vmov	r2, s15
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006aac:	4b13      	ldr	r3, [pc, #76]	@ (8006afc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab0:	0e1b      	lsrs	r3, r3, #24
 8006ab2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ab6:	ee07 3a90 	vmov	s15, r3
 8006aba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006abe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006ac2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006ac6:	edd7 6a07 	vldr	s13, [r7, #28]
 8006aca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ace:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ad2:	ee17 2a90 	vmov	r2, s15
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006ada:	e008      	b.n	8006aee <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2200      	movs	r2, #0
 8006aec:	609a      	str	r2, [r3, #8]
}
 8006aee:	bf00      	nop
 8006af0:	3724      	adds	r7, #36	@ 0x24
 8006af2:	46bd      	mov	sp, r7
 8006af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af8:	4770      	bx	lr
 8006afa:	bf00      	nop
 8006afc:	58024400 	.word	0x58024400
 8006b00:	03d09000 	.word	0x03d09000
 8006b04:	46000000 	.word	0x46000000
 8006b08:	4c742400 	.word	0x4c742400
 8006b0c:	4a742400 	.word	0x4a742400
 8006b10:	4bbebc20 	.word	0x4bbebc20

08006b14 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
 8006b1c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006b1e:	2300      	movs	r3, #0
 8006b20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006b22:	4b53      	ldr	r3, [pc, #332]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006b24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b26:	f003 0303 	and.w	r3, r3, #3
 8006b2a:	2b03      	cmp	r3, #3
 8006b2c:	d101      	bne.n	8006b32 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e099      	b.n	8006c66 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006b32:	4b4f      	ldr	r3, [pc, #316]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a4e      	ldr	r2, [pc, #312]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006b38:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006b3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b3e:	f7fb fe91 	bl	8002864 <HAL_GetTick>
 8006b42:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006b44:	e008      	b.n	8006b58 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006b46:	f7fb fe8d 	bl	8002864 <HAL_GetTick>
 8006b4a:	4602      	mov	r2, r0
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	1ad3      	subs	r3, r2, r3
 8006b50:	2b02      	cmp	r3, #2
 8006b52:	d901      	bls.n	8006b58 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006b54:	2303      	movs	r3, #3
 8006b56:	e086      	b.n	8006c66 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006b58:	4b45      	ldr	r3, [pc, #276]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d1f0      	bne.n	8006b46 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006b64:	4b42      	ldr	r3, [pc, #264]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b68:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	031b      	lsls	r3, r3, #12
 8006b72:	493f      	ldr	r1, [pc, #252]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006b74:	4313      	orrs	r3, r2
 8006b76:	628b      	str	r3, [r1, #40]	@ 0x28
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	3b01      	subs	r3, #1
 8006b7e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	3b01      	subs	r3, #1
 8006b88:	025b      	lsls	r3, r3, #9
 8006b8a:	b29b      	uxth	r3, r3
 8006b8c:	431a      	orrs	r2, r3
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	68db      	ldr	r3, [r3, #12]
 8006b92:	3b01      	subs	r3, #1
 8006b94:	041b      	lsls	r3, r3, #16
 8006b96:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006b9a:	431a      	orrs	r2, r3
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	691b      	ldr	r3, [r3, #16]
 8006ba0:	3b01      	subs	r3, #1
 8006ba2:	061b      	lsls	r3, r3, #24
 8006ba4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006ba8:	4931      	ldr	r1, [pc, #196]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006baa:	4313      	orrs	r3, r2
 8006bac:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006bae:	4b30      	ldr	r3, [pc, #192]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006bb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bb2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	695b      	ldr	r3, [r3, #20]
 8006bba:	492d      	ldr	r1, [pc, #180]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006bc0:	4b2b      	ldr	r3, [pc, #172]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bc4:	f023 0220 	bic.w	r2, r3, #32
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	699b      	ldr	r3, [r3, #24]
 8006bcc:	4928      	ldr	r1, [pc, #160]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006bd2:	4b27      	ldr	r3, [pc, #156]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bd6:	4a26      	ldr	r2, [pc, #152]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006bd8:	f023 0310 	bic.w	r3, r3, #16
 8006bdc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006bde:	4b24      	ldr	r3, [pc, #144]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006be0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006be2:	4b24      	ldr	r3, [pc, #144]	@ (8006c74 <RCCEx_PLL2_Config+0x160>)
 8006be4:	4013      	ands	r3, r2
 8006be6:	687a      	ldr	r2, [r7, #4]
 8006be8:	69d2      	ldr	r2, [r2, #28]
 8006bea:	00d2      	lsls	r2, r2, #3
 8006bec:	4920      	ldr	r1, [pc, #128]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006bf2:	4b1f      	ldr	r3, [pc, #124]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bf6:	4a1e      	ldr	r2, [pc, #120]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006bf8:	f043 0310 	orr.w	r3, r3, #16
 8006bfc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d106      	bne.n	8006c12 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006c04:	4b1a      	ldr	r3, [pc, #104]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c08:	4a19      	ldr	r2, [pc, #100]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006c0a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006c0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006c10:	e00f      	b.n	8006c32 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	d106      	bne.n	8006c26 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006c18:	4b15      	ldr	r3, [pc, #84]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006c1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c1c:	4a14      	ldr	r2, [pc, #80]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006c1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c22:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006c24:	e005      	b.n	8006c32 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006c26:	4b12      	ldr	r3, [pc, #72]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c2a:	4a11      	ldr	r2, [pc, #68]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006c2c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006c30:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006c32:	4b0f      	ldr	r3, [pc, #60]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	4a0e      	ldr	r2, [pc, #56]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006c38:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006c3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c3e:	f7fb fe11 	bl	8002864 <HAL_GetTick>
 8006c42:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006c44:	e008      	b.n	8006c58 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006c46:	f7fb fe0d 	bl	8002864 <HAL_GetTick>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	1ad3      	subs	r3, r2, r3
 8006c50:	2b02      	cmp	r3, #2
 8006c52:	d901      	bls.n	8006c58 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006c54:	2303      	movs	r3, #3
 8006c56:	e006      	b.n	8006c66 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006c58:	4b05      	ldr	r3, [pc, #20]	@ (8006c70 <RCCEx_PLL2_Config+0x15c>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d0f0      	beq.n	8006c46 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006c64:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	3710      	adds	r7, #16
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bd80      	pop	{r7, pc}
 8006c6e:	bf00      	nop
 8006c70:	58024400 	.word	0x58024400
 8006c74:	ffff0007 	.word	0xffff0007

08006c78 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b084      	sub	sp, #16
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
 8006c80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006c82:	2300      	movs	r3, #0
 8006c84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006c86:	4b53      	ldr	r3, [pc, #332]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006c88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c8a:	f003 0303 	and.w	r3, r3, #3
 8006c8e:	2b03      	cmp	r3, #3
 8006c90:	d101      	bne.n	8006c96 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006c92:	2301      	movs	r3, #1
 8006c94:	e099      	b.n	8006dca <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006c96:	4b4f      	ldr	r3, [pc, #316]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a4e      	ldr	r2, [pc, #312]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006c9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006ca0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ca2:	f7fb fddf 	bl	8002864 <HAL_GetTick>
 8006ca6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006ca8:	e008      	b.n	8006cbc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006caa:	f7fb fddb 	bl	8002864 <HAL_GetTick>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	1ad3      	subs	r3, r2, r3
 8006cb4:	2b02      	cmp	r3, #2
 8006cb6:	d901      	bls.n	8006cbc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006cb8:	2303      	movs	r3, #3
 8006cba:	e086      	b.n	8006dca <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006cbc:	4b45      	ldr	r3, [pc, #276]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d1f0      	bne.n	8006caa <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006cc8:	4b42      	ldr	r3, [pc, #264]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ccc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	051b      	lsls	r3, r3, #20
 8006cd6:	493f      	ldr	r1, [pc, #252]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	628b      	str	r3, [r1, #40]	@ 0x28
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	3b01      	subs	r3, #1
 8006ce2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	3b01      	subs	r3, #1
 8006cec:	025b      	lsls	r3, r3, #9
 8006cee:	b29b      	uxth	r3, r3
 8006cf0:	431a      	orrs	r2, r3
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	68db      	ldr	r3, [r3, #12]
 8006cf6:	3b01      	subs	r3, #1
 8006cf8:	041b      	lsls	r3, r3, #16
 8006cfa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006cfe:	431a      	orrs	r2, r3
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	691b      	ldr	r3, [r3, #16]
 8006d04:	3b01      	subs	r3, #1
 8006d06:	061b      	lsls	r3, r3, #24
 8006d08:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006d0c:	4931      	ldr	r1, [pc, #196]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006d12:	4b30      	ldr	r3, [pc, #192]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d16:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	695b      	ldr	r3, [r3, #20]
 8006d1e:	492d      	ldr	r1, [pc, #180]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006d20:	4313      	orrs	r3, r2
 8006d22:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006d24:	4b2b      	ldr	r3, [pc, #172]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d28:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	699b      	ldr	r3, [r3, #24]
 8006d30:	4928      	ldr	r1, [pc, #160]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006d32:	4313      	orrs	r3, r2
 8006d34:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006d36:	4b27      	ldr	r3, [pc, #156]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d3a:	4a26      	ldr	r2, [pc, #152]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006d3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d40:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006d42:	4b24      	ldr	r3, [pc, #144]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006d44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d46:	4b24      	ldr	r3, [pc, #144]	@ (8006dd8 <RCCEx_PLL3_Config+0x160>)
 8006d48:	4013      	ands	r3, r2
 8006d4a:	687a      	ldr	r2, [r7, #4]
 8006d4c:	69d2      	ldr	r2, [r2, #28]
 8006d4e:	00d2      	lsls	r2, r2, #3
 8006d50:	4920      	ldr	r1, [pc, #128]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006d52:	4313      	orrs	r3, r2
 8006d54:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006d56:	4b1f      	ldr	r3, [pc, #124]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d5a:	4a1e      	ldr	r2, [pc, #120]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006d5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d60:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d106      	bne.n	8006d76 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006d68:	4b1a      	ldr	r3, [pc, #104]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d6c:	4a19      	ldr	r2, [pc, #100]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006d6e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006d72:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006d74:	e00f      	b.n	8006d96 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d106      	bne.n	8006d8a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006d7c:	4b15      	ldr	r3, [pc, #84]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d80:	4a14      	ldr	r2, [pc, #80]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006d82:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006d86:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006d88:	e005      	b.n	8006d96 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006d8a:	4b12      	ldr	r3, [pc, #72]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d8e:	4a11      	ldr	r2, [pc, #68]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006d90:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006d94:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006d96:	4b0f      	ldr	r3, [pc, #60]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a0e      	ldr	r2, [pc, #56]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006d9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006da0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006da2:	f7fb fd5f 	bl	8002864 <HAL_GetTick>
 8006da6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006da8:	e008      	b.n	8006dbc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006daa:	f7fb fd5b 	bl	8002864 <HAL_GetTick>
 8006dae:	4602      	mov	r2, r0
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	1ad3      	subs	r3, r2, r3
 8006db4:	2b02      	cmp	r3, #2
 8006db6:	d901      	bls.n	8006dbc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006db8:	2303      	movs	r3, #3
 8006dba:	e006      	b.n	8006dca <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006dbc:	4b05      	ldr	r3, [pc, #20]	@ (8006dd4 <RCCEx_PLL3_Config+0x15c>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d0f0      	beq.n	8006daa <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dca:	4618      	mov	r0, r3
 8006dcc:	3710      	adds	r7, #16
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bd80      	pop	{r7, pc}
 8006dd2:	bf00      	nop
 8006dd4:	58024400 	.word	0x58024400
 8006dd8:	ffff0007 	.word	0xffff0007

08006ddc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b084      	sub	sp, #16
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d101      	bne.n	8006dee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006dea:	2301      	movs	r3, #1
 8006dec:	e10f      	b.n	800700e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2200      	movs	r2, #0
 8006df2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a87      	ldr	r2, [pc, #540]	@ (8007018 <HAL_SPI_Init+0x23c>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d00f      	beq.n	8006e1e <HAL_SPI_Init+0x42>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a86      	ldr	r2, [pc, #536]	@ (800701c <HAL_SPI_Init+0x240>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d00a      	beq.n	8006e1e <HAL_SPI_Init+0x42>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a84      	ldr	r2, [pc, #528]	@ (8007020 <HAL_SPI_Init+0x244>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d005      	beq.n	8006e1e <HAL_SPI_Init+0x42>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	68db      	ldr	r3, [r3, #12]
 8006e16:	2b0f      	cmp	r3, #15
 8006e18:	d901      	bls.n	8006e1e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	e0f7      	b.n	800700e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f000 f900 	bl	8007024 <SPI_GetPacketSize>
 8006e24:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a7b      	ldr	r2, [pc, #492]	@ (8007018 <HAL_SPI_Init+0x23c>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d00c      	beq.n	8006e4a <HAL_SPI_Init+0x6e>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a79      	ldr	r2, [pc, #484]	@ (800701c <HAL_SPI_Init+0x240>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d007      	beq.n	8006e4a <HAL_SPI_Init+0x6e>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a78      	ldr	r2, [pc, #480]	@ (8007020 <HAL_SPI_Init+0x244>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d002      	beq.n	8006e4a <HAL_SPI_Init+0x6e>
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	2b08      	cmp	r3, #8
 8006e48:	d811      	bhi.n	8006e6e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006e4e:	4a72      	ldr	r2, [pc, #456]	@ (8007018 <HAL_SPI_Init+0x23c>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d009      	beq.n	8006e68 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4a70      	ldr	r2, [pc, #448]	@ (800701c <HAL_SPI_Init+0x240>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d004      	beq.n	8006e68 <HAL_SPI_Init+0x8c>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	4a6f      	ldr	r2, [pc, #444]	@ (8007020 <HAL_SPI_Init+0x244>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d104      	bne.n	8006e72 <HAL_SPI_Init+0x96>
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	2b10      	cmp	r3, #16
 8006e6c:	d901      	bls.n	8006e72 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	e0cd      	b.n	800700e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d106      	bne.n	8006e8c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2200      	movs	r2, #0
 8006e82:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	f7fb f95e 	bl	8002148 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2202      	movs	r2, #2
 8006e90:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f022 0201 	bic.w	r2, r2, #1
 8006ea2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	689b      	ldr	r3, [r3, #8]
 8006eaa:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8006eae:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	699b      	ldr	r3, [r3, #24]
 8006eb4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006eb8:	d119      	bne.n	8006eee <HAL_SPI_Init+0x112>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	685b      	ldr	r3, [r3, #4]
 8006ebe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006ec2:	d103      	bne.n	8006ecc <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d008      	beq.n	8006ede <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d10c      	bne.n	8006eee <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006ed8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006edc:	d107      	bne.n	8006eee <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	681a      	ldr	r2, [r3, #0]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006eec:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d00f      	beq.n	8006f1a <HAL_SPI_Init+0x13e>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	68db      	ldr	r3, [r3, #12]
 8006efe:	2b06      	cmp	r3, #6
 8006f00:	d90b      	bls.n	8006f1a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	430a      	orrs	r2, r1
 8006f16:	601a      	str	r2, [r3, #0]
 8006f18:	e007      	b.n	8006f2a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	681a      	ldr	r2, [r3, #0]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006f28:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	69da      	ldr	r2, [r3, #28]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f32:	431a      	orrs	r2, r3
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	431a      	orrs	r2, r3
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f3c:	ea42 0103 	orr.w	r1, r2, r3
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	68da      	ldr	r2, [r3, #12]
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	430a      	orrs	r2, r1
 8006f4a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f54:	431a      	orrs	r2, r3
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f5a:	431a      	orrs	r2, r3
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	699b      	ldr	r3, [r3, #24]
 8006f60:	431a      	orrs	r2, r3
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	691b      	ldr	r3, [r3, #16]
 8006f66:	431a      	orrs	r2, r3
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	695b      	ldr	r3, [r3, #20]
 8006f6c:	431a      	orrs	r2, r3
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6a1b      	ldr	r3, [r3, #32]
 8006f72:	431a      	orrs	r2, r3
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	431a      	orrs	r2, r3
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f7e:	431a      	orrs	r2, r3
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	431a      	orrs	r2, r3
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f8a:	ea42 0103 	orr.w	r1, r2, r3
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	430a      	orrs	r2, r1
 8006f98:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d113      	bne.n	8006fca <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	689b      	ldr	r3, [r3, #8]
 8006fa8:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006fb4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006fc8:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f022 0201 	bic.w	r2, r2, #1
 8006fd8:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d00a      	beq.n	8006ffc <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	68db      	ldr	r3, [r3, #12]
 8006fec:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	430a      	orrs	r2, r1
 8006ffa:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2200      	movs	r2, #0
 8007000:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2201      	movs	r2, #1
 8007008:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800700c:	2300      	movs	r3, #0
}
 800700e:	4618      	mov	r0, r3
 8007010:	3710      	adds	r7, #16
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}
 8007016:	bf00      	nop
 8007018:	40013000 	.word	0x40013000
 800701c:	40003800 	.word	0x40003800
 8007020:	40003c00 	.word	0x40003c00

08007024 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8007024:	b480      	push	{r7}
 8007026:	b085      	sub	sp, #20
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007030:	095b      	lsrs	r3, r3, #5
 8007032:	3301      	adds	r3, #1
 8007034:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	3301      	adds	r3, #1
 800703c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	3307      	adds	r3, #7
 8007042:	08db      	lsrs	r3, r3, #3
 8007044:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	68fa      	ldr	r2, [r7, #12]
 800704a:	fb02 f303 	mul.w	r3, r2, r3
}
 800704e:	4618      	mov	r0, r3
 8007050:	3714      	adds	r7, #20
 8007052:	46bd      	mov	sp, r7
 8007054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007058:	4770      	bx	lr

0800705a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800705a:	b580      	push	{r7, lr}
 800705c:	b082      	sub	sp, #8
 800705e:	af00      	add	r7, sp, #0
 8007060:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d101      	bne.n	800706c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007068:	2301      	movs	r3, #1
 800706a:	e042      	b.n	80070f2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007072:	2b00      	cmp	r3, #0
 8007074:	d106      	bne.n	8007084 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2200      	movs	r2, #0
 800707a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f7fb f91a 	bl	80022b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2224      	movs	r2, #36	@ 0x24
 8007088:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f022 0201 	bic.w	r2, r2, #1
 800709a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d002      	beq.n	80070aa <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f001 fa61 	bl	800856c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 fcf6 	bl	8007a9c <UART_SetConfig>
 80070b0:	4603      	mov	r3, r0
 80070b2:	2b01      	cmp	r3, #1
 80070b4:	d101      	bne.n	80070ba <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	e01b      	b.n	80070f2 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	685a      	ldr	r2, [r3, #4]
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80070c8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	689a      	ldr	r2, [r3, #8]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80070d8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	681a      	ldr	r2, [r3, #0]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f042 0201 	orr.w	r2, r2, #1
 80070e8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80070ea:	6878      	ldr	r0, [r7, #4]
 80070ec:	f001 fae0 	bl	80086b0 <UART_CheckIdleState>
 80070f0:	4603      	mov	r3, r0
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3708      	adds	r7, #8
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bd80      	pop	{r7, pc}

080070fa <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070fa:	b580      	push	{r7, lr}
 80070fc:	b08a      	sub	sp, #40	@ 0x28
 80070fe:	af02      	add	r7, sp, #8
 8007100:	60f8      	str	r0, [r7, #12]
 8007102:	60b9      	str	r1, [r7, #8]
 8007104:	603b      	str	r3, [r7, #0]
 8007106:	4613      	mov	r3, r2
 8007108:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007110:	2b20      	cmp	r3, #32
 8007112:	d17b      	bne.n	800720c <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d002      	beq.n	8007120 <HAL_UART_Transmit+0x26>
 800711a:	88fb      	ldrh	r3, [r7, #6]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d101      	bne.n	8007124 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007120:	2301      	movs	r3, #1
 8007122:	e074      	b.n	800720e <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2200      	movs	r2, #0
 8007128:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2221      	movs	r2, #33	@ 0x21
 8007130:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007134:	f7fb fb96 	bl	8002864 <HAL_GetTick>
 8007138:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	88fa      	ldrh	r2, [r7, #6]
 800713e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	88fa      	ldrh	r2, [r7, #6]
 8007146:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	689b      	ldr	r3, [r3, #8]
 800714e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007152:	d108      	bne.n	8007166 <HAL_UART_Transmit+0x6c>
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	691b      	ldr	r3, [r3, #16]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d104      	bne.n	8007166 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800715c:	2300      	movs	r3, #0
 800715e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	61bb      	str	r3, [r7, #24]
 8007164:	e003      	b.n	800716e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800716a:	2300      	movs	r3, #0
 800716c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800716e:	e030      	b.n	80071d2 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	9300      	str	r3, [sp, #0]
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	2200      	movs	r2, #0
 8007178:	2180      	movs	r1, #128	@ 0x80
 800717a:	68f8      	ldr	r0, [r7, #12]
 800717c:	f001 fb42 	bl	8008804 <UART_WaitOnFlagUntilTimeout>
 8007180:	4603      	mov	r3, r0
 8007182:	2b00      	cmp	r3, #0
 8007184:	d005      	beq.n	8007192 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	2220      	movs	r2, #32
 800718a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800718e:	2303      	movs	r3, #3
 8007190:	e03d      	b.n	800720e <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007192:	69fb      	ldr	r3, [r7, #28]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d10b      	bne.n	80071b0 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007198:	69bb      	ldr	r3, [r7, #24]
 800719a:	881b      	ldrh	r3, [r3, #0]
 800719c:	461a      	mov	r2, r3
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80071a6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80071a8:	69bb      	ldr	r3, [r7, #24]
 80071aa:	3302      	adds	r3, #2
 80071ac:	61bb      	str	r3, [r7, #24]
 80071ae:	e007      	b.n	80071c0 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80071b0:	69fb      	ldr	r3, [r7, #28]
 80071b2:	781a      	ldrb	r2, [r3, #0]
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80071ba:	69fb      	ldr	r3, [r7, #28]
 80071bc:	3301      	adds	r3, #1
 80071be:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80071c6:	b29b      	uxth	r3, r3
 80071c8:	3b01      	subs	r3, #1
 80071ca:	b29a      	uxth	r2, r3
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80071d8:	b29b      	uxth	r3, r3
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d1c8      	bne.n	8007170 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	9300      	str	r3, [sp, #0]
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	2200      	movs	r2, #0
 80071e6:	2140      	movs	r1, #64	@ 0x40
 80071e8:	68f8      	ldr	r0, [r7, #12]
 80071ea:	f001 fb0b 	bl	8008804 <UART_WaitOnFlagUntilTimeout>
 80071ee:	4603      	mov	r3, r0
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d005      	beq.n	8007200 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	2220      	movs	r2, #32
 80071f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80071fc:	2303      	movs	r3, #3
 80071fe:	e006      	b.n	800720e <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	2220      	movs	r2, #32
 8007204:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007208:	2300      	movs	r3, #0
 800720a:	e000      	b.n	800720e <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800720c:	2302      	movs	r3, #2
  }
}
 800720e:	4618      	mov	r0, r3
 8007210:	3720      	adds	r7, #32
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}
	...

08007218 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b08a      	sub	sp, #40	@ 0x28
 800721c:	af00      	add	r7, sp, #0
 800721e:	60f8      	str	r0, [r7, #12]
 8007220:	60b9      	str	r1, [r7, #8]
 8007222:	4613      	mov	r3, r2
 8007224:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800722c:	2b20      	cmp	r3, #32
 800722e:	d137      	bne.n	80072a0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d002      	beq.n	800723c <HAL_UART_Receive_IT+0x24>
 8007236:	88fb      	ldrh	r3, [r7, #6]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d101      	bne.n	8007240 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800723c:	2301      	movs	r3, #1
 800723e:	e030      	b.n	80072a2 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2200      	movs	r2, #0
 8007244:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4a18      	ldr	r2, [pc, #96]	@ (80072ac <HAL_UART_Receive_IT+0x94>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d01f      	beq.n	8007290 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800725a:	2b00      	cmp	r3, #0
 800725c:	d018      	beq.n	8007290 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007264:	697b      	ldr	r3, [r7, #20]
 8007266:	e853 3f00 	ldrex	r3, [r3]
 800726a:	613b      	str	r3, [r7, #16]
   return(result);
 800726c:	693b      	ldr	r3, [r7, #16]
 800726e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007272:	627b      	str	r3, [r7, #36]	@ 0x24
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	461a      	mov	r2, r3
 800727a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800727c:	623b      	str	r3, [r7, #32]
 800727e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007280:	69f9      	ldr	r1, [r7, #28]
 8007282:	6a3a      	ldr	r2, [r7, #32]
 8007284:	e841 2300 	strex	r3, r2, [r1]
 8007288:	61bb      	str	r3, [r7, #24]
   return(result);
 800728a:	69bb      	ldr	r3, [r7, #24]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d1e6      	bne.n	800725e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007290:	88fb      	ldrh	r3, [r7, #6]
 8007292:	461a      	mov	r2, r3
 8007294:	68b9      	ldr	r1, [r7, #8]
 8007296:	68f8      	ldr	r0, [r7, #12]
 8007298:	f001 fb22 	bl	80088e0 <UART_Start_Receive_IT>
 800729c:	4603      	mov	r3, r0
 800729e:	e000      	b.n	80072a2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80072a0:	2302      	movs	r3, #2
  }
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3728      	adds	r7, #40	@ 0x28
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}
 80072aa:	bf00      	nop
 80072ac:	58000c00 	.word	0x58000c00

080072b0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b0ba      	sub	sp, #232	@ 0xe8
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	69db      	ldr	r3, [r3, #28]
 80072be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80072d6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80072da:	f640 030f 	movw	r3, #2063	@ 0x80f
 80072de:	4013      	ands	r3, r2
 80072e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80072e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d11b      	bne.n	8007324 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80072ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072f0:	f003 0320 	and.w	r3, r3, #32
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d015      	beq.n	8007324 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80072f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072fc:	f003 0320 	and.w	r3, r3, #32
 8007300:	2b00      	cmp	r3, #0
 8007302:	d105      	bne.n	8007310 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007304:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007308:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800730c:	2b00      	cmp	r3, #0
 800730e:	d009      	beq.n	8007324 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007314:	2b00      	cmp	r3, #0
 8007316:	f000 8393 	beq.w	8007a40 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	4798      	blx	r3
      }
      return;
 8007322:	e38d      	b.n	8007a40 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007324:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007328:	2b00      	cmp	r3, #0
 800732a:	f000 8123 	beq.w	8007574 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800732e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007332:	4b8d      	ldr	r3, [pc, #564]	@ (8007568 <HAL_UART_IRQHandler+0x2b8>)
 8007334:	4013      	ands	r3, r2
 8007336:	2b00      	cmp	r3, #0
 8007338:	d106      	bne.n	8007348 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800733a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800733e:	4b8b      	ldr	r3, [pc, #556]	@ (800756c <HAL_UART_IRQHandler+0x2bc>)
 8007340:	4013      	ands	r3, r2
 8007342:	2b00      	cmp	r3, #0
 8007344:	f000 8116 	beq.w	8007574 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007348:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800734c:	f003 0301 	and.w	r3, r3, #1
 8007350:	2b00      	cmp	r3, #0
 8007352:	d011      	beq.n	8007378 <HAL_UART_IRQHandler+0xc8>
 8007354:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007358:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800735c:	2b00      	cmp	r3, #0
 800735e:	d00b      	beq.n	8007378 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	2201      	movs	r2, #1
 8007366:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800736e:	f043 0201 	orr.w	r2, r3, #1
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007378:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800737c:	f003 0302 	and.w	r3, r3, #2
 8007380:	2b00      	cmp	r3, #0
 8007382:	d011      	beq.n	80073a8 <HAL_UART_IRQHandler+0xf8>
 8007384:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007388:	f003 0301 	and.w	r3, r3, #1
 800738c:	2b00      	cmp	r3, #0
 800738e:	d00b      	beq.n	80073a8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	2202      	movs	r2, #2
 8007396:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800739e:	f043 0204 	orr.w	r2, r3, #4
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80073a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073ac:	f003 0304 	and.w	r3, r3, #4
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d011      	beq.n	80073d8 <HAL_UART_IRQHandler+0x128>
 80073b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073b8:	f003 0301 	and.w	r3, r3, #1
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d00b      	beq.n	80073d8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	2204      	movs	r2, #4
 80073c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073ce:	f043 0202 	orr.w	r2, r3, #2
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80073d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073dc:	f003 0308 	and.w	r3, r3, #8
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d017      	beq.n	8007414 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80073e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073e8:	f003 0320 	and.w	r3, r3, #32
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d105      	bne.n	80073fc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80073f0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80073f4:	4b5c      	ldr	r3, [pc, #368]	@ (8007568 <HAL_UART_IRQHandler+0x2b8>)
 80073f6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d00b      	beq.n	8007414 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	2208      	movs	r2, #8
 8007402:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800740a:	f043 0208 	orr.w	r2, r3, #8
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007414:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007418:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800741c:	2b00      	cmp	r3, #0
 800741e:	d012      	beq.n	8007446 <HAL_UART_IRQHandler+0x196>
 8007420:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007424:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007428:	2b00      	cmp	r3, #0
 800742a:	d00c      	beq.n	8007446 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007434:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800743c:	f043 0220 	orr.w	r2, r3, #32
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800744c:	2b00      	cmp	r3, #0
 800744e:	f000 82f9 	beq.w	8007a44 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007456:	f003 0320 	and.w	r3, r3, #32
 800745a:	2b00      	cmp	r3, #0
 800745c:	d013      	beq.n	8007486 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800745e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007462:	f003 0320 	and.w	r3, r3, #32
 8007466:	2b00      	cmp	r3, #0
 8007468:	d105      	bne.n	8007476 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800746a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800746e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007472:	2b00      	cmp	r3, #0
 8007474:	d007      	beq.n	8007486 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800747a:	2b00      	cmp	r3, #0
 800747c:	d003      	beq.n	8007486 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800748c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	689b      	ldr	r3, [r3, #8]
 8007496:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800749a:	2b40      	cmp	r3, #64	@ 0x40
 800749c:	d005      	beq.n	80074aa <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800749e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80074a2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d054      	beq.n	8007554 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f001 fb3a 	bl	8008b24 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	689b      	ldr	r3, [r3, #8]
 80074b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074ba:	2b40      	cmp	r3, #64	@ 0x40
 80074bc:	d146      	bne.n	800754c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	3308      	adds	r3, #8
 80074c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80074cc:	e853 3f00 	ldrex	r3, [r3]
 80074d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80074d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80074d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	3308      	adds	r3, #8
 80074e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80074ea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80074ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80074f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80074fa:	e841 2300 	strex	r3, r2, [r1]
 80074fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007502:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007506:	2b00      	cmp	r3, #0
 8007508:	d1d9      	bne.n	80074be <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007510:	2b00      	cmp	r3, #0
 8007512:	d017      	beq.n	8007544 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800751a:	4a15      	ldr	r2, [pc, #84]	@ (8007570 <HAL_UART_IRQHandler+0x2c0>)
 800751c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007524:	4618      	mov	r0, r3
 8007526:	f7fb fe7f 	bl	8003228 <HAL_DMA_Abort_IT>
 800752a:	4603      	mov	r3, r0
 800752c:	2b00      	cmp	r3, #0
 800752e:	d019      	beq.n	8007564 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007536:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007538:	687a      	ldr	r2, [r7, #4]
 800753a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800753e:	4610      	mov	r0, r2
 8007540:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007542:	e00f      	b.n	8007564 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f000 fa93 	bl	8007a70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800754a:	e00b      	b.n	8007564 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f000 fa8f 	bl	8007a70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007552:	e007      	b.n	8007564 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	f000 fa8b 	bl	8007a70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2200      	movs	r2, #0
 800755e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007562:	e26f      	b.n	8007a44 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007564:	bf00      	nop
    return;
 8007566:	e26d      	b.n	8007a44 <HAL_UART_IRQHandler+0x794>
 8007568:	10000001 	.word	0x10000001
 800756c:	04000120 	.word	0x04000120
 8007570:	08008bf1 	.word	0x08008bf1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007578:	2b01      	cmp	r3, #1
 800757a:	f040 8203 	bne.w	8007984 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800757e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007582:	f003 0310 	and.w	r3, r3, #16
 8007586:	2b00      	cmp	r3, #0
 8007588:	f000 81fc 	beq.w	8007984 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800758c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007590:	f003 0310 	and.w	r3, r3, #16
 8007594:	2b00      	cmp	r3, #0
 8007596:	f000 81f5 	beq.w	8007984 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	2210      	movs	r2, #16
 80075a0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	689b      	ldr	r3, [r3, #8]
 80075a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075ac:	2b40      	cmp	r3, #64	@ 0x40
 80075ae:	f040 816d 	bne.w	800788c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4aa4      	ldr	r2, [pc, #656]	@ (800784c <HAL_UART_IRQHandler+0x59c>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d068      	beq.n	8007692 <HAL_UART_IRQHandler+0x3e2>
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4aa1      	ldr	r2, [pc, #644]	@ (8007850 <HAL_UART_IRQHandler+0x5a0>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d061      	beq.n	8007692 <HAL_UART_IRQHandler+0x3e2>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a9f      	ldr	r2, [pc, #636]	@ (8007854 <HAL_UART_IRQHandler+0x5a4>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d05a      	beq.n	8007692 <HAL_UART_IRQHandler+0x3e2>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4a9c      	ldr	r2, [pc, #624]	@ (8007858 <HAL_UART_IRQHandler+0x5a8>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d053      	beq.n	8007692 <HAL_UART_IRQHandler+0x3e2>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a9a      	ldr	r2, [pc, #616]	@ (800785c <HAL_UART_IRQHandler+0x5ac>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d04c      	beq.n	8007692 <HAL_UART_IRQHandler+0x3e2>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4a97      	ldr	r2, [pc, #604]	@ (8007860 <HAL_UART_IRQHandler+0x5b0>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d045      	beq.n	8007692 <HAL_UART_IRQHandler+0x3e2>
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4a95      	ldr	r2, [pc, #596]	@ (8007864 <HAL_UART_IRQHandler+0x5b4>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d03e      	beq.n	8007692 <HAL_UART_IRQHandler+0x3e2>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a92      	ldr	r2, [pc, #584]	@ (8007868 <HAL_UART_IRQHandler+0x5b8>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d037      	beq.n	8007692 <HAL_UART_IRQHandler+0x3e2>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4a90      	ldr	r2, [pc, #576]	@ (800786c <HAL_UART_IRQHandler+0x5bc>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d030      	beq.n	8007692 <HAL_UART_IRQHandler+0x3e2>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4a8d      	ldr	r2, [pc, #564]	@ (8007870 <HAL_UART_IRQHandler+0x5c0>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d029      	beq.n	8007692 <HAL_UART_IRQHandler+0x3e2>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4a8b      	ldr	r2, [pc, #556]	@ (8007874 <HAL_UART_IRQHandler+0x5c4>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d022      	beq.n	8007692 <HAL_UART_IRQHandler+0x3e2>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	4a88      	ldr	r2, [pc, #544]	@ (8007878 <HAL_UART_IRQHandler+0x5c8>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d01b      	beq.n	8007692 <HAL_UART_IRQHandler+0x3e2>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a86      	ldr	r2, [pc, #536]	@ (800787c <HAL_UART_IRQHandler+0x5cc>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d014      	beq.n	8007692 <HAL_UART_IRQHandler+0x3e2>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a83      	ldr	r2, [pc, #524]	@ (8007880 <HAL_UART_IRQHandler+0x5d0>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d00d      	beq.n	8007692 <HAL_UART_IRQHandler+0x3e2>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a81      	ldr	r2, [pc, #516]	@ (8007884 <HAL_UART_IRQHandler+0x5d4>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d006      	beq.n	8007692 <HAL_UART_IRQHandler+0x3e2>
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	4a7e      	ldr	r2, [pc, #504]	@ (8007888 <HAL_UART_IRQHandler+0x5d8>)
 800768e:	4293      	cmp	r3, r2
 8007690:	d106      	bne.n	80076a0 <HAL_UART_IRQHandler+0x3f0>
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	685b      	ldr	r3, [r3, #4]
 800769c:	b29b      	uxth	r3, r3
 800769e:	e005      	b.n	80076ac <HAL_UART_IRQHandler+0x3fc>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	685b      	ldr	r3, [r3, #4]
 80076aa:	b29b      	uxth	r3, r3
 80076ac:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80076b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	f000 80ad 	beq.w	8007814 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80076c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80076c4:	429a      	cmp	r2, r3
 80076c6:	f080 80a5 	bcs.w	8007814 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80076d0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076da:	69db      	ldr	r3, [r3, #28]
 80076dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80076e0:	f000 8087 	beq.w	80077f2 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80076f0:	e853 3f00 	ldrex	r3, [r3]
 80076f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80076f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80076fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007700:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	461a      	mov	r2, r3
 800770a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800770e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007712:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007716:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800771a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800771e:	e841 2300 	strex	r3, r2, [r1]
 8007722:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007726:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800772a:	2b00      	cmp	r3, #0
 800772c:	d1da      	bne.n	80076e4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	3308      	adds	r3, #8
 8007734:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007736:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007738:	e853 3f00 	ldrex	r3, [r3]
 800773c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800773e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007740:	f023 0301 	bic.w	r3, r3, #1
 8007744:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	3308      	adds	r3, #8
 800774e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007752:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007756:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007758:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800775a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800775e:	e841 2300 	strex	r3, r2, [r1]
 8007762:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007764:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007766:	2b00      	cmp	r3, #0
 8007768:	d1e1      	bne.n	800772e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	3308      	adds	r3, #8
 8007770:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007772:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007774:	e853 3f00 	ldrex	r3, [r3]
 8007778:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800777a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800777c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007780:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	3308      	adds	r3, #8
 800778a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800778e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007790:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007792:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007794:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007796:	e841 2300 	strex	r3, r2, [r1]
 800779a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800779c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d1e3      	bne.n	800776a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2220      	movs	r2, #32
 80077a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2200      	movs	r2, #0
 80077ae:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077b8:	e853 3f00 	ldrex	r3, [r3]
 80077bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80077be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077c0:	f023 0310 	bic.w	r3, r3, #16
 80077c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	461a      	mov	r2, r3
 80077ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80077d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80077d4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80077d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80077da:	e841 2300 	strex	r3, r2, [r1]
 80077de:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80077e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d1e4      	bne.n	80077b0 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077ec:	4618      	mov	r0, r3
 80077ee:	f7fb f9fd 	bl	8002bec <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2202      	movs	r2, #2
 80077f6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007804:	b29b      	uxth	r3, r3
 8007806:	1ad3      	subs	r3, r2, r3
 8007808:	b29b      	uxth	r3, r3
 800780a:	4619      	mov	r1, r3
 800780c:	6878      	ldr	r0, [r7, #4]
 800780e:	f000 f939 	bl	8007a84 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007812:	e119      	b.n	8007a48 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800781a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800781e:	429a      	cmp	r2, r3
 8007820:	f040 8112 	bne.w	8007a48 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800782a:	69db      	ldr	r3, [r3, #28]
 800782c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007830:	f040 810a 	bne.w	8007a48 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2202      	movs	r2, #2
 8007838:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007840:	4619      	mov	r1, r3
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f000 f91e 	bl	8007a84 <HAL_UARTEx_RxEventCallback>
      return;
 8007848:	e0fe      	b.n	8007a48 <HAL_UART_IRQHandler+0x798>
 800784a:	bf00      	nop
 800784c:	40020010 	.word	0x40020010
 8007850:	40020028 	.word	0x40020028
 8007854:	40020040 	.word	0x40020040
 8007858:	40020058 	.word	0x40020058
 800785c:	40020070 	.word	0x40020070
 8007860:	40020088 	.word	0x40020088
 8007864:	400200a0 	.word	0x400200a0
 8007868:	400200b8 	.word	0x400200b8
 800786c:	40020410 	.word	0x40020410
 8007870:	40020428 	.word	0x40020428
 8007874:	40020440 	.word	0x40020440
 8007878:	40020458 	.word	0x40020458
 800787c:	40020470 	.word	0x40020470
 8007880:	40020488 	.word	0x40020488
 8007884:	400204a0 	.word	0x400204a0
 8007888:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007898:	b29b      	uxth	r3, r3
 800789a:	1ad3      	subs	r3, r2, r3
 800789c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80078a6:	b29b      	uxth	r3, r3
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	f000 80cf 	beq.w	8007a4c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 80078ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	f000 80ca 	beq.w	8007a4c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078c0:	e853 3f00 	ldrex	r3, [r3]
 80078c4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80078c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078cc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	461a      	mov	r2, r3
 80078d6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80078da:	647b      	str	r3, [r7, #68]	@ 0x44
 80078dc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078de:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80078e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80078e2:	e841 2300 	strex	r3, r2, [r1]
 80078e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80078e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d1e4      	bne.n	80078b8 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	3308      	adds	r3, #8
 80078f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078f8:	e853 3f00 	ldrex	r3, [r3]
 80078fc:	623b      	str	r3, [r7, #32]
   return(result);
 80078fe:	6a3a      	ldr	r2, [r7, #32]
 8007900:	4b55      	ldr	r3, [pc, #340]	@ (8007a58 <HAL_UART_IRQHandler+0x7a8>)
 8007902:	4013      	ands	r3, r2
 8007904:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	3308      	adds	r3, #8
 800790e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007912:	633a      	str	r2, [r7, #48]	@ 0x30
 8007914:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007916:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007918:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800791a:	e841 2300 	strex	r3, r2, [r1]
 800791e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007922:	2b00      	cmp	r3, #0
 8007924:	d1e3      	bne.n	80078ee <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2220      	movs	r2, #32
 800792a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2200      	movs	r2, #0
 8007932:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2200      	movs	r2, #0
 8007938:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007940:	693b      	ldr	r3, [r7, #16]
 8007942:	e853 3f00 	ldrex	r3, [r3]
 8007946:	60fb      	str	r3, [r7, #12]
   return(result);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	f023 0310 	bic.w	r3, r3, #16
 800794e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	461a      	mov	r2, r3
 8007958:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800795c:	61fb      	str	r3, [r7, #28]
 800795e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007960:	69b9      	ldr	r1, [r7, #24]
 8007962:	69fa      	ldr	r2, [r7, #28]
 8007964:	e841 2300 	strex	r3, r2, [r1]
 8007968:	617b      	str	r3, [r7, #20]
   return(result);
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d1e4      	bne.n	800793a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2202      	movs	r2, #2
 8007974:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007976:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800797a:	4619      	mov	r1, r3
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f000 f881 	bl	8007a84 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007982:	e063      	b.n	8007a4c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007984:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007988:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800798c:	2b00      	cmp	r3, #0
 800798e:	d00e      	beq.n	80079ae <HAL_UART_IRQHandler+0x6fe>
 8007990:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007994:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007998:	2b00      	cmp	r3, #0
 800799a:	d008      	beq.n	80079ae <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80079a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f001 fe80 	bl	80096ac <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80079ac:	e051      	b.n	8007a52 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80079ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d014      	beq.n	80079e4 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80079ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d105      	bne.n	80079d2 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80079c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80079ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d008      	beq.n	80079e4 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d03a      	beq.n	8007a50 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079de:	6878      	ldr	r0, [r7, #4]
 80079e0:	4798      	blx	r3
    }
    return;
 80079e2:	e035      	b.n	8007a50 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80079e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d009      	beq.n	8007a04 <HAL_UART_IRQHandler+0x754>
 80079f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d003      	beq.n	8007a04 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 80079fc:	6878      	ldr	r0, [r7, #4]
 80079fe:	f001 f909 	bl	8008c14 <UART_EndTransmit_IT>
    return;
 8007a02:	e026      	b.n	8007a52 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007a04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d009      	beq.n	8007a24 <HAL_UART_IRQHandler+0x774>
 8007a10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a14:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d003      	beq.n	8007a24 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	f001 fe59 	bl	80096d4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007a22:	e016      	b.n	8007a52 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007a24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a28:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d010      	beq.n	8007a52 <HAL_UART_IRQHandler+0x7a2>
 8007a30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	da0c      	bge.n	8007a52 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f001 fe41 	bl	80096c0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007a3e:	e008      	b.n	8007a52 <HAL_UART_IRQHandler+0x7a2>
      return;
 8007a40:	bf00      	nop
 8007a42:	e006      	b.n	8007a52 <HAL_UART_IRQHandler+0x7a2>
    return;
 8007a44:	bf00      	nop
 8007a46:	e004      	b.n	8007a52 <HAL_UART_IRQHandler+0x7a2>
      return;
 8007a48:	bf00      	nop
 8007a4a:	e002      	b.n	8007a52 <HAL_UART_IRQHandler+0x7a2>
      return;
 8007a4c:	bf00      	nop
 8007a4e:	e000      	b.n	8007a52 <HAL_UART_IRQHandler+0x7a2>
    return;
 8007a50:	bf00      	nop
  }
}
 8007a52:	37e8      	adds	r7, #232	@ 0xe8
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bd80      	pop	{r7, pc}
 8007a58:	effffffe 	.word	0xeffffffe

08007a5c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b083      	sub	sp, #12
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007a64:	bf00      	nop
 8007a66:	370c      	adds	r7, #12
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6e:	4770      	bx	lr

08007a70 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a70:	b480      	push	{r7}
 8007a72:	b083      	sub	sp, #12
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007a78:	bf00      	nop
 8007a7a:	370c      	adds	r7, #12
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a82:	4770      	bx	lr

08007a84 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b083      	sub	sp, #12
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
 8007a8c:	460b      	mov	r3, r1
 8007a8e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007a90:	bf00      	nop
 8007a92:	370c      	adds	r7, #12
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr

08007a9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007aa0:	b092      	sub	sp, #72	@ 0x48
 8007aa2:	af00      	add	r7, sp, #0
 8007aa4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007aac:	697b      	ldr	r3, [r7, #20]
 8007aae:	689a      	ldr	r2, [r3, #8]
 8007ab0:	697b      	ldr	r3, [r7, #20]
 8007ab2:	691b      	ldr	r3, [r3, #16]
 8007ab4:	431a      	orrs	r2, r3
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	695b      	ldr	r3, [r3, #20]
 8007aba:	431a      	orrs	r2, r3
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	69db      	ldr	r3, [r3, #28]
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ac4:	697b      	ldr	r3, [r7, #20]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	681a      	ldr	r2, [r3, #0]
 8007aca:	4bbe      	ldr	r3, [pc, #760]	@ (8007dc4 <UART_SetConfig+0x328>)
 8007acc:	4013      	ands	r3, r2
 8007ace:	697a      	ldr	r2, [r7, #20]
 8007ad0:	6812      	ldr	r2, [r2, #0]
 8007ad2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007ad4:	430b      	orrs	r3, r1
 8007ad6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	685b      	ldr	r3, [r3, #4]
 8007ade:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	68da      	ldr	r2, [r3, #12]
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	430a      	orrs	r2, r1
 8007aec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	699b      	ldr	r3, [r3, #24]
 8007af2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4ab3      	ldr	r2, [pc, #716]	@ (8007dc8 <UART_SetConfig+0x32c>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d004      	beq.n	8007b08 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007afe:	697b      	ldr	r3, [r7, #20]
 8007b00:	6a1b      	ldr	r3, [r3, #32]
 8007b02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b04:	4313      	orrs	r3, r2
 8007b06:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	689a      	ldr	r2, [r3, #8]
 8007b0e:	4baf      	ldr	r3, [pc, #700]	@ (8007dcc <UART_SetConfig+0x330>)
 8007b10:	4013      	ands	r3, r2
 8007b12:	697a      	ldr	r2, [r7, #20]
 8007b14:	6812      	ldr	r2, [r2, #0]
 8007b16:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007b18:	430b      	orrs	r3, r1
 8007b1a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b22:	f023 010f 	bic.w	r1, r3, #15
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	430a      	orrs	r2, r1
 8007b30:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4aa6      	ldr	r2, [pc, #664]	@ (8007dd0 <UART_SetConfig+0x334>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d177      	bne.n	8007c2c <UART_SetConfig+0x190>
 8007b3c:	4ba5      	ldr	r3, [pc, #660]	@ (8007dd4 <UART_SetConfig+0x338>)
 8007b3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b40:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007b44:	2b28      	cmp	r3, #40	@ 0x28
 8007b46:	d86d      	bhi.n	8007c24 <UART_SetConfig+0x188>
 8007b48:	a201      	add	r2, pc, #4	@ (adr r2, 8007b50 <UART_SetConfig+0xb4>)
 8007b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b4e:	bf00      	nop
 8007b50:	08007bf5 	.word	0x08007bf5
 8007b54:	08007c25 	.word	0x08007c25
 8007b58:	08007c25 	.word	0x08007c25
 8007b5c:	08007c25 	.word	0x08007c25
 8007b60:	08007c25 	.word	0x08007c25
 8007b64:	08007c25 	.word	0x08007c25
 8007b68:	08007c25 	.word	0x08007c25
 8007b6c:	08007c25 	.word	0x08007c25
 8007b70:	08007bfd 	.word	0x08007bfd
 8007b74:	08007c25 	.word	0x08007c25
 8007b78:	08007c25 	.word	0x08007c25
 8007b7c:	08007c25 	.word	0x08007c25
 8007b80:	08007c25 	.word	0x08007c25
 8007b84:	08007c25 	.word	0x08007c25
 8007b88:	08007c25 	.word	0x08007c25
 8007b8c:	08007c25 	.word	0x08007c25
 8007b90:	08007c05 	.word	0x08007c05
 8007b94:	08007c25 	.word	0x08007c25
 8007b98:	08007c25 	.word	0x08007c25
 8007b9c:	08007c25 	.word	0x08007c25
 8007ba0:	08007c25 	.word	0x08007c25
 8007ba4:	08007c25 	.word	0x08007c25
 8007ba8:	08007c25 	.word	0x08007c25
 8007bac:	08007c25 	.word	0x08007c25
 8007bb0:	08007c0d 	.word	0x08007c0d
 8007bb4:	08007c25 	.word	0x08007c25
 8007bb8:	08007c25 	.word	0x08007c25
 8007bbc:	08007c25 	.word	0x08007c25
 8007bc0:	08007c25 	.word	0x08007c25
 8007bc4:	08007c25 	.word	0x08007c25
 8007bc8:	08007c25 	.word	0x08007c25
 8007bcc:	08007c25 	.word	0x08007c25
 8007bd0:	08007c15 	.word	0x08007c15
 8007bd4:	08007c25 	.word	0x08007c25
 8007bd8:	08007c25 	.word	0x08007c25
 8007bdc:	08007c25 	.word	0x08007c25
 8007be0:	08007c25 	.word	0x08007c25
 8007be4:	08007c25 	.word	0x08007c25
 8007be8:	08007c25 	.word	0x08007c25
 8007bec:	08007c25 	.word	0x08007c25
 8007bf0:	08007c1d 	.word	0x08007c1d
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bfa:	e222      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007bfc:	2304      	movs	r3, #4
 8007bfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c02:	e21e      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007c04:	2308      	movs	r3, #8
 8007c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c0a:	e21a      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007c0c:	2310      	movs	r3, #16
 8007c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c12:	e216      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007c14:	2320      	movs	r3, #32
 8007c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c1a:	e212      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007c1c:	2340      	movs	r3, #64	@ 0x40
 8007c1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c22:	e20e      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007c24:	2380      	movs	r3, #128	@ 0x80
 8007c26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c2a:	e20a      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007c2c:	697b      	ldr	r3, [r7, #20]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	4a69      	ldr	r2, [pc, #420]	@ (8007dd8 <UART_SetConfig+0x33c>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d130      	bne.n	8007c98 <UART_SetConfig+0x1fc>
 8007c36:	4b67      	ldr	r3, [pc, #412]	@ (8007dd4 <UART_SetConfig+0x338>)
 8007c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c3a:	f003 0307 	and.w	r3, r3, #7
 8007c3e:	2b05      	cmp	r3, #5
 8007c40:	d826      	bhi.n	8007c90 <UART_SetConfig+0x1f4>
 8007c42:	a201      	add	r2, pc, #4	@ (adr r2, 8007c48 <UART_SetConfig+0x1ac>)
 8007c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c48:	08007c61 	.word	0x08007c61
 8007c4c:	08007c69 	.word	0x08007c69
 8007c50:	08007c71 	.word	0x08007c71
 8007c54:	08007c79 	.word	0x08007c79
 8007c58:	08007c81 	.word	0x08007c81
 8007c5c:	08007c89 	.word	0x08007c89
 8007c60:	2300      	movs	r3, #0
 8007c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c66:	e1ec      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007c68:	2304      	movs	r3, #4
 8007c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c6e:	e1e8      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007c70:	2308      	movs	r3, #8
 8007c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c76:	e1e4      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007c78:	2310      	movs	r3, #16
 8007c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c7e:	e1e0      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007c80:	2320      	movs	r3, #32
 8007c82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c86:	e1dc      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007c88:	2340      	movs	r3, #64	@ 0x40
 8007c8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c8e:	e1d8      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007c90:	2380      	movs	r3, #128	@ 0x80
 8007c92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c96:	e1d4      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007c98:	697b      	ldr	r3, [r7, #20]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a4f      	ldr	r2, [pc, #316]	@ (8007ddc <UART_SetConfig+0x340>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d130      	bne.n	8007d04 <UART_SetConfig+0x268>
 8007ca2:	4b4c      	ldr	r3, [pc, #304]	@ (8007dd4 <UART_SetConfig+0x338>)
 8007ca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ca6:	f003 0307 	and.w	r3, r3, #7
 8007caa:	2b05      	cmp	r3, #5
 8007cac:	d826      	bhi.n	8007cfc <UART_SetConfig+0x260>
 8007cae:	a201      	add	r2, pc, #4	@ (adr r2, 8007cb4 <UART_SetConfig+0x218>)
 8007cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cb4:	08007ccd 	.word	0x08007ccd
 8007cb8:	08007cd5 	.word	0x08007cd5
 8007cbc:	08007cdd 	.word	0x08007cdd
 8007cc0:	08007ce5 	.word	0x08007ce5
 8007cc4:	08007ced 	.word	0x08007ced
 8007cc8:	08007cf5 	.word	0x08007cf5
 8007ccc:	2300      	movs	r3, #0
 8007cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cd2:	e1b6      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007cd4:	2304      	movs	r3, #4
 8007cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cda:	e1b2      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007cdc:	2308      	movs	r3, #8
 8007cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ce2:	e1ae      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007ce4:	2310      	movs	r3, #16
 8007ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cea:	e1aa      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007cec:	2320      	movs	r3, #32
 8007cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cf2:	e1a6      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007cf4:	2340      	movs	r3, #64	@ 0x40
 8007cf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cfa:	e1a2      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007cfc:	2380      	movs	r3, #128	@ 0x80
 8007cfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d02:	e19e      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007d04:	697b      	ldr	r3, [r7, #20]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	4a35      	ldr	r2, [pc, #212]	@ (8007de0 <UART_SetConfig+0x344>)
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d130      	bne.n	8007d70 <UART_SetConfig+0x2d4>
 8007d0e:	4b31      	ldr	r3, [pc, #196]	@ (8007dd4 <UART_SetConfig+0x338>)
 8007d10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d12:	f003 0307 	and.w	r3, r3, #7
 8007d16:	2b05      	cmp	r3, #5
 8007d18:	d826      	bhi.n	8007d68 <UART_SetConfig+0x2cc>
 8007d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8007d20 <UART_SetConfig+0x284>)
 8007d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d20:	08007d39 	.word	0x08007d39
 8007d24:	08007d41 	.word	0x08007d41
 8007d28:	08007d49 	.word	0x08007d49
 8007d2c:	08007d51 	.word	0x08007d51
 8007d30:	08007d59 	.word	0x08007d59
 8007d34:	08007d61 	.word	0x08007d61
 8007d38:	2300      	movs	r3, #0
 8007d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d3e:	e180      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007d40:	2304      	movs	r3, #4
 8007d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d46:	e17c      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007d48:	2308      	movs	r3, #8
 8007d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d4e:	e178      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007d50:	2310      	movs	r3, #16
 8007d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d56:	e174      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007d58:	2320      	movs	r3, #32
 8007d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d5e:	e170      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007d60:	2340      	movs	r3, #64	@ 0x40
 8007d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d66:	e16c      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007d68:	2380      	movs	r3, #128	@ 0x80
 8007d6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d6e:	e168      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007d70:	697b      	ldr	r3, [r7, #20]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4a1b      	ldr	r2, [pc, #108]	@ (8007de4 <UART_SetConfig+0x348>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d142      	bne.n	8007e00 <UART_SetConfig+0x364>
 8007d7a:	4b16      	ldr	r3, [pc, #88]	@ (8007dd4 <UART_SetConfig+0x338>)
 8007d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d7e:	f003 0307 	and.w	r3, r3, #7
 8007d82:	2b05      	cmp	r3, #5
 8007d84:	d838      	bhi.n	8007df8 <UART_SetConfig+0x35c>
 8007d86:	a201      	add	r2, pc, #4	@ (adr r2, 8007d8c <UART_SetConfig+0x2f0>)
 8007d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d8c:	08007da5 	.word	0x08007da5
 8007d90:	08007dad 	.word	0x08007dad
 8007d94:	08007db5 	.word	0x08007db5
 8007d98:	08007dbd 	.word	0x08007dbd
 8007d9c:	08007de9 	.word	0x08007de9
 8007da0:	08007df1 	.word	0x08007df1
 8007da4:	2300      	movs	r3, #0
 8007da6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007daa:	e14a      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007dac:	2304      	movs	r3, #4
 8007dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007db2:	e146      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007db4:	2308      	movs	r3, #8
 8007db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dba:	e142      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007dbc:	2310      	movs	r3, #16
 8007dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dc2:	e13e      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007dc4:	cfff69f3 	.word	0xcfff69f3
 8007dc8:	58000c00 	.word	0x58000c00
 8007dcc:	11fff4ff 	.word	0x11fff4ff
 8007dd0:	40011000 	.word	0x40011000
 8007dd4:	58024400 	.word	0x58024400
 8007dd8:	40004400 	.word	0x40004400
 8007ddc:	40004800 	.word	0x40004800
 8007de0:	40004c00 	.word	0x40004c00
 8007de4:	40005000 	.word	0x40005000
 8007de8:	2320      	movs	r3, #32
 8007dea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dee:	e128      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007df0:	2340      	movs	r3, #64	@ 0x40
 8007df2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007df6:	e124      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007df8:	2380      	movs	r3, #128	@ 0x80
 8007dfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dfe:	e120      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007e00:	697b      	ldr	r3, [r7, #20]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	4acb      	ldr	r2, [pc, #812]	@ (8008134 <UART_SetConfig+0x698>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d176      	bne.n	8007ef8 <UART_SetConfig+0x45c>
 8007e0a:	4bcb      	ldr	r3, [pc, #812]	@ (8008138 <UART_SetConfig+0x69c>)
 8007e0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e12:	2b28      	cmp	r3, #40	@ 0x28
 8007e14:	d86c      	bhi.n	8007ef0 <UART_SetConfig+0x454>
 8007e16:	a201      	add	r2, pc, #4	@ (adr r2, 8007e1c <UART_SetConfig+0x380>)
 8007e18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e1c:	08007ec1 	.word	0x08007ec1
 8007e20:	08007ef1 	.word	0x08007ef1
 8007e24:	08007ef1 	.word	0x08007ef1
 8007e28:	08007ef1 	.word	0x08007ef1
 8007e2c:	08007ef1 	.word	0x08007ef1
 8007e30:	08007ef1 	.word	0x08007ef1
 8007e34:	08007ef1 	.word	0x08007ef1
 8007e38:	08007ef1 	.word	0x08007ef1
 8007e3c:	08007ec9 	.word	0x08007ec9
 8007e40:	08007ef1 	.word	0x08007ef1
 8007e44:	08007ef1 	.word	0x08007ef1
 8007e48:	08007ef1 	.word	0x08007ef1
 8007e4c:	08007ef1 	.word	0x08007ef1
 8007e50:	08007ef1 	.word	0x08007ef1
 8007e54:	08007ef1 	.word	0x08007ef1
 8007e58:	08007ef1 	.word	0x08007ef1
 8007e5c:	08007ed1 	.word	0x08007ed1
 8007e60:	08007ef1 	.word	0x08007ef1
 8007e64:	08007ef1 	.word	0x08007ef1
 8007e68:	08007ef1 	.word	0x08007ef1
 8007e6c:	08007ef1 	.word	0x08007ef1
 8007e70:	08007ef1 	.word	0x08007ef1
 8007e74:	08007ef1 	.word	0x08007ef1
 8007e78:	08007ef1 	.word	0x08007ef1
 8007e7c:	08007ed9 	.word	0x08007ed9
 8007e80:	08007ef1 	.word	0x08007ef1
 8007e84:	08007ef1 	.word	0x08007ef1
 8007e88:	08007ef1 	.word	0x08007ef1
 8007e8c:	08007ef1 	.word	0x08007ef1
 8007e90:	08007ef1 	.word	0x08007ef1
 8007e94:	08007ef1 	.word	0x08007ef1
 8007e98:	08007ef1 	.word	0x08007ef1
 8007e9c:	08007ee1 	.word	0x08007ee1
 8007ea0:	08007ef1 	.word	0x08007ef1
 8007ea4:	08007ef1 	.word	0x08007ef1
 8007ea8:	08007ef1 	.word	0x08007ef1
 8007eac:	08007ef1 	.word	0x08007ef1
 8007eb0:	08007ef1 	.word	0x08007ef1
 8007eb4:	08007ef1 	.word	0x08007ef1
 8007eb8:	08007ef1 	.word	0x08007ef1
 8007ebc:	08007ee9 	.word	0x08007ee9
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ec6:	e0bc      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007ec8:	2304      	movs	r3, #4
 8007eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ece:	e0b8      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007ed0:	2308      	movs	r3, #8
 8007ed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ed6:	e0b4      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007ed8:	2310      	movs	r3, #16
 8007eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ede:	e0b0      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007ee0:	2320      	movs	r3, #32
 8007ee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ee6:	e0ac      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007ee8:	2340      	movs	r3, #64	@ 0x40
 8007eea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eee:	e0a8      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007ef0:	2380      	movs	r3, #128	@ 0x80
 8007ef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ef6:	e0a4      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4a8f      	ldr	r2, [pc, #572]	@ (800813c <UART_SetConfig+0x6a0>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d130      	bne.n	8007f64 <UART_SetConfig+0x4c8>
 8007f02:	4b8d      	ldr	r3, [pc, #564]	@ (8008138 <UART_SetConfig+0x69c>)
 8007f04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f06:	f003 0307 	and.w	r3, r3, #7
 8007f0a:	2b05      	cmp	r3, #5
 8007f0c:	d826      	bhi.n	8007f5c <UART_SetConfig+0x4c0>
 8007f0e:	a201      	add	r2, pc, #4	@ (adr r2, 8007f14 <UART_SetConfig+0x478>)
 8007f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f14:	08007f2d 	.word	0x08007f2d
 8007f18:	08007f35 	.word	0x08007f35
 8007f1c:	08007f3d 	.word	0x08007f3d
 8007f20:	08007f45 	.word	0x08007f45
 8007f24:	08007f4d 	.word	0x08007f4d
 8007f28:	08007f55 	.word	0x08007f55
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f32:	e086      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007f34:	2304      	movs	r3, #4
 8007f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f3a:	e082      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007f3c:	2308      	movs	r3, #8
 8007f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f42:	e07e      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007f44:	2310      	movs	r3, #16
 8007f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f4a:	e07a      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007f4c:	2320      	movs	r3, #32
 8007f4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f52:	e076      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007f54:	2340      	movs	r3, #64	@ 0x40
 8007f56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f5a:	e072      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007f5c:	2380      	movs	r3, #128	@ 0x80
 8007f5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f62:	e06e      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007f64:	697b      	ldr	r3, [r7, #20]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a75      	ldr	r2, [pc, #468]	@ (8008140 <UART_SetConfig+0x6a4>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d130      	bne.n	8007fd0 <UART_SetConfig+0x534>
 8007f6e:	4b72      	ldr	r3, [pc, #456]	@ (8008138 <UART_SetConfig+0x69c>)
 8007f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f72:	f003 0307 	and.w	r3, r3, #7
 8007f76:	2b05      	cmp	r3, #5
 8007f78:	d826      	bhi.n	8007fc8 <UART_SetConfig+0x52c>
 8007f7a:	a201      	add	r2, pc, #4	@ (adr r2, 8007f80 <UART_SetConfig+0x4e4>)
 8007f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f80:	08007f99 	.word	0x08007f99
 8007f84:	08007fa1 	.word	0x08007fa1
 8007f88:	08007fa9 	.word	0x08007fa9
 8007f8c:	08007fb1 	.word	0x08007fb1
 8007f90:	08007fb9 	.word	0x08007fb9
 8007f94:	08007fc1 	.word	0x08007fc1
 8007f98:	2300      	movs	r3, #0
 8007f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f9e:	e050      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007fa0:	2304      	movs	r3, #4
 8007fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fa6:	e04c      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007fa8:	2308      	movs	r3, #8
 8007faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fae:	e048      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007fb0:	2310      	movs	r3, #16
 8007fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fb6:	e044      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007fb8:	2320      	movs	r3, #32
 8007fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fbe:	e040      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007fc0:	2340      	movs	r3, #64	@ 0x40
 8007fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fc6:	e03c      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007fc8:	2380      	movs	r3, #128	@ 0x80
 8007fca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fce:	e038      	b.n	8008042 <UART_SetConfig+0x5a6>
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	4a5b      	ldr	r2, [pc, #364]	@ (8008144 <UART_SetConfig+0x6a8>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d130      	bne.n	800803c <UART_SetConfig+0x5a0>
 8007fda:	4b57      	ldr	r3, [pc, #348]	@ (8008138 <UART_SetConfig+0x69c>)
 8007fdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fde:	f003 0307 	and.w	r3, r3, #7
 8007fe2:	2b05      	cmp	r3, #5
 8007fe4:	d826      	bhi.n	8008034 <UART_SetConfig+0x598>
 8007fe6:	a201      	add	r2, pc, #4	@ (adr r2, 8007fec <UART_SetConfig+0x550>)
 8007fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fec:	08008005 	.word	0x08008005
 8007ff0:	0800800d 	.word	0x0800800d
 8007ff4:	08008015 	.word	0x08008015
 8007ff8:	0800801d 	.word	0x0800801d
 8007ffc:	08008025 	.word	0x08008025
 8008000:	0800802d 	.word	0x0800802d
 8008004:	2302      	movs	r3, #2
 8008006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800800a:	e01a      	b.n	8008042 <UART_SetConfig+0x5a6>
 800800c:	2304      	movs	r3, #4
 800800e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008012:	e016      	b.n	8008042 <UART_SetConfig+0x5a6>
 8008014:	2308      	movs	r3, #8
 8008016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800801a:	e012      	b.n	8008042 <UART_SetConfig+0x5a6>
 800801c:	2310      	movs	r3, #16
 800801e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008022:	e00e      	b.n	8008042 <UART_SetConfig+0x5a6>
 8008024:	2320      	movs	r3, #32
 8008026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800802a:	e00a      	b.n	8008042 <UART_SetConfig+0x5a6>
 800802c:	2340      	movs	r3, #64	@ 0x40
 800802e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008032:	e006      	b.n	8008042 <UART_SetConfig+0x5a6>
 8008034:	2380      	movs	r3, #128	@ 0x80
 8008036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800803a:	e002      	b.n	8008042 <UART_SetConfig+0x5a6>
 800803c:	2380      	movs	r3, #128	@ 0x80
 800803e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008042:	697b      	ldr	r3, [r7, #20]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4a3f      	ldr	r2, [pc, #252]	@ (8008144 <UART_SetConfig+0x6a8>)
 8008048:	4293      	cmp	r3, r2
 800804a:	f040 80f8 	bne.w	800823e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800804e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008052:	2b20      	cmp	r3, #32
 8008054:	dc46      	bgt.n	80080e4 <UART_SetConfig+0x648>
 8008056:	2b02      	cmp	r3, #2
 8008058:	f2c0 8082 	blt.w	8008160 <UART_SetConfig+0x6c4>
 800805c:	3b02      	subs	r3, #2
 800805e:	2b1e      	cmp	r3, #30
 8008060:	d87e      	bhi.n	8008160 <UART_SetConfig+0x6c4>
 8008062:	a201      	add	r2, pc, #4	@ (adr r2, 8008068 <UART_SetConfig+0x5cc>)
 8008064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008068:	080080eb 	.word	0x080080eb
 800806c:	08008161 	.word	0x08008161
 8008070:	080080f3 	.word	0x080080f3
 8008074:	08008161 	.word	0x08008161
 8008078:	08008161 	.word	0x08008161
 800807c:	08008161 	.word	0x08008161
 8008080:	08008103 	.word	0x08008103
 8008084:	08008161 	.word	0x08008161
 8008088:	08008161 	.word	0x08008161
 800808c:	08008161 	.word	0x08008161
 8008090:	08008161 	.word	0x08008161
 8008094:	08008161 	.word	0x08008161
 8008098:	08008161 	.word	0x08008161
 800809c:	08008161 	.word	0x08008161
 80080a0:	08008113 	.word	0x08008113
 80080a4:	08008161 	.word	0x08008161
 80080a8:	08008161 	.word	0x08008161
 80080ac:	08008161 	.word	0x08008161
 80080b0:	08008161 	.word	0x08008161
 80080b4:	08008161 	.word	0x08008161
 80080b8:	08008161 	.word	0x08008161
 80080bc:	08008161 	.word	0x08008161
 80080c0:	08008161 	.word	0x08008161
 80080c4:	08008161 	.word	0x08008161
 80080c8:	08008161 	.word	0x08008161
 80080cc:	08008161 	.word	0x08008161
 80080d0:	08008161 	.word	0x08008161
 80080d4:	08008161 	.word	0x08008161
 80080d8:	08008161 	.word	0x08008161
 80080dc:	08008161 	.word	0x08008161
 80080e0:	08008153 	.word	0x08008153
 80080e4:	2b40      	cmp	r3, #64	@ 0x40
 80080e6:	d037      	beq.n	8008158 <UART_SetConfig+0x6bc>
 80080e8:	e03a      	b.n	8008160 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80080ea:	f7fe fa55 	bl	8006598 <HAL_RCCEx_GetD3PCLK1Freq>
 80080ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80080f0:	e03c      	b.n	800816c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80080f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80080f6:	4618      	mov	r0, r3
 80080f8:	f7fe fa64 	bl	80065c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80080fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008100:	e034      	b.n	800816c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008102:	f107 0318 	add.w	r3, r7, #24
 8008106:	4618      	mov	r0, r3
 8008108:	f7fe fbb0 	bl	800686c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800810c:	69fb      	ldr	r3, [r7, #28]
 800810e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008110:	e02c      	b.n	800816c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008112:	4b09      	ldr	r3, [pc, #36]	@ (8008138 <UART_SetConfig+0x69c>)
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f003 0320 	and.w	r3, r3, #32
 800811a:	2b00      	cmp	r3, #0
 800811c:	d016      	beq.n	800814c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800811e:	4b06      	ldr	r3, [pc, #24]	@ (8008138 <UART_SetConfig+0x69c>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	08db      	lsrs	r3, r3, #3
 8008124:	f003 0303 	and.w	r3, r3, #3
 8008128:	4a07      	ldr	r2, [pc, #28]	@ (8008148 <UART_SetConfig+0x6ac>)
 800812a:	fa22 f303 	lsr.w	r3, r2, r3
 800812e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008130:	e01c      	b.n	800816c <UART_SetConfig+0x6d0>
 8008132:	bf00      	nop
 8008134:	40011400 	.word	0x40011400
 8008138:	58024400 	.word	0x58024400
 800813c:	40007800 	.word	0x40007800
 8008140:	40007c00 	.word	0x40007c00
 8008144:	58000c00 	.word	0x58000c00
 8008148:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800814c:	4b9d      	ldr	r3, [pc, #628]	@ (80083c4 <UART_SetConfig+0x928>)
 800814e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008150:	e00c      	b.n	800816c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008152:	4b9d      	ldr	r3, [pc, #628]	@ (80083c8 <UART_SetConfig+0x92c>)
 8008154:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008156:	e009      	b.n	800816c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008158:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800815c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800815e:	e005      	b.n	800816c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8008160:	2300      	movs	r3, #0
 8008162:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008164:	2301      	movs	r3, #1
 8008166:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800816a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800816c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800816e:	2b00      	cmp	r3, #0
 8008170:	f000 81de 	beq.w	8008530 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008174:	697b      	ldr	r3, [r7, #20]
 8008176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008178:	4a94      	ldr	r2, [pc, #592]	@ (80083cc <UART_SetConfig+0x930>)
 800817a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800817e:	461a      	mov	r2, r3
 8008180:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008182:	fbb3 f3f2 	udiv	r3, r3, r2
 8008186:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008188:	697b      	ldr	r3, [r7, #20]
 800818a:	685a      	ldr	r2, [r3, #4]
 800818c:	4613      	mov	r3, r2
 800818e:	005b      	lsls	r3, r3, #1
 8008190:	4413      	add	r3, r2
 8008192:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008194:	429a      	cmp	r2, r3
 8008196:	d305      	bcc.n	80081a4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800819e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081a0:	429a      	cmp	r2, r3
 80081a2:	d903      	bls.n	80081ac <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80081a4:	2301      	movs	r3, #1
 80081a6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80081aa:	e1c1      	b.n	8008530 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80081ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081ae:	2200      	movs	r2, #0
 80081b0:	60bb      	str	r3, [r7, #8]
 80081b2:	60fa      	str	r2, [r7, #12]
 80081b4:	697b      	ldr	r3, [r7, #20]
 80081b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081b8:	4a84      	ldr	r2, [pc, #528]	@ (80083cc <UART_SetConfig+0x930>)
 80081ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081be:	b29b      	uxth	r3, r3
 80081c0:	2200      	movs	r2, #0
 80081c2:	603b      	str	r3, [r7, #0]
 80081c4:	607a      	str	r2, [r7, #4]
 80081c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80081ce:	f7f8 f8d7 	bl	8000380 <__aeabi_uldivmod>
 80081d2:	4602      	mov	r2, r0
 80081d4:	460b      	mov	r3, r1
 80081d6:	4610      	mov	r0, r2
 80081d8:	4619      	mov	r1, r3
 80081da:	f04f 0200 	mov.w	r2, #0
 80081de:	f04f 0300 	mov.w	r3, #0
 80081e2:	020b      	lsls	r3, r1, #8
 80081e4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80081e8:	0202      	lsls	r2, r0, #8
 80081ea:	6979      	ldr	r1, [r7, #20]
 80081ec:	6849      	ldr	r1, [r1, #4]
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	2000      	movs	r0, #0
 80081f2:	460c      	mov	r4, r1
 80081f4:	4605      	mov	r5, r0
 80081f6:	eb12 0804 	adds.w	r8, r2, r4
 80081fa:	eb43 0905 	adc.w	r9, r3, r5
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	685b      	ldr	r3, [r3, #4]
 8008202:	2200      	movs	r2, #0
 8008204:	469a      	mov	sl, r3
 8008206:	4693      	mov	fp, r2
 8008208:	4652      	mov	r2, sl
 800820a:	465b      	mov	r3, fp
 800820c:	4640      	mov	r0, r8
 800820e:	4649      	mov	r1, r9
 8008210:	f7f8 f8b6 	bl	8000380 <__aeabi_uldivmod>
 8008214:	4602      	mov	r2, r0
 8008216:	460b      	mov	r3, r1
 8008218:	4613      	mov	r3, r2
 800821a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800821c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800821e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008222:	d308      	bcc.n	8008236 <UART_SetConfig+0x79a>
 8008224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008226:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800822a:	d204      	bcs.n	8008236 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800822c:	697b      	ldr	r3, [r7, #20]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008232:	60da      	str	r2, [r3, #12]
 8008234:	e17c      	b.n	8008530 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8008236:	2301      	movs	r3, #1
 8008238:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800823c:	e178      	b.n	8008530 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	69db      	ldr	r3, [r3, #28]
 8008242:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008246:	f040 80c5 	bne.w	80083d4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800824a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800824e:	2b20      	cmp	r3, #32
 8008250:	dc48      	bgt.n	80082e4 <UART_SetConfig+0x848>
 8008252:	2b00      	cmp	r3, #0
 8008254:	db7b      	blt.n	800834e <UART_SetConfig+0x8b2>
 8008256:	2b20      	cmp	r3, #32
 8008258:	d879      	bhi.n	800834e <UART_SetConfig+0x8b2>
 800825a:	a201      	add	r2, pc, #4	@ (adr r2, 8008260 <UART_SetConfig+0x7c4>)
 800825c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008260:	080082eb 	.word	0x080082eb
 8008264:	080082f3 	.word	0x080082f3
 8008268:	0800834f 	.word	0x0800834f
 800826c:	0800834f 	.word	0x0800834f
 8008270:	080082fb 	.word	0x080082fb
 8008274:	0800834f 	.word	0x0800834f
 8008278:	0800834f 	.word	0x0800834f
 800827c:	0800834f 	.word	0x0800834f
 8008280:	0800830b 	.word	0x0800830b
 8008284:	0800834f 	.word	0x0800834f
 8008288:	0800834f 	.word	0x0800834f
 800828c:	0800834f 	.word	0x0800834f
 8008290:	0800834f 	.word	0x0800834f
 8008294:	0800834f 	.word	0x0800834f
 8008298:	0800834f 	.word	0x0800834f
 800829c:	0800834f 	.word	0x0800834f
 80082a0:	0800831b 	.word	0x0800831b
 80082a4:	0800834f 	.word	0x0800834f
 80082a8:	0800834f 	.word	0x0800834f
 80082ac:	0800834f 	.word	0x0800834f
 80082b0:	0800834f 	.word	0x0800834f
 80082b4:	0800834f 	.word	0x0800834f
 80082b8:	0800834f 	.word	0x0800834f
 80082bc:	0800834f 	.word	0x0800834f
 80082c0:	0800834f 	.word	0x0800834f
 80082c4:	0800834f 	.word	0x0800834f
 80082c8:	0800834f 	.word	0x0800834f
 80082cc:	0800834f 	.word	0x0800834f
 80082d0:	0800834f 	.word	0x0800834f
 80082d4:	0800834f 	.word	0x0800834f
 80082d8:	0800834f 	.word	0x0800834f
 80082dc:	0800834f 	.word	0x0800834f
 80082e0:	08008341 	.word	0x08008341
 80082e4:	2b40      	cmp	r3, #64	@ 0x40
 80082e6:	d02e      	beq.n	8008346 <UART_SetConfig+0x8aa>
 80082e8:	e031      	b.n	800834e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80082ea:	f7fc ff1f 	bl	800512c <HAL_RCC_GetPCLK1Freq>
 80082ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80082f0:	e033      	b.n	800835a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80082f2:	f7fc ff31 	bl	8005158 <HAL_RCC_GetPCLK2Freq>
 80082f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80082f8:	e02f      	b.n	800835a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80082fe:	4618      	mov	r0, r3
 8008300:	f7fe f960 	bl	80065c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008306:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008308:	e027      	b.n	800835a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800830a:	f107 0318 	add.w	r3, r7, #24
 800830e:	4618      	mov	r0, r3
 8008310:	f7fe faac 	bl	800686c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008314:	69fb      	ldr	r3, [r7, #28]
 8008316:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008318:	e01f      	b.n	800835a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800831a:	4b2d      	ldr	r3, [pc, #180]	@ (80083d0 <UART_SetConfig+0x934>)
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f003 0320 	and.w	r3, r3, #32
 8008322:	2b00      	cmp	r3, #0
 8008324:	d009      	beq.n	800833a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008326:	4b2a      	ldr	r3, [pc, #168]	@ (80083d0 <UART_SetConfig+0x934>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	08db      	lsrs	r3, r3, #3
 800832c:	f003 0303 	and.w	r3, r3, #3
 8008330:	4a24      	ldr	r2, [pc, #144]	@ (80083c4 <UART_SetConfig+0x928>)
 8008332:	fa22 f303 	lsr.w	r3, r2, r3
 8008336:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008338:	e00f      	b.n	800835a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800833a:	4b22      	ldr	r3, [pc, #136]	@ (80083c4 <UART_SetConfig+0x928>)
 800833c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800833e:	e00c      	b.n	800835a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008340:	4b21      	ldr	r3, [pc, #132]	@ (80083c8 <UART_SetConfig+0x92c>)
 8008342:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008344:	e009      	b.n	800835a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008346:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800834a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800834c:	e005      	b.n	800835a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800834e:	2300      	movs	r3, #0
 8008350:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008352:	2301      	movs	r3, #1
 8008354:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008358:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800835a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800835c:	2b00      	cmp	r3, #0
 800835e:	f000 80e7 	beq.w	8008530 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008366:	4a19      	ldr	r2, [pc, #100]	@ (80083cc <UART_SetConfig+0x930>)
 8008368:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800836c:	461a      	mov	r2, r3
 800836e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008370:	fbb3 f3f2 	udiv	r3, r3, r2
 8008374:	005a      	lsls	r2, r3, #1
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	685b      	ldr	r3, [r3, #4]
 800837a:	085b      	lsrs	r3, r3, #1
 800837c:	441a      	add	r2, r3
 800837e:	697b      	ldr	r3, [r7, #20]
 8008380:	685b      	ldr	r3, [r3, #4]
 8008382:	fbb2 f3f3 	udiv	r3, r2, r3
 8008386:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008388:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800838a:	2b0f      	cmp	r3, #15
 800838c:	d916      	bls.n	80083bc <UART_SetConfig+0x920>
 800838e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008390:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008394:	d212      	bcs.n	80083bc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008398:	b29b      	uxth	r3, r3
 800839a:	f023 030f 	bic.w	r3, r3, #15
 800839e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80083a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083a2:	085b      	lsrs	r3, r3, #1
 80083a4:	b29b      	uxth	r3, r3
 80083a6:	f003 0307 	and.w	r3, r3, #7
 80083aa:	b29a      	uxth	r2, r3
 80083ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80083ae:	4313      	orrs	r3, r2
 80083b0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80083b8:	60da      	str	r2, [r3, #12]
 80083ba:	e0b9      	b.n	8008530 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80083bc:	2301      	movs	r3, #1
 80083be:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80083c2:	e0b5      	b.n	8008530 <UART_SetConfig+0xa94>
 80083c4:	03d09000 	.word	0x03d09000
 80083c8:	003d0900 	.word	0x003d0900
 80083cc:	0800a6d4 	.word	0x0800a6d4
 80083d0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80083d4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80083d8:	2b20      	cmp	r3, #32
 80083da:	dc49      	bgt.n	8008470 <UART_SetConfig+0x9d4>
 80083dc:	2b00      	cmp	r3, #0
 80083de:	db7c      	blt.n	80084da <UART_SetConfig+0xa3e>
 80083e0:	2b20      	cmp	r3, #32
 80083e2:	d87a      	bhi.n	80084da <UART_SetConfig+0xa3e>
 80083e4:	a201      	add	r2, pc, #4	@ (adr r2, 80083ec <UART_SetConfig+0x950>)
 80083e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083ea:	bf00      	nop
 80083ec:	08008477 	.word	0x08008477
 80083f0:	0800847f 	.word	0x0800847f
 80083f4:	080084db 	.word	0x080084db
 80083f8:	080084db 	.word	0x080084db
 80083fc:	08008487 	.word	0x08008487
 8008400:	080084db 	.word	0x080084db
 8008404:	080084db 	.word	0x080084db
 8008408:	080084db 	.word	0x080084db
 800840c:	08008497 	.word	0x08008497
 8008410:	080084db 	.word	0x080084db
 8008414:	080084db 	.word	0x080084db
 8008418:	080084db 	.word	0x080084db
 800841c:	080084db 	.word	0x080084db
 8008420:	080084db 	.word	0x080084db
 8008424:	080084db 	.word	0x080084db
 8008428:	080084db 	.word	0x080084db
 800842c:	080084a7 	.word	0x080084a7
 8008430:	080084db 	.word	0x080084db
 8008434:	080084db 	.word	0x080084db
 8008438:	080084db 	.word	0x080084db
 800843c:	080084db 	.word	0x080084db
 8008440:	080084db 	.word	0x080084db
 8008444:	080084db 	.word	0x080084db
 8008448:	080084db 	.word	0x080084db
 800844c:	080084db 	.word	0x080084db
 8008450:	080084db 	.word	0x080084db
 8008454:	080084db 	.word	0x080084db
 8008458:	080084db 	.word	0x080084db
 800845c:	080084db 	.word	0x080084db
 8008460:	080084db 	.word	0x080084db
 8008464:	080084db 	.word	0x080084db
 8008468:	080084db 	.word	0x080084db
 800846c:	080084cd 	.word	0x080084cd
 8008470:	2b40      	cmp	r3, #64	@ 0x40
 8008472:	d02e      	beq.n	80084d2 <UART_SetConfig+0xa36>
 8008474:	e031      	b.n	80084da <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008476:	f7fc fe59 	bl	800512c <HAL_RCC_GetPCLK1Freq>
 800847a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800847c:	e033      	b.n	80084e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800847e:	f7fc fe6b 	bl	8005158 <HAL_RCC_GetPCLK2Freq>
 8008482:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008484:	e02f      	b.n	80084e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008486:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800848a:	4618      	mov	r0, r3
 800848c:	f7fe f89a 	bl	80065c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008492:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008494:	e027      	b.n	80084e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008496:	f107 0318 	add.w	r3, r7, #24
 800849a:	4618      	mov	r0, r3
 800849c:	f7fe f9e6 	bl	800686c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80084a0:	69fb      	ldr	r3, [r7, #28]
 80084a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084a4:	e01f      	b.n	80084e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80084a6:	4b2d      	ldr	r3, [pc, #180]	@ (800855c <UART_SetConfig+0xac0>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f003 0320 	and.w	r3, r3, #32
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d009      	beq.n	80084c6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80084b2:	4b2a      	ldr	r3, [pc, #168]	@ (800855c <UART_SetConfig+0xac0>)
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	08db      	lsrs	r3, r3, #3
 80084b8:	f003 0303 	and.w	r3, r3, #3
 80084bc:	4a28      	ldr	r2, [pc, #160]	@ (8008560 <UART_SetConfig+0xac4>)
 80084be:	fa22 f303 	lsr.w	r3, r2, r3
 80084c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80084c4:	e00f      	b.n	80084e6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80084c6:	4b26      	ldr	r3, [pc, #152]	@ (8008560 <UART_SetConfig+0xac4>)
 80084c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084ca:	e00c      	b.n	80084e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80084cc:	4b25      	ldr	r3, [pc, #148]	@ (8008564 <UART_SetConfig+0xac8>)
 80084ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084d0:	e009      	b.n	80084e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80084d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80084d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084d8:	e005      	b.n	80084e6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80084da:	2300      	movs	r3, #0
 80084dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80084de:	2301      	movs	r3, #1
 80084e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80084e4:	bf00      	nop
    }

    if (pclk != 0U)
 80084e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d021      	beq.n	8008530 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084f0:	4a1d      	ldr	r2, [pc, #116]	@ (8008568 <UART_SetConfig+0xacc>)
 80084f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80084f6:	461a      	mov	r2, r3
 80084f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084fa:	fbb3 f2f2 	udiv	r2, r3, r2
 80084fe:	697b      	ldr	r3, [r7, #20]
 8008500:	685b      	ldr	r3, [r3, #4]
 8008502:	085b      	lsrs	r3, r3, #1
 8008504:	441a      	add	r2, r3
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	685b      	ldr	r3, [r3, #4]
 800850a:	fbb2 f3f3 	udiv	r3, r2, r3
 800850e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008512:	2b0f      	cmp	r3, #15
 8008514:	d909      	bls.n	800852a <UART_SetConfig+0xa8e>
 8008516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008518:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800851c:	d205      	bcs.n	800852a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800851e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008520:	b29a      	uxth	r2, r3
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	60da      	str	r2, [r3, #12]
 8008528:	e002      	b.n	8008530 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800852a:	2301      	movs	r3, #1
 800852c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008530:	697b      	ldr	r3, [r7, #20]
 8008532:	2201      	movs	r2, #1
 8008534:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008538:	697b      	ldr	r3, [r7, #20]
 800853a:	2201      	movs	r2, #1
 800853c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008540:	697b      	ldr	r3, [r7, #20]
 8008542:	2200      	movs	r2, #0
 8008544:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	2200      	movs	r2, #0
 800854a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800854c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008550:	4618      	mov	r0, r3
 8008552:	3748      	adds	r7, #72	@ 0x48
 8008554:	46bd      	mov	sp, r7
 8008556:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800855a:	bf00      	nop
 800855c:	58024400 	.word	0x58024400
 8008560:	03d09000 	.word	0x03d09000
 8008564:	003d0900 	.word	0x003d0900
 8008568:	0800a6d4 	.word	0x0800a6d4

0800856c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800856c:	b480      	push	{r7}
 800856e:	b083      	sub	sp, #12
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008578:	f003 0308 	and.w	r3, r3, #8
 800857c:	2b00      	cmp	r3, #0
 800857e:	d00a      	beq.n	8008596 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	685b      	ldr	r3, [r3, #4]
 8008586:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	430a      	orrs	r2, r1
 8008594:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800859a:	f003 0301 	and.w	r3, r3, #1
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d00a      	beq.n	80085b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	685b      	ldr	r3, [r3, #4]
 80085a8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	430a      	orrs	r2, r1
 80085b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085bc:	f003 0302 	and.w	r3, r3, #2
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d00a      	beq.n	80085da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	430a      	orrs	r2, r1
 80085d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085de:	f003 0304 	and.w	r3, r3, #4
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d00a      	beq.n	80085fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	685b      	ldr	r3, [r3, #4]
 80085ec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	430a      	orrs	r2, r1
 80085fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008600:	f003 0310 	and.w	r3, r3, #16
 8008604:	2b00      	cmp	r3, #0
 8008606:	d00a      	beq.n	800861e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	689b      	ldr	r3, [r3, #8]
 800860e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	430a      	orrs	r2, r1
 800861c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008622:	f003 0320 	and.w	r3, r3, #32
 8008626:	2b00      	cmp	r3, #0
 8008628:	d00a      	beq.n	8008640 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	430a      	orrs	r2, r1
 800863e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008648:	2b00      	cmp	r3, #0
 800864a:	d01a      	beq.n	8008682 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	685b      	ldr	r3, [r3, #4]
 8008652:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	430a      	orrs	r2, r1
 8008660:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008666:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800866a:	d10a      	bne.n	8008682 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	685b      	ldr	r3, [r3, #4]
 8008672:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	430a      	orrs	r2, r1
 8008680:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800868a:	2b00      	cmp	r3, #0
 800868c:	d00a      	beq.n	80086a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	685b      	ldr	r3, [r3, #4]
 8008694:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	430a      	orrs	r2, r1
 80086a2:	605a      	str	r2, [r3, #4]
  }
}
 80086a4:	bf00      	nop
 80086a6:	370c      	adds	r7, #12
 80086a8:	46bd      	mov	sp, r7
 80086aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ae:	4770      	bx	lr

080086b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b098      	sub	sp, #96	@ 0x60
 80086b4:	af02      	add	r7, sp, #8
 80086b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2200      	movs	r2, #0
 80086bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80086c0:	f7fa f8d0 	bl	8002864 <HAL_GetTick>
 80086c4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f003 0308 	and.w	r3, r3, #8
 80086d0:	2b08      	cmp	r3, #8
 80086d2:	d12f      	bne.n	8008734 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80086d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80086d8:	9300      	str	r3, [sp, #0]
 80086da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80086dc:	2200      	movs	r2, #0
 80086de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f000 f88e 	bl	8008804 <UART_WaitOnFlagUntilTimeout>
 80086e8:	4603      	mov	r3, r0
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d022      	beq.n	8008734 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086f6:	e853 3f00 	ldrex	r3, [r3]
 80086fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80086fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008702:	653b      	str	r3, [r7, #80]	@ 0x50
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	461a      	mov	r2, r3
 800870a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800870c:	647b      	str	r3, [r7, #68]	@ 0x44
 800870e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008710:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008712:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008714:	e841 2300 	strex	r3, r2, [r1]
 8008718:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800871a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800871c:	2b00      	cmp	r3, #0
 800871e:	d1e6      	bne.n	80086ee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2220      	movs	r2, #32
 8008724:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2200      	movs	r2, #0
 800872c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008730:	2303      	movs	r3, #3
 8008732:	e063      	b.n	80087fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f003 0304 	and.w	r3, r3, #4
 800873e:	2b04      	cmp	r3, #4
 8008740:	d149      	bne.n	80087d6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008742:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008746:	9300      	str	r3, [sp, #0]
 8008748:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800874a:	2200      	movs	r2, #0
 800874c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008750:	6878      	ldr	r0, [r7, #4]
 8008752:	f000 f857 	bl	8008804 <UART_WaitOnFlagUntilTimeout>
 8008756:	4603      	mov	r3, r0
 8008758:	2b00      	cmp	r3, #0
 800875a:	d03c      	beq.n	80087d6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008764:	e853 3f00 	ldrex	r3, [r3]
 8008768:	623b      	str	r3, [r7, #32]
   return(result);
 800876a:	6a3b      	ldr	r3, [r7, #32]
 800876c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008770:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	461a      	mov	r2, r3
 8008778:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800877a:	633b      	str	r3, [r7, #48]	@ 0x30
 800877c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800877e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008780:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008782:	e841 2300 	strex	r3, r2, [r1]
 8008786:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800878a:	2b00      	cmp	r3, #0
 800878c:	d1e6      	bne.n	800875c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	3308      	adds	r3, #8
 8008794:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008796:	693b      	ldr	r3, [r7, #16]
 8008798:	e853 3f00 	ldrex	r3, [r3]
 800879c:	60fb      	str	r3, [r7, #12]
   return(result);
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	f023 0301 	bic.w	r3, r3, #1
 80087a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	3308      	adds	r3, #8
 80087ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80087ae:	61fa      	str	r2, [r7, #28]
 80087b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087b2:	69b9      	ldr	r1, [r7, #24]
 80087b4:	69fa      	ldr	r2, [r7, #28]
 80087b6:	e841 2300 	strex	r3, r2, [r1]
 80087ba:	617b      	str	r3, [r7, #20]
   return(result);
 80087bc:	697b      	ldr	r3, [r7, #20]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d1e5      	bne.n	800878e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2220      	movs	r2, #32
 80087c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2200      	movs	r2, #0
 80087ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80087d2:	2303      	movs	r3, #3
 80087d4:	e012      	b.n	80087fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2220      	movs	r2, #32
 80087da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2220      	movs	r2, #32
 80087e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2200      	movs	r2, #0
 80087ea:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2200      	movs	r2, #0
 80087f0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2200      	movs	r2, #0
 80087f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80087fa:	2300      	movs	r3, #0
}
 80087fc:	4618      	mov	r0, r3
 80087fe:	3758      	adds	r7, #88	@ 0x58
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}

08008804 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b084      	sub	sp, #16
 8008808:	af00      	add	r7, sp, #0
 800880a:	60f8      	str	r0, [r7, #12]
 800880c:	60b9      	str	r1, [r7, #8]
 800880e:	603b      	str	r3, [r7, #0]
 8008810:	4613      	mov	r3, r2
 8008812:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008814:	e04f      	b.n	80088b6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008816:	69bb      	ldr	r3, [r7, #24]
 8008818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800881c:	d04b      	beq.n	80088b6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800881e:	f7fa f821 	bl	8002864 <HAL_GetTick>
 8008822:	4602      	mov	r2, r0
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	1ad3      	subs	r3, r2, r3
 8008828:	69ba      	ldr	r2, [r7, #24]
 800882a:	429a      	cmp	r2, r3
 800882c:	d302      	bcc.n	8008834 <UART_WaitOnFlagUntilTimeout+0x30>
 800882e:	69bb      	ldr	r3, [r7, #24]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d101      	bne.n	8008838 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008834:	2303      	movs	r3, #3
 8008836:	e04e      	b.n	80088d6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f003 0304 	and.w	r3, r3, #4
 8008842:	2b00      	cmp	r3, #0
 8008844:	d037      	beq.n	80088b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	2b80      	cmp	r3, #128	@ 0x80
 800884a:	d034      	beq.n	80088b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	2b40      	cmp	r3, #64	@ 0x40
 8008850:	d031      	beq.n	80088b6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	69db      	ldr	r3, [r3, #28]
 8008858:	f003 0308 	and.w	r3, r3, #8
 800885c:	2b08      	cmp	r3, #8
 800885e:	d110      	bne.n	8008882 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	2208      	movs	r2, #8
 8008866:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008868:	68f8      	ldr	r0, [r7, #12]
 800886a:	f000 f95b 	bl	8008b24 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	2208      	movs	r2, #8
 8008872:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	2200      	movs	r2, #0
 800887a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800887e:	2301      	movs	r3, #1
 8008880:	e029      	b.n	80088d6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	69db      	ldr	r3, [r3, #28]
 8008888:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800888c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008890:	d111      	bne.n	80088b6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800889a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800889c:	68f8      	ldr	r0, [r7, #12]
 800889e:	f000 f941 	bl	8008b24 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	2220      	movs	r2, #32
 80088a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	2200      	movs	r2, #0
 80088ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80088b2:	2303      	movs	r3, #3
 80088b4:	e00f      	b.n	80088d6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	69da      	ldr	r2, [r3, #28]
 80088bc:	68bb      	ldr	r3, [r7, #8]
 80088be:	4013      	ands	r3, r2
 80088c0:	68ba      	ldr	r2, [r7, #8]
 80088c2:	429a      	cmp	r2, r3
 80088c4:	bf0c      	ite	eq
 80088c6:	2301      	moveq	r3, #1
 80088c8:	2300      	movne	r3, #0
 80088ca:	b2db      	uxtb	r3, r3
 80088cc:	461a      	mov	r2, r3
 80088ce:	79fb      	ldrb	r3, [r7, #7]
 80088d0:	429a      	cmp	r2, r3
 80088d2:	d0a0      	beq.n	8008816 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80088d4:	2300      	movs	r3, #0
}
 80088d6:	4618      	mov	r0, r3
 80088d8:	3710      	adds	r7, #16
 80088da:	46bd      	mov	sp, r7
 80088dc:	bd80      	pop	{r7, pc}
	...

080088e0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80088e0:	b480      	push	{r7}
 80088e2:	b0a3      	sub	sp, #140	@ 0x8c
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	60f8      	str	r0, [r7, #12]
 80088e8:	60b9      	str	r1, [r7, #8]
 80088ea:	4613      	mov	r3, r2
 80088ec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	68ba      	ldr	r2, [r7, #8]
 80088f2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	88fa      	ldrh	r2, [r7, #6]
 80088f8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	88fa      	ldrh	r2, [r7, #6]
 8008900:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	2200      	movs	r2, #0
 8008908:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	689b      	ldr	r3, [r3, #8]
 800890e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008912:	d10e      	bne.n	8008932 <UART_Start_Receive_IT+0x52>
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	691b      	ldr	r3, [r3, #16]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d105      	bne.n	8008928 <UART_Start_Receive_IT+0x48>
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008922:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008926:	e02d      	b.n	8008984 <UART_Start_Receive_IT+0xa4>
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	22ff      	movs	r2, #255	@ 0xff
 800892c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008930:	e028      	b.n	8008984 <UART_Start_Receive_IT+0xa4>
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	689b      	ldr	r3, [r3, #8]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d10d      	bne.n	8008956 <UART_Start_Receive_IT+0x76>
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	691b      	ldr	r3, [r3, #16]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d104      	bne.n	800894c <UART_Start_Receive_IT+0x6c>
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	22ff      	movs	r2, #255	@ 0xff
 8008946:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800894a:	e01b      	b.n	8008984 <UART_Start_Receive_IT+0xa4>
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	227f      	movs	r2, #127	@ 0x7f
 8008950:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008954:	e016      	b.n	8008984 <UART_Start_Receive_IT+0xa4>
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	689b      	ldr	r3, [r3, #8]
 800895a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800895e:	d10d      	bne.n	800897c <UART_Start_Receive_IT+0x9c>
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	691b      	ldr	r3, [r3, #16]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d104      	bne.n	8008972 <UART_Start_Receive_IT+0x92>
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	227f      	movs	r2, #127	@ 0x7f
 800896c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008970:	e008      	b.n	8008984 <UART_Start_Receive_IT+0xa4>
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	223f      	movs	r2, #63	@ 0x3f
 8008976:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800897a:	e003      	b.n	8008984 <UART_Start_Receive_IT+0xa4>
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	2200      	movs	r2, #0
 8008980:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	2200      	movs	r2, #0
 8008988:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	2222      	movs	r2, #34	@ 0x22
 8008990:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	3308      	adds	r3, #8
 800899a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800899c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800899e:	e853 3f00 	ldrex	r3, [r3]
 80089a2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80089a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089a6:	f043 0301 	orr.w	r3, r3, #1
 80089aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	3308      	adds	r3, #8
 80089b4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80089b8:	673a      	str	r2, [r7, #112]	@ 0x70
 80089ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089bc:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80089be:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80089c0:	e841 2300 	strex	r3, r2, [r1]
 80089c4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80089c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d1e3      	bne.n	8008994 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80089d4:	d14f      	bne.n	8008a76 <UART_Start_Receive_IT+0x196>
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80089dc:	88fa      	ldrh	r2, [r7, #6]
 80089de:	429a      	cmp	r2, r3
 80089e0:	d349      	bcc.n	8008a76 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	689b      	ldr	r3, [r3, #8]
 80089e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089ea:	d107      	bne.n	80089fc <UART_Start_Receive_IT+0x11c>
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	691b      	ldr	r3, [r3, #16]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d103      	bne.n	80089fc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	4a47      	ldr	r2, [pc, #284]	@ (8008b14 <UART_Start_Receive_IT+0x234>)
 80089f8:	675a      	str	r2, [r3, #116]	@ 0x74
 80089fa:	e002      	b.n	8008a02 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	4a46      	ldr	r2, [pc, #280]	@ (8008b18 <UART_Start_Receive_IT+0x238>)
 8008a00:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	691b      	ldr	r3, [r3, #16]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d01a      	beq.n	8008a40 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a12:	e853 3f00 	ldrex	r3, [r3]
 8008a16:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008a18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a1e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	461a      	mov	r2, r3
 8008a28:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008a2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008a2e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a30:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008a32:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008a34:	e841 2300 	strex	r3, r2, [r1]
 8008a38:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008a3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d1e4      	bne.n	8008a0a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	3308      	adds	r3, #8
 8008a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a4a:	e853 3f00 	ldrex	r3, [r3]
 8008a4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008a50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a56:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	3308      	adds	r3, #8
 8008a5e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008a60:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008a62:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a64:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008a66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a68:	e841 2300 	strex	r3, r2, [r1]
 8008a6c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008a6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d1e5      	bne.n	8008a40 <UART_Start_Receive_IT+0x160>
 8008a74:	e046      	b.n	8008b04 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	689b      	ldr	r3, [r3, #8]
 8008a7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a7e:	d107      	bne.n	8008a90 <UART_Start_Receive_IT+0x1b0>
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	691b      	ldr	r3, [r3, #16]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d103      	bne.n	8008a90 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	4a24      	ldr	r2, [pc, #144]	@ (8008b1c <UART_Start_Receive_IT+0x23c>)
 8008a8c:	675a      	str	r2, [r3, #116]	@ 0x74
 8008a8e:	e002      	b.n	8008a96 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	4a23      	ldr	r2, [pc, #140]	@ (8008b20 <UART_Start_Receive_IT+0x240>)
 8008a94:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	691b      	ldr	r3, [r3, #16]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d019      	beq.n	8008ad2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aa6:	e853 3f00 	ldrex	r3, [r3]
 8008aaa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aae:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008ab2:	677b      	str	r3, [r7, #116]	@ 0x74
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	461a      	mov	r2, r3
 8008aba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008abc:	637b      	str	r3, [r7, #52]	@ 0x34
 8008abe:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ac0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008ac2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008ac4:	e841 2300 	strex	r3, r2, [r1]
 8008ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008aca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d1e6      	bne.n	8008a9e <UART_Start_Receive_IT+0x1be>
 8008ad0:	e018      	b.n	8008b04 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	e853 3f00 	ldrex	r3, [r3]
 8008ade:	613b      	str	r3, [r7, #16]
   return(result);
 8008ae0:	693b      	ldr	r3, [r7, #16]
 8008ae2:	f043 0320 	orr.w	r3, r3, #32
 8008ae6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	461a      	mov	r2, r3
 8008aee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008af0:	623b      	str	r3, [r7, #32]
 8008af2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008af4:	69f9      	ldr	r1, [r7, #28]
 8008af6:	6a3a      	ldr	r2, [r7, #32]
 8008af8:	e841 2300 	strex	r3, r2, [r1]
 8008afc:	61bb      	str	r3, [r7, #24]
   return(result);
 8008afe:	69bb      	ldr	r3, [r7, #24]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d1e6      	bne.n	8008ad2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8008b04:	2300      	movs	r3, #0
}
 8008b06:	4618      	mov	r0, r3
 8008b08:	378c      	adds	r7, #140	@ 0x8c
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b10:	4770      	bx	lr
 8008b12:	bf00      	nop
 8008b14:	08009341 	.word	0x08009341
 8008b18:	08008fdd 	.word	0x08008fdd
 8008b1c:	08008e25 	.word	0x08008e25
 8008b20:	08008c6d 	.word	0x08008c6d

08008b24 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b24:	b480      	push	{r7}
 8008b26:	b095      	sub	sp, #84	@ 0x54
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b34:	e853 3f00 	ldrex	r3, [r3]
 8008b38:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	461a      	mov	r2, r3
 8008b48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b4a:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b4c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b4e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008b50:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b52:	e841 2300 	strex	r3, r2, [r1]
 8008b56:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008b58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d1e6      	bne.n	8008b2c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	3308      	adds	r3, #8
 8008b64:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b66:	6a3b      	ldr	r3, [r7, #32]
 8008b68:	e853 3f00 	ldrex	r3, [r3]
 8008b6c:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b6e:	69fa      	ldr	r2, [r7, #28]
 8008b70:	4b1e      	ldr	r3, [pc, #120]	@ (8008bec <UART_EndRxTransfer+0xc8>)
 8008b72:	4013      	ands	r3, r2
 8008b74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	3308      	adds	r3, #8
 8008b7c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008b80:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b86:	e841 2300 	strex	r3, r2, [r1]
 8008b8a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d1e5      	bne.n	8008b5e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b96:	2b01      	cmp	r3, #1
 8008b98:	d118      	bne.n	8008bcc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	e853 3f00 	ldrex	r3, [r3]
 8008ba6:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	f023 0310 	bic.w	r3, r3, #16
 8008bae:	647b      	str	r3, [r7, #68]	@ 0x44
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	461a      	mov	r2, r3
 8008bb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bb8:	61bb      	str	r3, [r7, #24]
 8008bba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bbc:	6979      	ldr	r1, [r7, #20]
 8008bbe:	69ba      	ldr	r2, [r7, #24]
 8008bc0:	e841 2300 	strex	r3, r2, [r1]
 8008bc4:	613b      	str	r3, [r7, #16]
   return(result);
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d1e6      	bne.n	8008b9a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2220      	movs	r2, #32
 8008bd0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2200      	movs	r2, #0
 8008bde:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008be0:	bf00      	nop
 8008be2:	3754      	adds	r7, #84	@ 0x54
 8008be4:	46bd      	mov	sp, r7
 8008be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bea:	4770      	bx	lr
 8008bec:	effffffe 	.word	0xeffffffe

08008bf0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b084      	sub	sp, #16
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bfc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2200      	movs	r2, #0
 8008c02:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c06:	68f8      	ldr	r0, [r7, #12]
 8008c08:	f7fe ff32 	bl	8007a70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c0c:	bf00      	nop
 8008c0e:	3710      	adds	r7, #16
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd80      	pop	{r7, pc}

08008c14 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b088      	sub	sp, #32
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	e853 3f00 	ldrex	r3, [r3]
 8008c28:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c30:	61fb      	str	r3, [r7, #28]
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	461a      	mov	r2, r3
 8008c38:	69fb      	ldr	r3, [r7, #28]
 8008c3a:	61bb      	str	r3, [r7, #24]
 8008c3c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c3e:	6979      	ldr	r1, [r7, #20]
 8008c40:	69ba      	ldr	r2, [r7, #24]
 8008c42:	e841 2300 	strex	r3, r2, [r1]
 8008c46:	613b      	str	r3, [r7, #16]
   return(result);
 8008c48:	693b      	ldr	r3, [r7, #16]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d1e6      	bne.n	8008c1c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2220      	movs	r2, #32
 8008c52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f7fe fefd 	bl	8007a5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c62:	bf00      	nop
 8008c64:	3720      	adds	r7, #32
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bd80      	pop	{r7, pc}
	...

08008c6c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b09c      	sub	sp, #112	@ 0x70
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008c7a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008c84:	2b22      	cmp	r3, #34	@ 0x22
 8008c86:	f040 80be 	bne.w	8008e06 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c90:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008c94:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008c98:	b2d9      	uxtb	r1, r3
 8008c9a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008c9e:	b2da      	uxtb	r2, r3
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ca4:	400a      	ands	r2, r1
 8008ca6:	b2d2      	uxtb	r2, r2
 8008ca8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cae:	1c5a      	adds	r2, r3, #1
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008cba:	b29b      	uxth	r3, r3
 8008cbc:	3b01      	subs	r3, #1
 8008cbe:	b29a      	uxth	r2, r3
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ccc:	b29b      	uxth	r3, r3
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	f040 80a1 	bne.w	8008e16 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008cdc:	e853 3f00 	ldrex	r3, [r3]
 8008ce0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008ce2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ce4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ce8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	461a      	mov	r2, r3
 8008cf0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008cf2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008cf4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cf6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008cf8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008cfa:	e841 2300 	strex	r3, r2, [r1]
 8008cfe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008d00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d1e6      	bne.n	8008cd4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	3308      	adds	r3, #8
 8008d0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d10:	e853 3f00 	ldrex	r3, [r3]
 8008d14:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008d16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d18:	f023 0301 	bic.w	r3, r3, #1
 8008d1c:	667b      	str	r3, [r7, #100]	@ 0x64
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	3308      	adds	r3, #8
 8008d24:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008d26:	647a      	str	r2, [r7, #68]	@ 0x44
 8008d28:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d2a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d2c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d2e:	e841 2300 	strex	r3, r2, [r1]
 8008d32:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008d34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d1e5      	bne.n	8008d06 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2220      	movs	r2, #32
 8008d3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2200      	movs	r2, #0
 8008d46:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	4a33      	ldr	r2, [pc, #204]	@ (8008e20 <UART_RxISR_8BIT+0x1b4>)
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d01f      	beq.n	8008d98 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	685b      	ldr	r3, [r3, #4]
 8008d5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d018      	beq.n	8008d98 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d6e:	e853 3f00 	ldrex	r3, [r3]
 8008d72:	623b      	str	r3, [r7, #32]
   return(result);
 8008d74:	6a3b      	ldr	r3, [r7, #32]
 8008d76:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008d7a:	663b      	str	r3, [r7, #96]	@ 0x60
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	461a      	mov	r2, r3
 8008d82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008d84:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d86:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d8c:	e841 2300 	strex	r3, r2, [r1]
 8008d90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d1e6      	bne.n	8008d66 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d9c:	2b01      	cmp	r3, #1
 8008d9e:	d12e      	bne.n	8008dfe <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2200      	movs	r2, #0
 8008da4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dac:	693b      	ldr	r3, [r7, #16]
 8008dae:	e853 3f00 	ldrex	r3, [r3]
 8008db2:	60fb      	str	r3, [r7, #12]
   return(result);
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	f023 0310 	bic.w	r3, r3, #16
 8008dba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	461a      	mov	r2, r3
 8008dc2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008dc4:	61fb      	str	r3, [r7, #28]
 8008dc6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dc8:	69b9      	ldr	r1, [r7, #24]
 8008dca:	69fa      	ldr	r2, [r7, #28]
 8008dcc:	e841 2300 	strex	r3, r2, [r1]
 8008dd0:	617b      	str	r3, [r7, #20]
   return(result);
 8008dd2:	697b      	ldr	r3, [r7, #20]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d1e6      	bne.n	8008da6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	69db      	ldr	r3, [r3, #28]
 8008dde:	f003 0310 	and.w	r3, r3, #16
 8008de2:	2b10      	cmp	r3, #16
 8008de4:	d103      	bne.n	8008dee <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	2210      	movs	r2, #16
 8008dec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008df4:	4619      	mov	r1, r3
 8008df6:	6878      	ldr	r0, [r7, #4]
 8008df8:	f7fe fe44 	bl	8007a84 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008dfc:	e00b      	b.n	8008e16 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f7f9 f880 	bl	8001f04 <HAL_UART_RxCpltCallback>
}
 8008e04:	e007      	b.n	8008e16 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	699a      	ldr	r2, [r3, #24]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f042 0208 	orr.w	r2, r2, #8
 8008e14:	619a      	str	r2, [r3, #24]
}
 8008e16:	bf00      	nop
 8008e18:	3770      	adds	r7, #112	@ 0x70
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bd80      	pop	{r7, pc}
 8008e1e:	bf00      	nop
 8008e20:	58000c00 	.word	0x58000c00

08008e24 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b09c      	sub	sp, #112	@ 0x70
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008e32:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e3c:	2b22      	cmp	r3, #34	@ 0x22
 8008e3e:	f040 80be 	bne.w	8008fbe <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e48:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e50:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008e52:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008e56:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008e5a:	4013      	ands	r3, r2
 8008e5c:	b29a      	uxth	r2, r3
 8008e5e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008e60:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e66:	1c9a      	adds	r2, r3, #2
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e72:	b29b      	uxth	r3, r3
 8008e74:	3b01      	subs	r3, #1
 8008e76:	b29a      	uxth	r2, r3
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e84:	b29b      	uxth	r3, r3
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	f040 80a1 	bne.w	8008fce <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e94:	e853 3f00 	ldrex	r3, [r3]
 8008e98:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008e9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ea0:	667b      	str	r3, [r7, #100]	@ 0x64
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	461a      	mov	r2, r3
 8008ea8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008eaa:	657b      	str	r3, [r7, #84]	@ 0x54
 8008eac:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008eb0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008eb2:	e841 2300 	strex	r3, r2, [r1]
 8008eb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008eb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d1e6      	bne.n	8008e8c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	3308      	adds	r3, #8
 8008ec4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ec6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ec8:	e853 3f00 	ldrex	r3, [r3]
 8008ecc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ed0:	f023 0301 	bic.w	r3, r3, #1
 8008ed4:	663b      	str	r3, [r7, #96]	@ 0x60
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	3308      	adds	r3, #8
 8008edc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008ede:	643a      	str	r2, [r7, #64]	@ 0x40
 8008ee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ee2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008ee4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008ee6:	e841 2300 	strex	r3, r2, [r1]
 8008eea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008eec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d1e5      	bne.n	8008ebe <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2220      	movs	r2, #32
 8008ef6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2200      	movs	r2, #0
 8008efe:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2200      	movs	r2, #0
 8008f04:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	4a33      	ldr	r2, [pc, #204]	@ (8008fd8 <UART_RxISR_16BIT+0x1b4>)
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	d01f      	beq.n	8008f50 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	685b      	ldr	r3, [r3, #4]
 8008f16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d018      	beq.n	8008f50 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f24:	6a3b      	ldr	r3, [r7, #32]
 8008f26:	e853 3f00 	ldrex	r3, [r3]
 8008f2a:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f2c:	69fb      	ldr	r3, [r7, #28]
 8008f2e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008f32:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	461a      	mov	r2, r3
 8008f3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f3e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f44:	e841 2300 	strex	r3, r2, [r1]
 8008f48:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d1e6      	bne.n	8008f1e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f54:	2b01      	cmp	r3, #1
 8008f56:	d12e      	bne.n	8008fb6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	e853 3f00 	ldrex	r3, [r3]
 8008f6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	f023 0310 	bic.w	r3, r3, #16
 8008f72:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	461a      	mov	r2, r3
 8008f7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f7c:	61bb      	str	r3, [r7, #24]
 8008f7e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f80:	6979      	ldr	r1, [r7, #20]
 8008f82:	69ba      	ldr	r2, [r7, #24]
 8008f84:	e841 2300 	strex	r3, r2, [r1]
 8008f88:	613b      	str	r3, [r7, #16]
   return(result);
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d1e6      	bne.n	8008f5e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	69db      	ldr	r3, [r3, #28]
 8008f96:	f003 0310 	and.w	r3, r3, #16
 8008f9a:	2b10      	cmp	r3, #16
 8008f9c:	d103      	bne.n	8008fa6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	2210      	movs	r2, #16
 8008fa4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008fac:	4619      	mov	r1, r3
 8008fae:	6878      	ldr	r0, [r7, #4]
 8008fb0:	f7fe fd68 	bl	8007a84 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008fb4:	e00b      	b.n	8008fce <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	f7f8 ffa4 	bl	8001f04 <HAL_UART_RxCpltCallback>
}
 8008fbc:	e007      	b.n	8008fce <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	699a      	ldr	r2, [r3, #24]
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f042 0208 	orr.w	r2, r2, #8
 8008fcc:	619a      	str	r2, [r3, #24]
}
 8008fce:	bf00      	nop
 8008fd0:	3770      	adds	r7, #112	@ 0x70
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	bd80      	pop	{r7, pc}
 8008fd6:	bf00      	nop
 8008fd8:	58000c00 	.word	0x58000c00

08008fdc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b0ac      	sub	sp, #176	@ 0xb0
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008fea:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	69db      	ldr	r3, [r3, #28]
 8008ff4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	689b      	ldr	r3, [r3, #8]
 8009008:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009012:	2b22      	cmp	r3, #34	@ 0x22
 8009014:	f040 8181 	bne.w	800931a <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800901e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009022:	e124      	b.n	800926e <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800902a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800902e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8009032:	b2d9      	uxtb	r1, r3
 8009034:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009038:	b2da      	uxtb	r2, r3
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800903e:	400a      	ands	r2, r1
 8009040:	b2d2      	uxtb	r2, r2
 8009042:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009048:	1c5a      	adds	r2, r3, #1
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009054:	b29b      	uxth	r3, r3
 8009056:	3b01      	subs	r3, #1
 8009058:	b29a      	uxth	r2, r3
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	69db      	ldr	r3, [r3, #28]
 8009066:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800906a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800906e:	f003 0307 	and.w	r3, r3, #7
 8009072:	2b00      	cmp	r3, #0
 8009074:	d053      	beq.n	800911e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009076:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800907a:	f003 0301 	and.w	r3, r3, #1
 800907e:	2b00      	cmp	r3, #0
 8009080:	d011      	beq.n	80090a6 <UART_RxISR_8BIT_FIFOEN+0xca>
 8009082:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009086:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800908a:	2b00      	cmp	r3, #0
 800908c:	d00b      	beq.n	80090a6 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	2201      	movs	r2, #1
 8009094:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800909c:	f043 0201 	orr.w	r2, r3, #1
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80090a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090aa:	f003 0302 	and.w	r3, r3, #2
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d011      	beq.n	80090d6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80090b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80090b6:	f003 0301 	and.w	r3, r3, #1
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d00b      	beq.n	80090d6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	2202      	movs	r2, #2
 80090c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090cc:	f043 0204 	orr.w	r2, r3, #4
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80090d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090da:	f003 0304 	and.w	r3, r3, #4
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d011      	beq.n	8009106 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80090e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80090e6:	f003 0301 	and.w	r3, r3, #1
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d00b      	beq.n	8009106 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	2204      	movs	r2, #4
 80090f4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090fc:	f043 0202 	orr.w	r2, r3, #2
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800910c:	2b00      	cmp	r3, #0
 800910e:	d006      	beq.n	800911e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009110:	6878      	ldr	r0, [r7, #4]
 8009112:	f7fe fcad 	bl	8007a70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2200      	movs	r2, #0
 800911a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009124:	b29b      	uxth	r3, r3
 8009126:	2b00      	cmp	r3, #0
 8009128:	f040 80a1 	bne.w	800926e <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009132:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009134:	e853 3f00 	ldrex	r3, [r3]
 8009138:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800913a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800913c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009140:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	461a      	mov	r2, r3
 800914a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800914e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009150:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009152:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8009154:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009156:	e841 2300 	strex	r3, r2, [r1]
 800915a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800915c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800915e:	2b00      	cmp	r3, #0
 8009160:	d1e4      	bne.n	800912c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	3308      	adds	r3, #8
 8009168:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800916a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800916c:	e853 3f00 	ldrex	r3, [r3]
 8009170:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8009172:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009174:	4b6f      	ldr	r3, [pc, #444]	@ (8009334 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8009176:	4013      	ands	r3, r2
 8009178:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	3308      	adds	r3, #8
 8009182:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009186:	66ba      	str	r2, [r7, #104]	@ 0x68
 8009188:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800918a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800918c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800918e:	e841 2300 	strex	r3, r2, [r1]
 8009192:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009194:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009196:	2b00      	cmp	r3, #0
 8009198:	d1e3      	bne.n	8009162 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2220      	movs	r2, #32
 800919e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2200      	movs	r2, #0
 80091a6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2200      	movs	r2, #0
 80091ac:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	4a61      	ldr	r2, [pc, #388]	@ (8009338 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80091b4:	4293      	cmp	r3, r2
 80091b6:	d021      	beq.n	80091fc <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d01a      	beq.n	80091fc <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80091ce:	e853 3f00 	ldrex	r3, [r3]
 80091d2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80091d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80091da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	461a      	mov	r2, r3
 80091e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80091e8:	657b      	str	r3, [r7, #84]	@ 0x54
 80091ea:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091ec:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80091ee:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80091f0:	e841 2300 	strex	r3, r2, [r1]
 80091f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80091f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d1e4      	bne.n	80091c6 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009200:	2b01      	cmp	r3, #1
 8009202:	d130      	bne.n	8009266 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	2200      	movs	r2, #0
 8009208:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009212:	e853 3f00 	ldrex	r3, [r3]
 8009216:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800921a:	f023 0310 	bic.w	r3, r3, #16
 800921e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	461a      	mov	r2, r3
 8009228:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800922c:	643b      	str	r3, [r7, #64]	@ 0x40
 800922e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009230:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009232:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009234:	e841 2300 	strex	r3, r2, [r1]
 8009238:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800923a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800923c:	2b00      	cmp	r3, #0
 800923e:	d1e4      	bne.n	800920a <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	69db      	ldr	r3, [r3, #28]
 8009246:	f003 0310 	and.w	r3, r3, #16
 800924a:	2b10      	cmp	r3, #16
 800924c:	d103      	bne.n	8009256 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	2210      	movs	r2, #16
 8009254:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800925c:	4619      	mov	r1, r3
 800925e:	6878      	ldr	r0, [r7, #4]
 8009260:	f7fe fc10 	bl	8007a84 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009264:	e00e      	b.n	8009284 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8009266:	6878      	ldr	r0, [r7, #4]
 8009268:	f7f8 fe4c 	bl	8001f04 <HAL_UART_RxCpltCallback>
        break;
 800926c:	e00a      	b.n	8009284 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800926e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8009272:	2b00      	cmp	r3, #0
 8009274:	d006      	beq.n	8009284 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8009276:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800927a:	f003 0320 	and.w	r3, r3, #32
 800927e:	2b00      	cmp	r3, #0
 8009280:	f47f aed0 	bne.w	8009024 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800928a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800928e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009292:	2b00      	cmp	r3, #0
 8009294:	d049      	beq.n	800932a <UART_RxISR_8BIT_FIFOEN+0x34e>
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800929c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80092a0:	429a      	cmp	r2, r3
 80092a2:	d242      	bcs.n	800932a <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	3308      	adds	r3, #8
 80092aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ac:	6a3b      	ldr	r3, [r7, #32]
 80092ae:	e853 3f00 	ldrex	r3, [r3]
 80092b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80092b4:	69fb      	ldr	r3, [r7, #28]
 80092b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80092ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	3308      	adds	r3, #8
 80092c4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80092c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80092ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80092ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80092d0:	e841 2300 	strex	r3, r2, [r1]
 80092d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80092d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d1e3      	bne.n	80092a4 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	4a17      	ldr	r2, [pc, #92]	@ (800933c <UART_RxISR_8BIT_FIFOEN+0x360>)
 80092e0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	e853 3f00 	ldrex	r3, [r3]
 80092ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80092f0:	68bb      	ldr	r3, [r7, #8]
 80092f2:	f043 0320 	orr.w	r3, r3, #32
 80092f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	461a      	mov	r2, r3
 8009300:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009304:	61bb      	str	r3, [r7, #24]
 8009306:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009308:	6979      	ldr	r1, [r7, #20]
 800930a:	69ba      	ldr	r2, [r7, #24]
 800930c:	e841 2300 	strex	r3, r2, [r1]
 8009310:	613b      	str	r3, [r7, #16]
   return(result);
 8009312:	693b      	ldr	r3, [r7, #16]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d1e4      	bne.n	80092e2 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009318:	e007      	b.n	800932a <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	699a      	ldr	r2, [r3, #24]
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f042 0208 	orr.w	r2, r2, #8
 8009328:	619a      	str	r2, [r3, #24]
}
 800932a:	bf00      	nop
 800932c:	37b0      	adds	r7, #176	@ 0xb0
 800932e:	46bd      	mov	sp, r7
 8009330:	bd80      	pop	{r7, pc}
 8009332:	bf00      	nop
 8009334:	effffffe 	.word	0xeffffffe
 8009338:	58000c00 	.word	0x58000c00
 800933c:	08008c6d 	.word	0x08008c6d

08009340 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b0ae      	sub	sp, #184	@ 0xb8
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800934e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	69db      	ldr	r3, [r3, #28]
 8009358:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	689b      	ldr	r3, [r3, #8]
 800936c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009376:	2b22      	cmp	r3, #34	@ 0x22
 8009378:	f040 8185 	bne.w	8009686 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009382:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009386:	e128      	b.n	80095da <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800938e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009396:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800939a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800939e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80093a2:	4013      	ands	r3, r2
 80093a4:	b29a      	uxth	r2, r3
 80093a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80093aa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093b0:	1c9a      	adds	r2, r3, #2
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80093bc:	b29b      	uxth	r3, r3
 80093be:	3b01      	subs	r3, #1
 80093c0:	b29a      	uxth	r2, r3
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	69db      	ldr	r3, [r3, #28]
 80093ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80093d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80093d6:	f003 0307 	and.w	r3, r3, #7
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d053      	beq.n	8009486 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80093de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80093e2:	f003 0301 	and.w	r3, r3, #1
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d011      	beq.n	800940e <UART_RxISR_16BIT_FIFOEN+0xce>
 80093ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d00b      	beq.n	800940e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	2201      	movs	r2, #1
 80093fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009404:	f043 0201 	orr.w	r2, r3, #1
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800940e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009412:	f003 0302 	and.w	r3, r3, #2
 8009416:	2b00      	cmp	r3, #0
 8009418:	d011      	beq.n	800943e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800941a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800941e:	f003 0301 	and.w	r3, r3, #1
 8009422:	2b00      	cmp	r3, #0
 8009424:	d00b      	beq.n	800943e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	2202      	movs	r2, #2
 800942c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009434:	f043 0204 	orr.w	r2, r3, #4
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800943e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009442:	f003 0304 	and.w	r3, r3, #4
 8009446:	2b00      	cmp	r3, #0
 8009448:	d011      	beq.n	800946e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800944a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800944e:	f003 0301 	and.w	r3, r3, #1
 8009452:	2b00      	cmp	r3, #0
 8009454:	d00b      	beq.n	800946e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	2204      	movs	r2, #4
 800945c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009464:	f043 0202 	orr.w	r2, r3, #2
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009474:	2b00      	cmp	r3, #0
 8009476:	d006      	beq.n	8009486 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009478:	6878      	ldr	r0, [r7, #4]
 800947a:	f7fe faf9 	bl	8007a70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2200      	movs	r2, #0
 8009482:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800948c:	b29b      	uxth	r3, r3
 800948e:	2b00      	cmp	r3, #0
 8009490:	f040 80a3 	bne.w	80095da <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800949a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800949c:	e853 3f00 	ldrex	r3, [r3]
 80094a0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80094a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80094a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80094a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	461a      	mov	r2, r3
 80094b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80094b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80094ba:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094bc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80094be:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80094c2:	e841 2300 	strex	r3, r2, [r1]
 80094c6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80094c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d1e2      	bne.n	8009494 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	3308      	adds	r3, #8
 80094d4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80094d8:	e853 3f00 	ldrex	r3, [r3]
 80094dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80094de:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80094e0:	4b6f      	ldr	r3, [pc, #444]	@ (80096a0 <UART_RxISR_16BIT_FIFOEN+0x360>)
 80094e2:	4013      	ands	r3, r2
 80094e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	3308      	adds	r3, #8
 80094ee:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80094f2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80094f4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094f6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80094f8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80094fa:	e841 2300 	strex	r3, r2, [r1]
 80094fe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009500:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009502:	2b00      	cmp	r3, #0
 8009504:	d1e3      	bne.n	80094ce <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2220      	movs	r2, #32
 800950a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2200      	movs	r2, #0
 8009512:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2200      	movs	r2, #0
 8009518:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	4a61      	ldr	r2, [pc, #388]	@ (80096a4 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009520:	4293      	cmp	r3, r2
 8009522:	d021      	beq.n	8009568 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	685b      	ldr	r3, [r3, #4]
 800952a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800952e:	2b00      	cmp	r3, #0
 8009530:	d01a      	beq.n	8009568 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009538:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800953a:	e853 3f00 	ldrex	r3, [r3]
 800953e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009540:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009542:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009546:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	461a      	mov	r2, r3
 8009550:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009554:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009556:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009558:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800955a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800955c:	e841 2300 	strex	r3, r2, [r1]
 8009560:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009562:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009564:	2b00      	cmp	r3, #0
 8009566:	d1e4      	bne.n	8009532 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800956c:	2b01      	cmp	r3, #1
 800956e:	d130      	bne.n	80095d2 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2200      	movs	r2, #0
 8009574:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800957c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800957e:	e853 3f00 	ldrex	r3, [r3]
 8009582:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009586:	f023 0310 	bic.w	r3, r3, #16
 800958a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	461a      	mov	r2, r3
 8009594:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009598:	647b      	str	r3, [r7, #68]	@ 0x44
 800959a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800959c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800959e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80095a0:	e841 2300 	strex	r3, r2, [r1]
 80095a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80095a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d1e4      	bne.n	8009576 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	69db      	ldr	r3, [r3, #28]
 80095b2:	f003 0310 	and.w	r3, r3, #16
 80095b6:	2b10      	cmp	r3, #16
 80095b8:	d103      	bne.n	80095c2 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	2210      	movs	r2, #16
 80095c0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80095c8:	4619      	mov	r1, r3
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	f7fe fa5a 	bl	8007a84 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80095d0:	e00e      	b.n	80095f0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f7f8 fc96 	bl	8001f04 <HAL_UART_RxCpltCallback>
        break;
 80095d8:	e00a      	b.n	80095f0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80095da:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d006      	beq.n	80095f0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 80095e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80095e6:	f003 0320 	and.w	r3, r3, #32
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	f47f aecc 	bne.w	8009388 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80095f6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80095fa:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d049      	beq.n	8009696 <UART_RxISR_16BIT_FIFOEN+0x356>
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009608:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800960c:	429a      	cmp	r2, r3
 800960e:	d242      	bcs.n	8009696 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	3308      	adds	r3, #8
 8009616:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800961a:	e853 3f00 	ldrex	r3, [r3]
 800961e:	623b      	str	r3, [r7, #32]
   return(result);
 8009620:	6a3b      	ldr	r3, [r7, #32]
 8009622:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009626:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	3308      	adds	r3, #8
 8009630:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009634:	633a      	str	r2, [r7, #48]	@ 0x30
 8009636:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009638:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800963a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800963c:	e841 2300 	strex	r3, r2, [r1]
 8009640:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009644:	2b00      	cmp	r3, #0
 8009646:	d1e3      	bne.n	8009610 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	4a17      	ldr	r2, [pc, #92]	@ (80096a8 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800964c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009654:	693b      	ldr	r3, [r7, #16]
 8009656:	e853 3f00 	ldrex	r3, [r3]
 800965a:	60fb      	str	r3, [r7, #12]
   return(result);
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	f043 0320 	orr.w	r3, r3, #32
 8009662:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	461a      	mov	r2, r3
 800966c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009670:	61fb      	str	r3, [r7, #28]
 8009672:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009674:	69b9      	ldr	r1, [r7, #24]
 8009676:	69fa      	ldr	r2, [r7, #28]
 8009678:	e841 2300 	strex	r3, r2, [r1]
 800967c:	617b      	str	r3, [r7, #20]
   return(result);
 800967e:	697b      	ldr	r3, [r7, #20]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d1e4      	bne.n	800964e <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009684:	e007      	b.n	8009696 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	699a      	ldr	r2, [r3, #24]
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	f042 0208 	orr.w	r2, r2, #8
 8009694:	619a      	str	r2, [r3, #24]
}
 8009696:	bf00      	nop
 8009698:	37b8      	adds	r7, #184	@ 0xb8
 800969a:	46bd      	mov	sp, r7
 800969c:	bd80      	pop	{r7, pc}
 800969e:	bf00      	nop
 80096a0:	effffffe 	.word	0xeffffffe
 80096a4:	58000c00 	.word	0x58000c00
 80096a8:	08008e25 	.word	0x08008e25

080096ac <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80096ac:	b480      	push	{r7}
 80096ae:	b083      	sub	sp, #12
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80096b4:	bf00      	nop
 80096b6:	370c      	adds	r7, #12
 80096b8:	46bd      	mov	sp, r7
 80096ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096be:	4770      	bx	lr

080096c0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80096c0:	b480      	push	{r7}
 80096c2:	b083      	sub	sp, #12
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80096c8:	bf00      	nop
 80096ca:	370c      	adds	r7, #12
 80096cc:	46bd      	mov	sp, r7
 80096ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d2:	4770      	bx	lr

080096d4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80096d4:	b480      	push	{r7}
 80096d6:	b083      	sub	sp, #12
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80096dc:	bf00      	nop
 80096de:	370c      	adds	r7, #12
 80096e0:	46bd      	mov	sp, r7
 80096e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e6:	4770      	bx	lr

080096e8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80096e8:	b480      	push	{r7}
 80096ea:	b085      	sub	sp, #20
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80096f6:	2b01      	cmp	r3, #1
 80096f8:	d101      	bne.n	80096fe <HAL_UARTEx_DisableFifoMode+0x16>
 80096fa:	2302      	movs	r3, #2
 80096fc:	e027      	b.n	800974e <HAL_UARTEx_DisableFifoMode+0x66>
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	2201      	movs	r2, #1
 8009702:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	2224      	movs	r2, #36	@ 0x24
 800970a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	681a      	ldr	r2, [r3, #0]
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f022 0201 	bic.w	r2, r2, #1
 8009724:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800972c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2200      	movs	r2, #0
 8009732:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	68fa      	ldr	r2, [r7, #12]
 800973a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2220      	movs	r2, #32
 8009740:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2200      	movs	r2, #0
 8009748:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800974c:	2300      	movs	r3, #0
}
 800974e:	4618      	mov	r0, r3
 8009750:	3714      	adds	r7, #20
 8009752:	46bd      	mov	sp, r7
 8009754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009758:	4770      	bx	lr

0800975a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800975a:	b580      	push	{r7, lr}
 800975c:	b084      	sub	sp, #16
 800975e:	af00      	add	r7, sp, #0
 8009760:	6078      	str	r0, [r7, #4]
 8009762:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800976a:	2b01      	cmp	r3, #1
 800976c:	d101      	bne.n	8009772 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800976e:	2302      	movs	r3, #2
 8009770:	e02d      	b.n	80097ce <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2201      	movs	r2, #1
 8009776:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2224      	movs	r2, #36	@ 0x24
 800977e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	681a      	ldr	r2, [r3, #0]
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	f022 0201 	bic.w	r2, r2, #1
 8009798:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	689b      	ldr	r3, [r3, #8]
 80097a0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	683a      	ldr	r2, [r7, #0]
 80097aa:	430a      	orrs	r2, r1
 80097ac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80097ae:	6878      	ldr	r0, [r7, #4]
 80097b0:	f000 f850 	bl	8009854 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	68fa      	ldr	r2, [r7, #12]
 80097ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2220      	movs	r2, #32
 80097c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2200      	movs	r2, #0
 80097c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80097cc:	2300      	movs	r3, #0
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	3710      	adds	r7, #16
 80097d2:	46bd      	mov	sp, r7
 80097d4:	bd80      	pop	{r7, pc}

080097d6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80097d6:	b580      	push	{r7, lr}
 80097d8:	b084      	sub	sp, #16
 80097da:	af00      	add	r7, sp, #0
 80097dc:	6078      	str	r0, [r7, #4]
 80097de:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80097e6:	2b01      	cmp	r3, #1
 80097e8:	d101      	bne.n	80097ee <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80097ea:	2302      	movs	r3, #2
 80097ec:	e02d      	b.n	800984a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	2201      	movs	r2, #1
 80097f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2224      	movs	r2, #36	@ 0x24
 80097fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	681a      	ldr	r2, [r3, #0]
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	f022 0201 	bic.w	r2, r2, #1
 8009814:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	689b      	ldr	r3, [r3, #8]
 800981c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	683a      	ldr	r2, [r7, #0]
 8009826:	430a      	orrs	r2, r1
 8009828:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800982a:	6878      	ldr	r0, [r7, #4]
 800982c:	f000 f812 	bl	8009854 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	68fa      	ldr	r2, [r7, #12]
 8009836:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2220      	movs	r2, #32
 800983c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	2200      	movs	r2, #0
 8009844:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009848:	2300      	movs	r3, #0
}
 800984a:	4618      	mov	r0, r3
 800984c:	3710      	adds	r7, #16
 800984e:	46bd      	mov	sp, r7
 8009850:	bd80      	pop	{r7, pc}
	...

08009854 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009854:	b480      	push	{r7}
 8009856:	b085      	sub	sp, #20
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009860:	2b00      	cmp	r3, #0
 8009862:	d108      	bne.n	8009876 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2201      	movs	r2, #1
 8009868:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2201      	movs	r2, #1
 8009870:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009874:	e031      	b.n	80098da <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009876:	2310      	movs	r3, #16
 8009878:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800987a:	2310      	movs	r3, #16
 800987c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	689b      	ldr	r3, [r3, #8]
 8009884:	0e5b      	lsrs	r3, r3, #25
 8009886:	b2db      	uxtb	r3, r3
 8009888:	f003 0307 	and.w	r3, r3, #7
 800988c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	689b      	ldr	r3, [r3, #8]
 8009894:	0f5b      	lsrs	r3, r3, #29
 8009896:	b2db      	uxtb	r3, r3
 8009898:	f003 0307 	and.w	r3, r3, #7
 800989c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800989e:	7bbb      	ldrb	r3, [r7, #14]
 80098a0:	7b3a      	ldrb	r2, [r7, #12]
 80098a2:	4911      	ldr	r1, [pc, #68]	@ (80098e8 <UARTEx_SetNbDataToProcess+0x94>)
 80098a4:	5c8a      	ldrb	r2, [r1, r2]
 80098a6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80098aa:	7b3a      	ldrb	r2, [r7, #12]
 80098ac:	490f      	ldr	r1, [pc, #60]	@ (80098ec <UARTEx_SetNbDataToProcess+0x98>)
 80098ae:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80098b0:	fb93 f3f2 	sdiv	r3, r3, r2
 80098b4:	b29a      	uxth	r2, r3
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80098bc:	7bfb      	ldrb	r3, [r7, #15]
 80098be:	7b7a      	ldrb	r2, [r7, #13]
 80098c0:	4909      	ldr	r1, [pc, #36]	@ (80098e8 <UARTEx_SetNbDataToProcess+0x94>)
 80098c2:	5c8a      	ldrb	r2, [r1, r2]
 80098c4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80098c8:	7b7a      	ldrb	r2, [r7, #13]
 80098ca:	4908      	ldr	r1, [pc, #32]	@ (80098ec <UARTEx_SetNbDataToProcess+0x98>)
 80098cc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80098ce:	fb93 f3f2 	sdiv	r3, r3, r2
 80098d2:	b29a      	uxth	r2, r3
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80098da:	bf00      	nop
 80098dc:	3714      	adds	r7, #20
 80098de:	46bd      	mov	sp, r7
 80098e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e4:	4770      	bx	lr
 80098e6:	bf00      	nop
 80098e8:	0800a6ec 	.word	0x0800a6ec
 80098ec:	0800a6f4 	.word	0x0800a6f4

080098f0 <sniprintf>:
 80098f0:	b40c      	push	{r2, r3}
 80098f2:	b530      	push	{r4, r5, lr}
 80098f4:	4b18      	ldr	r3, [pc, #96]	@ (8009958 <sniprintf+0x68>)
 80098f6:	1e0c      	subs	r4, r1, #0
 80098f8:	681d      	ldr	r5, [r3, #0]
 80098fa:	b09d      	sub	sp, #116	@ 0x74
 80098fc:	da08      	bge.n	8009910 <sniprintf+0x20>
 80098fe:	238b      	movs	r3, #139	@ 0x8b
 8009900:	602b      	str	r3, [r5, #0]
 8009902:	f04f 30ff 	mov.w	r0, #4294967295
 8009906:	b01d      	add	sp, #116	@ 0x74
 8009908:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800990c:	b002      	add	sp, #8
 800990e:	4770      	bx	lr
 8009910:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009914:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009918:	f04f 0300 	mov.w	r3, #0
 800991c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800991e:	bf14      	ite	ne
 8009920:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009924:	4623      	moveq	r3, r4
 8009926:	9304      	str	r3, [sp, #16]
 8009928:	9307      	str	r3, [sp, #28]
 800992a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800992e:	9002      	str	r0, [sp, #8]
 8009930:	9006      	str	r0, [sp, #24]
 8009932:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009936:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009938:	ab21      	add	r3, sp, #132	@ 0x84
 800993a:	a902      	add	r1, sp, #8
 800993c:	4628      	mov	r0, r5
 800993e:	9301      	str	r3, [sp, #4]
 8009940:	f000 f9de 	bl	8009d00 <_svfiprintf_r>
 8009944:	1c43      	adds	r3, r0, #1
 8009946:	bfbc      	itt	lt
 8009948:	238b      	movlt	r3, #139	@ 0x8b
 800994a:	602b      	strlt	r3, [r5, #0]
 800994c:	2c00      	cmp	r4, #0
 800994e:	d0da      	beq.n	8009906 <sniprintf+0x16>
 8009950:	9b02      	ldr	r3, [sp, #8]
 8009952:	2200      	movs	r2, #0
 8009954:	701a      	strb	r2, [r3, #0]
 8009956:	e7d6      	b.n	8009906 <sniprintf+0x16>
 8009958:	240000ac 	.word	0x240000ac

0800995c <_vsniprintf_r>:
 800995c:	b530      	push	{r4, r5, lr}
 800995e:	4614      	mov	r4, r2
 8009960:	2c00      	cmp	r4, #0
 8009962:	b09b      	sub	sp, #108	@ 0x6c
 8009964:	4605      	mov	r5, r0
 8009966:	461a      	mov	r2, r3
 8009968:	da05      	bge.n	8009976 <_vsniprintf_r+0x1a>
 800996a:	238b      	movs	r3, #139	@ 0x8b
 800996c:	6003      	str	r3, [r0, #0]
 800996e:	f04f 30ff 	mov.w	r0, #4294967295
 8009972:	b01b      	add	sp, #108	@ 0x6c
 8009974:	bd30      	pop	{r4, r5, pc}
 8009976:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800997a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800997e:	f04f 0300 	mov.w	r3, #0
 8009982:	9319      	str	r3, [sp, #100]	@ 0x64
 8009984:	bf14      	ite	ne
 8009986:	f104 33ff 	addne.w	r3, r4, #4294967295
 800998a:	4623      	moveq	r3, r4
 800998c:	9302      	str	r3, [sp, #8]
 800998e:	9305      	str	r3, [sp, #20]
 8009990:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009994:	9100      	str	r1, [sp, #0]
 8009996:	9104      	str	r1, [sp, #16]
 8009998:	f8ad 300e 	strh.w	r3, [sp, #14]
 800999c:	4669      	mov	r1, sp
 800999e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80099a0:	f000 f9ae 	bl	8009d00 <_svfiprintf_r>
 80099a4:	1c43      	adds	r3, r0, #1
 80099a6:	bfbc      	itt	lt
 80099a8:	238b      	movlt	r3, #139	@ 0x8b
 80099aa:	602b      	strlt	r3, [r5, #0]
 80099ac:	2c00      	cmp	r4, #0
 80099ae:	d0e0      	beq.n	8009972 <_vsniprintf_r+0x16>
 80099b0:	9b00      	ldr	r3, [sp, #0]
 80099b2:	2200      	movs	r2, #0
 80099b4:	701a      	strb	r2, [r3, #0]
 80099b6:	e7dc      	b.n	8009972 <_vsniprintf_r+0x16>

080099b8 <vsniprintf>:
 80099b8:	b507      	push	{r0, r1, r2, lr}
 80099ba:	9300      	str	r3, [sp, #0]
 80099bc:	4613      	mov	r3, r2
 80099be:	460a      	mov	r2, r1
 80099c0:	4601      	mov	r1, r0
 80099c2:	4803      	ldr	r0, [pc, #12]	@ (80099d0 <vsniprintf+0x18>)
 80099c4:	6800      	ldr	r0, [r0, #0]
 80099c6:	f7ff ffc9 	bl	800995c <_vsniprintf_r>
 80099ca:	b003      	add	sp, #12
 80099cc:	f85d fb04 	ldr.w	pc, [sp], #4
 80099d0:	240000ac 	.word	0x240000ac

080099d4 <memset>:
 80099d4:	4402      	add	r2, r0
 80099d6:	4603      	mov	r3, r0
 80099d8:	4293      	cmp	r3, r2
 80099da:	d100      	bne.n	80099de <memset+0xa>
 80099dc:	4770      	bx	lr
 80099de:	f803 1b01 	strb.w	r1, [r3], #1
 80099e2:	e7f9      	b.n	80099d8 <memset+0x4>

080099e4 <__errno>:
 80099e4:	4b01      	ldr	r3, [pc, #4]	@ (80099ec <__errno+0x8>)
 80099e6:	6818      	ldr	r0, [r3, #0]
 80099e8:	4770      	bx	lr
 80099ea:	bf00      	nop
 80099ec:	240000ac 	.word	0x240000ac

080099f0 <__libc_init_array>:
 80099f0:	b570      	push	{r4, r5, r6, lr}
 80099f2:	4d0d      	ldr	r5, [pc, #52]	@ (8009a28 <__libc_init_array+0x38>)
 80099f4:	4c0d      	ldr	r4, [pc, #52]	@ (8009a2c <__libc_init_array+0x3c>)
 80099f6:	1b64      	subs	r4, r4, r5
 80099f8:	10a4      	asrs	r4, r4, #2
 80099fa:	2600      	movs	r6, #0
 80099fc:	42a6      	cmp	r6, r4
 80099fe:	d109      	bne.n	8009a14 <__libc_init_array+0x24>
 8009a00:	4d0b      	ldr	r5, [pc, #44]	@ (8009a30 <__libc_init_array+0x40>)
 8009a02:	4c0c      	ldr	r4, [pc, #48]	@ (8009a34 <__libc_init_array+0x44>)
 8009a04:	f000 fc64 	bl	800a2d0 <_init>
 8009a08:	1b64      	subs	r4, r4, r5
 8009a0a:	10a4      	asrs	r4, r4, #2
 8009a0c:	2600      	movs	r6, #0
 8009a0e:	42a6      	cmp	r6, r4
 8009a10:	d105      	bne.n	8009a1e <__libc_init_array+0x2e>
 8009a12:	bd70      	pop	{r4, r5, r6, pc}
 8009a14:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a18:	4798      	blx	r3
 8009a1a:	3601      	adds	r6, #1
 8009a1c:	e7ee      	b.n	80099fc <__libc_init_array+0xc>
 8009a1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a22:	4798      	blx	r3
 8009a24:	3601      	adds	r6, #1
 8009a26:	e7f2      	b.n	8009a0e <__libc_init_array+0x1e>
 8009a28:	0800a738 	.word	0x0800a738
 8009a2c:	0800a738 	.word	0x0800a738
 8009a30:	0800a738 	.word	0x0800a738
 8009a34:	0800a73c 	.word	0x0800a73c

08009a38 <__retarget_lock_acquire_recursive>:
 8009a38:	4770      	bx	lr

08009a3a <__retarget_lock_release_recursive>:
 8009a3a:	4770      	bx	lr

08009a3c <memcpy>:
 8009a3c:	440a      	add	r2, r1
 8009a3e:	4291      	cmp	r1, r2
 8009a40:	f100 33ff 	add.w	r3, r0, #4294967295
 8009a44:	d100      	bne.n	8009a48 <memcpy+0xc>
 8009a46:	4770      	bx	lr
 8009a48:	b510      	push	{r4, lr}
 8009a4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a4e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a52:	4291      	cmp	r1, r2
 8009a54:	d1f9      	bne.n	8009a4a <memcpy+0xe>
 8009a56:	bd10      	pop	{r4, pc}

08009a58 <_free_r>:
 8009a58:	b538      	push	{r3, r4, r5, lr}
 8009a5a:	4605      	mov	r5, r0
 8009a5c:	2900      	cmp	r1, #0
 8009a5e:	d041      	beq.n	8009ae4 <_free_r+0x8c>
 8009a60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a64:	1f0c      	subs	r4, r1, #4
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	bfb8      	it	lt
 8009a6a:	18e4      	addlt	r4, r4, r3
 8009a6c:	f000 f8e0 	bl	8009c30 <__malloc_lock>
 8009a70:	4a1d      	ldr	r2, [pc, #116]	@ (8009ae8 <_free_r+0x90>)
 8009a72:	6813      	ldr	r3, [r2, #0]
 8009a74:	b933      	cbnz	r3, 8009a84 <_free_r+0x2c>
 8009a76:	6063      	str	r3, [r4, #4]
 8009a78:	6014      	str	r4, [r2, #0]
 8009a7a:	4628      	mov	r0, r5
 8009a7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a80:	f000 b8dc 	b.w	8009c3c <__malloc_unlock>
 8009a84:	42a3      	cmp	r3, r4
 8009a86:	d908      	bls.n	8009a9a <_free_r+0x42>
 8009a88:	6820      	ldr	r0, [r4, #0]
 8009a8a:	1821      	adds	r1, r4, r0
 8009a8c:	428b      	cmp	r3, r1
 8009a8e:	bf01      	itttt	eq
 8009a90:	6819      	ldreq	r1, [r3, #0]
 8009a92:	685b      	ldreq	r3, [r3, #4]
 8009a94:	1809      	addeq	r1, r1, r0
 8009a96:	6021      	streq	r1, [r4, #0]
 8009a98:	e7ed      	b.n	8009a76 <_free_r+0x1e>
 8009a9a:	461a      	mov	r2, r3
 8009a9c:	685b      	ldr	r3, [r3, #4]
 8009a9e:	b10b      	cbz	r3, 8009aa4 <_free_r+0x4c>
 8009aa0:	42a3      	cmp	r3, r4
 8009aa2:	d9fa      	bls.n	8009a9a <_free_r+0x42>
 8009aa4:	6811      	ldr	r1, [r2, #0]
 8009aa6:	1850      	adds	r0, r2, r1
 8009aa8:	42a0      	cmp	r0, r4
 8009aaa:	d10b      	bne.n	8009ac4 <_free_r+0x6c>
 8009aac:	6820      	ldr	r0, [r4, #0]
 8009aae:	4401      	add	r1, r0
 8009ab0:	1850      	adds	r0, r2, r1
 8009ab2:	4283      	cmp	r3, r0
 8009ab4:	6011      	str	r1, [r2, #0]
 8009ab6:	d1e0      	bne.n	8009a7a <_free_r+0x22>
 8009ab8:	6818      	ldr	r0, [r3, #0]
 8009aba:	685b      	ldr	r3, [r3, #4]
 8009abc:	6053      	str	r3, [r2, #4]
 8009abe:	4408      	add	r0, r1
 8009ac0:	6010      	str	r0, [r2, #0]
 8009ac2:	e7da      	b.n	8009a7a <_free_r+0x22>
 8009ac4:	d902      	bls.n	8009acc <_free_r+0x74>
 8009ac6:	230c      	movs	r3, #12
 8009ac8:	602b      	str	r3, [r5, #0]
 8009aca:	e7d6      	b.n	8009a7a <_free_r+0x22>
 8009acc:	6820      	ldr	r0, [r4, #0]
 8009ace:	1821      	adds	r1, r4, r0
 8009ad0:	428b      	cmp	r3, r1
 8009ad2:	bf04      	itt	eq
 8009ad4:	6819      	ldreq	r1, [r3, #0]
 8009ad6:	685b      	ldreq	r3, [r3, #4]
 8009ad8:	6063      	str	r3, [r4, #4]
 8009ada:	bf04      	itt	eq
 8009adc:	1809      	addeq	r1, r1, r0
 8009ade:	6021      	streq	r1, [r4, #0]
 8009ae0:	6054      	str	r4, [r2, #4]
 8009ae2:	e7ca      	b.n	8009a7a <_free_r+0x22>
 8009ae4:	bd38      	pop	{r3, r4, r5, pc}
 8009ae6:	bf00      	nop
 8009ae8:	2400103c 	.word	0x2400103c

08009aec <sbrk_aligned>:
 8009aec:	b570      	push	{r4, r5, r6, lr}
 8009aee:	4e0f      	ldr	r6, [pc, #60]	@ (8009b2c <sbrk_aligned+0x40>)
 8009af0:	460c      	mov	r4, r1
 8009af2:	6831      	ldr	r1, [r6, #0]
 8009af4:	4605      	mov	r5, r0
 8009af6:	b911      	cbnz	r1, 8009afe <sbrk_aligned+0x12>
 8009af8:	f000 fba4 	bl	800a244 <_sbrk_r>
 8009afc:	6030      	str	r0, [r6, #0]
 8009afe:	4621      	mov	r1, r4
 8009b00:	4628      	mov	r0, r5
 8009b02:	f000 fb9f 	bl	800a244 <_sbrk_r>
 8009b06:	1c43      	adds	r3, r0, #1
 8009b08:	d103      	bne.n	8009b12 <sbrk_aligned+0x26>
 8009b0a:	f04f 34ff 	mov.w	r4, #4294967295
 8009b0e:	4620      	mov	r0, r4
 8009b10:	bd70      	pop	{r4, r5, r6, pc}
 8009b12:	1cc4      	adds	r4, r0, #3
 8009b14:	f024 0403 	bic.w	r4, r4, #3
 8009b18:	42a0      	cmp	r0, r4
 8009b1a:	d0f8      	beq.n	8009b0e <sbrk_aligned+0x22>
 8009b1c:	1a21      	subs	r1, r4, r0
 8009b1e:	4628      	mov	r0, r5
 8009b20:	f000 fb90 	bl	800a244 <_sbrk_r>
 8009b24:	3001      	adds	r0, #1
 8009b26:	d1f2      	bne.n	8009b0e <sbrk_aligned+0x22>
 8009b28:	e7ef      	b.n	8009b0a <sbrk_aligned+0x1e>
 8009b2a:	bf00      	nop
 8009b2c:	24001038 	.word	0x24001038

08009b30 <_malloc_r>:
 8009b30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b34:	1ccd      	adds	r5, r1, #3
 8009b36:	f025 0503 	bic.w	r5, r5, #3
 8009b3a:	3508      	adds	r5, #8
 8009b3c:	2d0c      	cmp	r5, #12
 8009b3e:	bf38      	it	cc
 8009b40:	250c      	movcc	r5, #12
 8009b42:	2d00      	cmp	r5, #0
 8009b44:	4606      	mov	r6, r0
 8009b46:	db01      	blt.n	8009b4c <_malloc_r+0x1c>
 8009b48:	42a9      	cmp	r1, r5
 8009b4a:	d904      	bls.n	8009b56 <_malloc_r+0x26>
 8009b4c:	230c      	movs	r3, #12
 8009b4e:	6033      	str	r3, [r6, #0]
 8009b50:	2000      	movs	r0, #0
 8009b52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009c2c <_malloc_r+0xfc>
 8009b5a:	f000 f869 	bl	8009c30 <__malloc_lock>
 8009b5e:	f8d8 3000 	ldr.w	r3, [r8]
 8009b62:	461c      	mov	r4, r3
 8009b64:	bb44      	cbnz	r4, 8009bb8 <_malloc_r+0x88>
 8009b66:	4629      	mov	r1, r5
 8009b68:	4630      	mov	r0, r6
 8009b6a:	f7ff ffbf 	bl	8009aec <sbrk_aligned>
 8009b6e:	1c43      	adds	r3, r0, #1
 8009b70:	4604      	mov	r4, r0
 8009b72:	d158      	bne.n	8009c26 <_malloc_r+0xf6>
 8009b74:	f8d8 4000 	ldr.w	r4, [r8]
 8009b78:	4627      	mov	r7, r4
 8009b7a:	2f00      	cmp	r7, #0
 8009b7c:	d143      	bne.n	8009c06 <_malloc_r+0xd6>
 8009b7e:	2c00      	cmp	r4, #0
 8009b80:	d04b      	beq.n	8009c1a <_malloc_r+0xea>
 8009b82:	6823      	ldr	r3, [r4, #0]
 8009b84:	4639      	mov	r1, r7
 8009b86:	4630      	mov	r0, r6
 8009b88:	eb04 0903 	add.w	r9, r4, r3
 8009b8c:	f000 fb5a 	bl	800a244 <_sbrk_r>
 8009b90:	4581      	cmp	r9, r0
 8009b92:	d142      	bne.n	8009c1a <_malloc_r+0xea>
 8009b94:	6821      	ldr	r1, [r4, #0]
 8009b96:	1a6d      	subs	r5, r5, r1
 8009b98:	4629      	mov	r1, r5
 8009b9a:	4630      	mov	r0, r6
 8009b9c:	f7ff ffa6 	bl	8009aec <sbrk_aligned>
 8009ba0:	3001      	adds	r0, #1
 8009ba2:	d03a      	beq.n	8009c1a <_malloc_r+0xea>
 8009ba4:	6823      	ldr	r3, [r4, #0]
 8009ba6:	442b      	add	r3, r5
 8009ba8:	6023      	str	r3, [r4, #0]
 8009baa:	f8d8 3000 	ldr.w	r3, [r8]
 8009bae:	685a      	ldr	r2, [r3, #4]
 8009bb0:	bb62      	cbnz	r2, 8009c0c <_malloc_r+0xdc>
 8009bb2:	f8c8 7000 	str.w	r7, [r8]
 8009bb6:	e00f      	b.n	8009bd8 <_malloc_r+0xa8>
 8009bb8:	6822      	ldr	r2, [r4, #0]
 8009bba:	1b52      	subs	r2, r2, r5
 8009bbc:	d420      	bmi.n	8009c00 <_malloc_r+0xd0>
 8009bbe:	2a0b      	cmp	r2, #11
 8009bc0:	d917      	bls.n	8009bf2 <_malloc_r+0xc2>
 8009bc2:	1961      	adds	r1, r4, r5
 8009bc4:	42a3      	cmp	r3, r4
 8009bc6:	6025      	str	r5, [r4, #0]
 8009bc8:	bf18      	it	ne
 8009bca:	6059      	strne	r1, [r3, #4]
 8009bcc:	6863      	ldr	r3, [r4, #4]
 8009bce:	bf08      	it	eq
 8009bd0:	f8c8 1000 	streq.w	r1, [r8]
 8009bd4:	5162      	str	r2, [r4, r5]
 8009bd6:	604b      	str	r3, [r1, #4]
 8009bd8:	4630      	mov	r0, r6
 8009bda:	f000 f82f 	bl	8009c3c <__malloc_unlock>
 8009bde:	f104 000b 	add.w	r0, r4, #11
 8009be2:	1d23      	adds	r3, r4, #4
 8009be4:	f020 0007 	bic.w	r0, r0, #7
 8009be8:	1ac2      	subs	r2, r0, r3
 8009bea:	bf1c      	itt	ne
 8009bec:	1a1b      	subne	r3, r3, r0
 8009bee:	50a3      	strne	r3, [r4, r2]
 8009bf0:	e7af      	b.n	8009b52 <_malloc_r+0x22>
 8009bf2:	6862      	ldr	r2, [r4, #4]
 8009bf4:	42a3      	cmp	r3, r4
 8009bf6:	bf0c      	ite	eq
 8009bf8:	f8c8 2000 	streq.w	r2, [r8]
 8009bfc:	605a      	strne	r2, [r3, #4]
 8009bfe:	e7eb      	b.n	8009bd8 <_malloc_r+0xa8>
 8009c00:	4623      	mov	r3, r4
 8009c02:	6864      	ldr	r4, [r4, #4]
 8009c04:	e7ae      	b.n	8009b64 <_malloc_r+0x34>
 8009c06:	463c      	mov	r4, r7
 8009c08:	687f      	ldr	r7, [r7, #4]
 8009c0a:	e7b6      	b.n	8009b7a <_malloc_r+0x4a>
 8009c0c:	461a      	mov	r2, r3
 8009c0e:	685b      	ldr	r3, [r3, #4]
 8009c10:	42a3      	cmp	r3, r4
 8009c12:	d1fb      	bne.n	8009c0c <_malloc_r+0xdc>
 8009c14:	2300      	movs	r3, #0
 8009c16:	6053      	str	r3, [r2, #4]
 8009c18:	e7de      	b.n	8009bd8 <_malloc_r+0xa8>
 8009c1a:	230c      	movs	r3, #12
 8009c1c:	6033      	str	r3, [r6, #0]
 8009c1e:	4630      	mov	r0, r6
 8009c20:	f000 f80c 	bl	8009c3c <__malloc_unlock>
 8009c24:	e794      	b.n	8009b50 <_malloc_r+0x20>
 8009c26:	6005      	str	r5, [r0, #0]
 8009c28:	e7d6      	b.n	8009bd8 <_malloc_r+0xa8>
 8009c2a:	bf00      	nop
 8009c2c:	2400103c 	.word	0x2400103c

08009c30 <__malloc_lock>:
 8009c30:	4801      	ldr	r0, [pc, #4]	@ (8009c38 <__malloc_lock+0x8>)
 8009c32:	f7ff bf01 	b.w	8009a38 <__retarget_lock_acquire_recursive>
 8009c36:	bf00      	nop
 8009c38:	24001034 	.word	0x24001034

08009c3c <__malloc_unlock>:
 8009c3c:	4801      	ldr	r0, [pc, #4]	@ (8009c44 <__malloc_unlock+0x8>)
 8009c3e:	f7ff befc 	b.w	8009a3a <__retarget_lock_release_recursive>
 8009c42:	bf00      	nop
 8009c44:	24001034 	.word	0x24001034

08009c48 <__ssputs_r>:
 8009c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c4c:	688e      	ldr	r6, [r1, #8]
 8009c4e:	461f      	mov	r7, r3
 8009c50:	42be      	cmp	r6, r7
 8009c52:	680b      	ldr	r3, [r1, #0]
 8009c54:	4682      	mov	sl, r0
 8009c56:	460c      	mov	r4, r1
 8009c58:	4690      	mov	r8, r2
 8009c5a:	d82d      	bhi.n	8009cb8 <__ssputs_r+0x70>
 8009c5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009c60:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009c64:	d026      	beq.n	8009cb4 <__ssputs_r+0x6c>
 8009c66:	6965      	ldr	r5, [r4, #20]
 8009c68:	6909      	ldr	r1, [r1, #16]
 8009c6a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c6e:	eba3 0901 	sub.w	r9, r3, r1
 8009c72:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c76:	1c7b      	adds	r3, r7, #1
 8009c78:	444b      	add	r3, r9
 8009c7a:	106d      	asrs	r5, r5, #1
 8009c7c:	429d      	cmp	r5, r3
 8009c7e:	bf38      	it	cc
 8009c80:	461d      	movcc	r5, r3
 8009c82:	0553      	lsls	r3, r2, #21
 8009c84:	d527      	bpl.n	8009cd6 <__ssputs_r+0x8e>
 8009c86:	4629      	mov	r1, r5
 8009c88:	f7ff ff52 	bl	8009b30 <_malloc_r>
 8009c8c:	4606      	mov	r6, r0
 8009c8e:	b360      	cbz	r0, 8009cea <__ssputs_r+0xa2>
 8009c90:	6921      	ldr	r1, [r4, #16]
 8009c92:	464a      	mov	r2, r9
 8009c94:	f7ff fed2 	bl	8009a3c <memcpy>
 8009c98:	89a3      	ldrh	r3, [r4, #12]
 8009c9a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009c9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ca2:	81a3      	strh	r3, [r4, #12]
 8009ca4:	6126      	str	r6, [r4, #16]
 8009ca6:	6165      	str	r5, [r4, #20]
 8009ca8:	444e      	add	r6, r9
 8009caa:	eba5 0509 	sub.w	r5, r5, r9
 8009cae:	6026      	str	r6, [r4, #0]
 8009cb0:	60a5      	str	r5, [r4, #8]
 8009cb2:	463e      	mov	r6, r7
 8009cb4:	42be      	cmp	r6, r7
 8009cb6:	d900      	bls.n	8009cba <__ssputs_r+0x72>
 8009cb8:	463e      	mov	r6, r7
 8009cba:	6820      	ldr	r0, [r4, #0]
 8009cbc:	4632      	mov	r2, r6
 8009cbe:	4641      	mov	r1, r8
 8009cc0:	f000 faa6 	bl	800a210 <memmove>
 8009cc4:	68a3      	ldr	r3, [r4, #8]
 8009cc6:	1b9b      	subs	r3, r3, r6
 8009cc8:	60a3      	str	r3, [r4, #8]
 8009cca:	6823      	ldr	r3, [r4, #0]
 8009ccc:	4433      	add	r3, r6
 8009cce:	6023      	str	r3, [r4, #0]
 8009cd0:	2000      	movs	r0, #0
 8009cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cd6:	462a      	mov	r2, r5
 8009cd8:	f000 fac4 	bl	800a264 <_realloc_r>
 8009cdc:	4606      	mov	r6, r0
 8009cde:	2800      	cmp	r0, #0
 8009ce0:	d1e0      	bne.n	8009ca4 <__ssputs_r+0x5c>
 8009ce2:	6921      	ldr	r1, [r4, #16]
 8009ce4:	4650      	mov	r0, sl
 8009ce6:	f7ff feb7 	bl	8009a58 <_free_r>
 8009cea:	230c      	movs	r3, #12
 8009cec:	f8ca 3000 	str.w	r3, [sl]
 8009cf0:	89a3      	ldrh	r3, [r4, #12]
 8009cf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cf6:	81a3      	strh	r3, [r4, #12]
 8009cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8009cfc:	e7e9      	b.n	8009cd2 <__ssputs_r+0x8a>
	...

08009d00 <_svfiprintf_r>:
 8009d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d04:	4698      	mov	r8, r3
 8009d06:	898b      	ldrh	r3, [r1, #12]
 8009d08:	061b      	lsls	r3, r3, #24
 8009d0a:	b09d      	sub	sp, #116	@ 0x74
 8009d0c:	4607      	mov	r7, r0
 8009d0e:	460d      	mov	r5, r1
 8009d10:	4614      	mov	r4, r2
 8009d12:	d510      	bpl.n	8009d36 <_svfiprintf_r+0x36>
 8009d14:	690b      	ldr	r3, [r1, #16]
 8009d16:	b973      	cbnz	r3, 8009d36 <_svfiprintf_r+0x36>
 8009d18:	2140      	movs	r1, #64	@ 0x40
 8009d1a:	f7ff ff09 	bl	8009b30 <_malloc_r>
 8009d1e:	6028      	str	r0, [r5, #0]
 8009d20:	6128      	str	r0, [r5, #16]
 8009d22:	b930      	cbnz	r0, 8009d32 <_svfiprintf_r+0x32>
 8009d24:	230c      	movs	r3, #12
 8009d26:	603b      	str	r3, [r7, #0]
 8009d28:	f04f 30ff 	mov.w	r0, #4294967295
 8009d2c:	b01d      	add	sp, #116	@ 0x74
 8009d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d32:	2340      	movs	r3, #64	@ 0x40
 8009d34:	616b      	str	r3, [r5, #20]
 8009d36:	2300      	movs	r3, #0
 8009d38:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d3a:	2320      	movs	r3, #32
 8009d3c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d40:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d44:	2330      	movs	r3, #48	@ 0x30
 8009d46:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009ee4 <_svfiprintf_r+0x1e4>
 8009d4a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009d4e:	f04f 0901 	mov.w	r9, #1
 8009d52:	4623      	mov	r3, r4
 8009d54:	469a      	mov	sl, r3
 8009d56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d5a:	b10a      	cbz	r2, 8009d60 <_svfiprintf_r+0x60>
 8009d5c:	2a25      	cmp	r2, #37	@ 0x25
 8009d5e:	d1f9      	bne.n	8009d54 <_svfiprintf_r+0x54>
 8009d60:	ebba 0b04 	subs.w	fp, sl, r4
 8009d64:	d00b      	beq.n	8009d7e <_svfiprintf_r+0x7e>
 8009d66:	465b      	mov	r3, fp
 8009d68:	4622      	mov	r2, r4
 8009d6a:	4629      	mov	r1, r5
 8009d6c:	4638      	mov	r0, r7
 8009d6e:	f7ff ff6b 	bl	8009c48 <__ssputs_r>
 8009d72:	3001      	adds	r0, #1
 8009d74:	f000 80a7 	beq.w	8009ec6 <_svfiprintf_r+0x1c6>
 8009d78:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d7a:	445a      	add	r2, fp
 8009d7c:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d7e:	f89a 3000 	ldrb.w	r3, [sl]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	f000 809f 	beq.w	8009ec6 <_svfiprintf_r+0x1c6>
 8009d88:	2300      	movs	r3, #0
 8009d8a:	f04f 32ff 	mov.w	r2, #4294967295
 8009d8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d92:	f10a 0a01 	add.w	sl, sl, #1
 8009d96:	9304      	str	r3, [sp, #16]
 8009d98:	9307      	str	r3, [sp, #28]
 8009d9a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d9e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009da0:	4654      	mov	r4, sl
 8009da2:	2205      	movs	r2, #5
 8009da4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009da8:	484e      	ldr	r0, [pc, #312]	@ (8009ee4 <_svfiprintf_r+0x1e4>)
 8009daa:	f7f6 fa99 	bl	80002e0 <memchr>
 8009dae:	9a04      	ldr	r2, [sp, #16]
 8009db0:	b9d8      	cbnz	r0, 8009dea <_svfiprintf_r+0xea>
 8009db2:	06d0      	lsls	r0, r2, #27
 8009db4:	bf44      	itt	mi
 8009db6:	2320      	movmi	r3, #32
 8009db8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009dbc:	0711      	lsls	r1, r2, #28
 8009dbe:	bf44      	itt	mi
 8009dc0:	232b      	movmi	r3, #43	@ 0x2b
 8009dc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009dc6:	f89a 3000 	ldrb.w	r3, [sl]
 8009dca:	2b2a      	cmp	r3, #42	@ 0x2a
 8009dcc:	d015      	beq.n	8009dfa <_svfiprintf_r+0xfa>
 8009dce:	9a07      	ldr	r2, [sp, #28]
 8009dd0:	4654      	mov	r4, sl
 8009dd2:	2000      	movs	r0, #0
 8009dd4:	f04f 0c0a 	mov.w	ip, #10
 8009dd8:	4621      	mov	r1, r4
 8009dda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009dde:	3b30      	subs	r3, #48	@ 0x30
 8009de0:	2b09      	cmp	r3, #9
 8009de2:	d94b      	bls.n	8009e7c <_svfiprintf_r+0x17c>
 8009de4:	b1b0      	cbz	r0, 8009e14 <_svfiprintf_r+0x114>
 8009de6:	9207      	str	r2, [sp, #28]
 8009de8:	e014      	b.n	8009e14 <_svfiprintf_r+0x114>
 8009dea:	eba0 0308 	sub.w	r3, r0, r8
 8009dee:	fa09 f303 	lsl.w	r3, r9, r3
 8009df2:	4313      	orrs	r3, r2
 8009df4:	9304      	str	r3, [sp, #16]
 8009df6:	46a2      	mov	sl, r4
 8009df8:	e7d2      	b.n	8009da0 <_svfiprintf_r+0xa0>
 8009dfa:	9b03      	ldr	r3, [sp, #12]
 8009dfc:	1d19      	adds	r1, r3, #4
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	9103      	str	r1, [sp, #12]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	bfbb      	ittet	lt
 8009e06:	425b      	neglt	r3, r3
 8009e08:	f042 0202 	orrlt.w	r2, r2, #2
 8009e0c:	9307      	strge	r3, [sp, #28]
 8009e0e:	9307      	strlt	r3, [sp, #28]
 8009e10:	bfb8      	it	lt
 8009e12:	9204      	strlt	r2, [sp, #16]
 8009e14:	7823      	ldrb	r3, [r4, #0]
 8009e16:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e18:	d10a      	bne.n	8009e30 <_svfiprintf_r+0x130>
 8009e1a:	7863      	ldrb	r3, [r4, #1]
 8009e1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e1e:	d132      	bne.n	8009e86 <_svfiprintf_r+0x186>
 8009e20:	9b03      	ldr	r3, [sp, #12]
 8009e22:	1d1a      	adds	r2, r3, #4
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	9203      	str	r2, [sp, #12]
 8009e28:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009e2c:	3402      	adds	r4, #2
 8009e2e:	9305      	str	r3, [sp, #20]
 8009e30:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009ef4 <_svfiprintf_r+0x1f4>
 8009e34:	7821      	ldrb	r1, [r4, #0]
 8009e36:	2203      	movs	r2, #3
 8009e38:	4650      	mov	r0, sl
 8009e3a:	f7f6 fa51 	bl	80002e0 <memchr>
 8009e3e:	b138      	cbz	r0, 8009e50 <_svfiprintf_r+0x150>
 8009e40:	9b04      	ldr	r3, [sp, #16]
 8009e42:	eba0 000a 	sub.w	r0, r0, sl
 8009e46:	2240      	movs	r2, #64	@ 0x40
 8009e48:	4082      	lsls	r2, r0
 8009e4a:	4313      	orrs	r3, r2
 8009e4c:	3401      	adds	r4, #1
 8009e4e:	9304      	str	r3, [sp, #16]
 8009e50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e54:	4824      	ldr	r0, [pc, #144]	@ (8009ee8 <_svfiprintf_r+0x1e8>)
 8009e56:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009e5a:	2206      	movs	r2, #6
 8009e5c:	f7f6 fa40 	bl	80002e0 <memchr>
 8009e60:	2800      	cmp	r0, #0
 8009e62:	d036      	beq.n	8009ed2 <_svfiprintf_r+0x1d2>
 8009e64:	4b21      	ldr	r3, [pc, #132]	@ (8009eec <_svfiprintf_r+0x1ec>)
 8009e66:	bb1b      	cbnz	r3, 8009eb0 <_svfiprintf_r+0x1b0>
 8009e68:	9b03      	ldr	r3, [sp, #12]
 8009e6a:	3307      	adds	r3, #7
 8009e6c:	f023 0307 	bic.w	r3, r3, #7
 8009e70:	3308      	adds	r3, #8
 8009e72:	9303      	str	r3, [sp, #12]
 8009e74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e76:	4433      	add	r3, r6
 8009e78:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e7a:	e76a      	b.n	8009d52 <_svfiprintf_r+0x52>
 8009e7c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e80:	460c      	mov	r4, r1
 8009e82:	2001      	movs	r0, #1
 8009e84:	e7a8      	b.n	8009dd8 <_svfiprintf_r+0xd8>
 8009e86:	2300      	movs	r3, #0
 8009e88:	3401      	adds	r4, #1
 8009e8a:	9305      	str	r3, [sp, #20]
 8009e8c:	4619      	mov	r1, r3
 8009e8e:	f04f 0c0a 	mov.w	ip, #10
 8009e92:	4620      	mov	r0, r4
 8009e94:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e98:	3a30      	subs	r2, #48	@ 0x30
 8009e9a:	2a09      	cmp	r2, #9
 8009e9c:	d903      	bls.n	8009ea6 <_svfiprintf_r+0x1a6>
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d0c6      	beq.n	8009e30 <_svfiprintf_r+0x130>
 8009ea2:	9105      	str	r1, [sp, #20]
 8009ea4:	e7c4      	b.n	8009e30 <_svfiprintf_r+0x130>
 8009ea6:	fb0c 2101 	mla	r1, ip, r1, r2
 8009eaa:	4604      	mov	r4, r0
 8009eac:	2301      	movs	r3, #1
 8009eae:	e7f0      	b.n	8009e92 <_svfiprintf_r+0x192>
 8009eb0:	ab03      	add	r3, sp, #12
 8009eb2:	9300      	str	r3, [sp, #0]
 8009eb4:	462a      	mov	r2, r5
 8009eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8009ef0 <_svfiprintf_r+0x1f0>)
 8009eb8:	a904      	add	r1, sp, #16
 8009eba:	4638      	mov	r0, r7
 8009ebc:	f3af 8000 	nop.w
 8009ec0:	1c42      	adds	r2, r0, #1
 8009ec2:	4606      	mov	r6, r0
 8009ec4:	d1d6      	bne.n	8009e74 <_svfiprintf_r+0x174>
 8009ec6:	89ab      	ldrh	r3, [r5, #12]
 8009ec8:	065b      	lsls	r3, r3, #25
 8009eca:	f53f af2d 	bmi.w	8009d28 <_svfiprintf_r+0x28>
 8009ece:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ed0:	e72c      	b.n	8009d2c <_svfiprintf_r+0x2c>
 8009ed2:	ab03      	add	r3, sp, #12
 8009ed4:	9300      	str	r3, [sp, #0]
 8009ed6:	462a      	mov	r2, r5
 8009ed8:	4b05      	ldr	r3, [pc, #20]	@ (8009ef0 <_svfiprintf_r+0x1f0>)
 8009eda:	a904      	add	r1, sp, #16
 8009edc:	4638      	mov	r0, r7
 8009ede:	f000 f879 	bl	8009fd4 <_printf_i>
 8009ee2:	e7ed      	b.n	8009ec0 <_svfiprintf_r+0x1c0>
 8009ee4:	0800a6fc 	.word	0x0800a6fc
 8009ee8:	0800a706 	.word	0x0800a706
 8009eec:	00000000 	.word	0x00000000
 8009ef0:	08009c49 	.word	0x08009c49
 8009ef4:	0800a702 	.word	0x0800a702

08009ef8 <_printf_common>:
 8009ef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009efc:	4616      	mov	r6, r2
 8009efe:	4698      	mov	r8, r3
 8009f00:	688a      	ldr	r2, [r1, #8]
 8009f02:	690b      	ldr	r3, [r1, #16]
 8009f04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009f08:	4293      	cmp	r3, r2
 8009f0a:	bfb8      	it	lt
 8009f0c:	4613      	movlt	r3, r2
 8009f0e:	6033      	str	r3, [r6, #0]
 8009f10:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009f14:	4607      	mov	r7, r0
 8009f16:	460c      	mov	r4, r1
 8009f18:	b10a      	cbz	r2, 8009f1e <_printf_common+0x26>
 8009f1a:	3301      	adds	r3, #1
 8009f1c:	6033      	str	r3, [r6, #0]
 8009f1e:	6823      	ldr	r3, [r4, #0]
 8009f20:	0699      	lsls	r1, r3, #26
 8009f22:	bf42      	ittt	mi
 8009f24:	6833      	ldrmi	r3, [r6, #0]
 8009f26:	3302      	addmi	r3, #2
 8009f28:	6033      	strmi	r3, [r6, #0]
 8009f2a:	6825      	ldr	r5, [r4, #0]
 8009f2c:	f015 0506 	ands.w	r5, r5, #6
 8009f30:	d106      	bne.n	8009f40 <_printf_common+0x48>
 8009f32:	f104 0a19 	add.w	sl, r4, #25
 8009f36:	68e3      	ldr	r3, [r4, #12]
 8009f38:	6832      	ldr	r2, [r6, #0]
 8009f3a:	1a9b      	subs	r3, r3, r2
 8009f3c:	42ab      	cmp	r3, r5
 8009f3e:	dc26      	bgt.n	8009f8e <_printf_common+0x96>
 8009f40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009f44:	6822      	ldr	r2, [r4, #0]
 8009f46:	3b00      	subs	r3, #0
 8009f48:	bf18      	it	ne
 8009f4a:	2301      	movne	r3, #1
 8009f4c:	0692      	lsls	r2, r2, #26
 8009f4e:	d42b      	bmi.n	8009fa8 <_printf_common+0xb0>
 8009f50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009f54:	4641      	mov	r1, r8
 8009f56:	4638      	mov	r0, r7
 8009f58:	47c8      	blx	r9
 8009f5a:	3001      	adds	r0, #1
 8009f5c:	d01e      	beq.n	8009f9c <_printf_common+0xa4>
 8009f5e:	6823      	ldr	r3, [r4, #0]
 8009f60:	6922      	ldr	r2, [r4, #16]
 8009f62:	f003 0306 	and.w	r3, r3, #6
 8009f66:	2b04      	cmp	r3, #4
 8009f68:	bf02      	ittt	eq
 8009f6a:	68e5      	ldreq	r5, [r4, #12]
 8009f6c:	6833      	ldreq	r3, [r6, #0]
 8009f6e:	1aed      	subeq	r5, r5, r3
 8009f70:	68a3      	ldr	r3, [r4, #8]
 8009f72:	bf0c      	ite	eq
 8009f74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f78:	2500      	movne	r5, #0
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	bfc4      	itt	gt
 8009f7e:	1a9b      	subgt	r3, r3, r2
 8009f80:	18ed      	addgt	r5, r5, r3
 8009f82:	2600      	movs	r6, #0
 8009f84:	341a      	adds	r4, #26
 8009f86:	42b5      	cmp	r5, r6
 8009f88:	d11a      	bne.n	8009fc0 <_printf_common+0xc8>
 8009f8a:	2000      	movs	r0, #0
 8009f8c:	e008      	b.n	8009fa0 <_printf_common+0xa8>
 8009f8e:	2301      	movs	r3, #1
 8009f90:	4652      	mov	r2, sl
 8009f92:	4641      	mov	r1, r8
 8009f94:	4638      	mov	r0, r7
 8009f96:	47c8      	blx	r9
 8009f98:	3001      	adds	r0, #1
 8009f9a:	d103      	bne.n	8009fa4 <_printf_common+0xac>
 8009f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8009fa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fa4:	3501      	adds	r5, #1
 8009fa6:	e7c6      	b.n	8009f36 <_printf_common+0x3e>
 8009fa8:	18e1      	adds	r1, r4, r3
 8009faa:	1c5a      	adds	r2, r3, #1
 8009fac:	2030      	movs	r0, #48	@ 0x30
 8009fae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009fb2:	4422      	add	r2, r4
 8009fb4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009fb8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009fbc:	3302      	adds	r3, #2
 8009fbe:	e7c7      	b.n	8009f50 <_printf_common+0x58>
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	4622      	mov	r2, r4
 8009fc4:	4641      	mov	r1, r8
 8009fc6:	4638      	mov	r0, r7
 8009fc8:	47c8      	blx	r9
 8009fca:	3001      	adds	r0, #1
 8009fcc:	d0e6      	beq.n	8009f9c <_printf_common+0xa4>
 8009fce:	3601      	adds	r6, #1
 8009fd0:	e7d9      	b.n	8009f86 <_printf_common+0x8e>
	...

08009fd4 <_printf_i>:
 8009fd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009fd8:	7e0f      	ldrb	r7, [r1, #24]
 8009fda:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009fdc:	2f78      	cmp	r7, #120	@ 0x78
 8009fde:	4691      	mov	r9, r2
 8009fe0:	4680      	mov	r8, r0
 8009fe2:	460c      	mov	r4, r1
 8009fe4:	469a      	mov	sl, r3
 8009fe6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009fea:	d807      	bhi.n	8009ffc <_printf_i+0x28>
 8009fec:	2f62      	cmp	r7, #98	@ 0x62
 8009fee:	d80a      	bhi.n	800a006 <_printf_i+0x32>
 8009ff0:	2f00      	cmp	r7, #0
 8009ff2:	f000 80d1 	beq.w	800a198 <_printf_i+0x1c4>
 8009ff6:	2f58      	cmp	r7, #88	@ 0x58
 8009ff8:	f000 80b8 	beq.w	800a16c <_printf_i+0x198>
 8009ffc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a000:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a004:	e03a      	b.n	800a07c <_printf_i+0xa8>
 800a006:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a00a:	2b15      	cmp	r3, #21
 800a00c:	d8f6      	bhi.n	8009ffc <_printf_i+0x28>
 800a00e:	a101      	add	r1, pc, #4	@ (adr r1, 800a014 <_printf_i+0x40>)
 800a010:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a014:	0800a06d 	.word	0x0800a06d
 800a018:	0800a081 	.word	0x0800a081
 800a01c:	08009ffd 	.word	0x08009ffd
 800a020:	08009ffd 	.word	0x08009ffd
 800a024:	08009ffd 	.word	0x08009ffd
 800a028:	08009ffd 	.word	0x08009ffd
 800a02c:	0800a081 	.word	0x0800a081
 800a030:	08009ffd 	.word	0x08009ffd
 800a034:	08009ffd 	.word	0x08009ffd
 800a038:	08009ffd 	.word	0x08009ffd
 800a03c:	08009ffd 	.word	0x08009ffd
 800a040:	0800a17f 	.word	0x0800a17f
 800a044:	0800a0ab 	.word	0x0800a0ab
 800a048:	0800a139 	.word	0x0800a139
 800a04c:	08009ffd 	.word	0x08009ffd
 800a050:	08009ffd 	.word	0x08009ffd
 800a054:	0800a1a1 	.word	0x0800a1a1
 800a058:	08009ffd 	.word	0x08009ffd
 800a05c:	0800a0ab 	.word	0x0800a0ab
 800a060:	08009ffd 	.word	0x08009ffd
 800a064:	08009ffd 	.word	0x08009ffd
 800a068:	0800a141 	.word	0x0800a141
 800a06c:	6833      	ldr	r3, [r6, #0]
 800a06e:	1d1a      	adds	r2, r3, #4
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	6032      	str	r2, [r6, #0]
 800a074:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a078:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a07c:	2301      	movs	r3, #1
 800a07e:	e09c      	b.n	800a1ba <_printf_i+0x1e6>
 800a080:	6833      	ldr	r3, [r6, #0]
 800a082:	6820      	ldr	r0, [r4, #0]
 800a084:	1d19      	adds	r1, r3, #4
 800a086:	6031      	str	r1, [r6, #0]
 800a088:	0606      	lsls	r6, r0, #24
 800a08a:	d501      	bpl.n	800a090 <_printf_i+0xbc>
 800a08c:	681d      	ldr	r5, [r3, #0]
 800a08e:	e003      	b.n	800a098 <_printf_i+0xc4>
 800a090:	0645      	lsls	r5, r0, #25
 800a092:	d5fb      	bpl.n	800a08c <_printf_i+0xb8>
 800a094:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a098:	2d00      	cmp	r5, #0
 800a09a:	da03      	bge.n	800a0a4 <_printf_i+0xd0>
 800a09c:	232d      	movs	r3, #45	@ 0x2d
 800a09e:	426d      	negs	r5, r5
 800a0a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a0a4:	4858      	ldr	r0, [pc, #352]	@ (800a208 <_printf_i+0x234>)
 800a0a6:	230a      	movs	r3, #10
 800a0a8:	e011      	b.n	800a0ce <_printf_i+0xfa>
 800a0aa:	6821      	ldr	r1, [r4, #0]
 800a0ac:	6833      	ldr	r3, [r6, #0]
 800a0ae:	0608      	lsls	r0, r1, #24
 800a0b0:	f853 5b04 	ldr.w	r5, [r3], #4
 800a0b4:	d402      	bmi.n	800a0bc <_printf_i+0xe8>
 800a0b6:	0649      	lsls	r1, r1, #25
 800a0b8:	bf48      	it	mi
 800a0ba:	b2ad      	uxthmi	r5, r5
 800a0bc:	2f6f      	cmp	r7, #111	@ 0x6f
 800a0be:	4852      	ldr	r0, [pc, #328]	@ (800a208 <_printf_i+0x234>)
 800a0c0:	6033      	str	r3, [r6, #0]
 800a0c2:	bf14      	ite	ne
 800a0c4:	230a      	movne	r3, #10
 800a0c6:	2308      	moveq	r3, #8
 800a0c8:	2100      	movs	r1, #0
 800a0ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a0ce:	6866      	ldr	r6, [r4, #4]
 800a0d0:	60a6      	str	r6, [r4, #8]
 800a0d2:	2e00      	cmp	r6, #0
 800a0d4:	db05      	blt.n	800a0e2 <_printf_i+0x10e>
 800a0d6:	6821      	ldr	r1, [r4, #0]
 800a0d8:	432e      	orrs	r6, r5
 800a0da:	f021 0104 	bic.w	r1, r1, #4
 800a0de:	6021      	str	r1, [r4, #0]
 800a0e0:	d04b      	beq.n	800a17a <_printf_i+0x1a6>
 800a0e2:	4616      	mov	r6, r2
 800a0e4:	fbb5 f1f3 	udiv	r1, r5, r3
 800a0e8:	fb03 5711 	mls	r7, r3, r1, r5
 800a0ec:	5dc7      	ldrb	r7, [r0, r7]
 800a0ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a0f2:	462f      	mov	r7, r5
 800a0f4:	42bb      	cmp	r3, r7
 800a0f6:	460d      	mov	r5, r1
 800a0f8:	d9f4      	bls.n	800a0e4 <_printf_i+0x110>
 800a0fa:	2b08      	cmp	r3, #8
 800a0fc:	d10b      	bne.n	800a116 <_printf_i+0x142>
 800a0fe:	6823      	ldr	r3, [r4, #0]
 800a100:	07df      	lsls	r7, r3, #31
 800a102:	d508      	bpl.n	800a116 <_printf_i+0x142>
 800a104:	6923      	ldr	r3, [r4, #16]
 800a106:	6861      	ldr	r1, [r4, #4]
 800a108:	4299      	cmp	r1, r3
 800a10a:	bfde      	ittt	le
 800a10c:	2330      	movle	r3, #48	@ 0x30
 800a10e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a112:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a116:	1b92      	subs	r2, r2, r6
 800a118:	6122      	str	r2, [r4, #16]
 800a11a:	f8cd a000 	str.w	sl, [sp]
 800a11e:	464b      	mov	r3, r9
 800a120:	aa03      	add	r2, sp, #12
 800a122:	4621      	mov	r1, r4
 800a124:	4640      	mov	r0, r8
 800a126:	f7ff fee7 	bl	8009ef8 <_printf_common>
 800a12a:	3001      	adds	r0, #1
 800a12c:	d14a      	bne.n	800a1c4 <_printf_i+0x1f0>
 800a12e:	f04f 30ff 	mov.w	r0, #4294967295
 800a132:	b004      	add	sp, #16
 800a134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a138:	6823      	ldr	r3, [r4, #0]
 800a13a:	f043 0320 	orr.w	r3, r3, #32
 800a13e:	6023      	str	r3, [r4, #0]
 800a140:	4832      	ldr	r0, [pc, #200]	@ (800a20c <_printf_i+0x238>)
 800a142:	2778      	movs	r7, #120	@ 0x78
 800a144:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a148:	6823      	ldr	r3, [r4, #0]
 800a14a:	6831      	ldr	r1, [r6, #0]
 800a14c:	061f      	lsls	r7, r3, #24
 800a14e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a152:	d402      	bmi.n	800a15a <_printf_i+0x186>
 800a154:	065f      	lsls	r7, r3, #25
 800a156:	bf48      	it	mi
 800a158:	b2ad      	uxthmi	r5, r5
 800a15a:	6031      	str	r1, [r6, #0]
 800a15c:	07d9      	lsls	r1, r3, #31
 800a15e:	bf44      	itt	mi
 800a160:	f043 0320 	orrmi.w	r3, r3, #32
 800a164:	6023      	strmi	r3, [r4, #0]
 800a166:	b11d      	cbz	r5, 800a170 <_printf_i+0x19c>
 800a168:	2310      	movs	r3, #16
 800a16a:	e7ad      	b.n	800a0c8 <_printf_i+0xf4>
 800a16c:	4826      	ldr	r0, [pc, #152]	@ (800a208 <_printf_i+0x234>)
 800a16e:	e7e9      	b.n	800a144 <_printf_i+0x170>
 800a170:	6823      	ldr	r3, [r4, #0]
 800a172:	f023 0320 	bic.w	r3, r3, #32
 800a176:	6023      	str	r3, [r4, #0]
 800a178:	e7f6      	b.n	800a168 <_printf_i+0x194>
 800a17a:	4616      	mov	r6, r2
 800a17c:	e7bd      	b.n	800a0fa <_printf_i+0x126>
 800a17e:	6833      	ldr	r3, [r6, #0]
 800a180:	6825      	ldr	r5, [r4, #0]
 800a182:	6961      	ldr	r1, [r4, #20]
 800a184:	1d18      	adds	r0, r3, #4
 800a186:	6030      	str	r0, [r6, #0]
 800a188:	062e      	lsls	r6, r5, #24
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	d501      	bpl.n	800a192 <_printf_i+0x1be>
 800a18e:	6019      	str	r1, [r3, #0]
 800a190:	e002      	b.n	800a198 <_printf_i+0x1c4>
 800a192:	0668      	lsls	r0, r5, #25
 800a194:	d5fb      	bpl.n	800a18e <_printf_i+0x1ba>
 800a196:	8019      	strh	r1, [r3, #0]
 800a198:	2300      	movs	r3, #0
 800a19a:	6123      	str	r3, [r4, #16]
 800a19c:	4616      	mov	r6, r2
 800a19e:	e7bc      	b.n	800a11a <_printf_i+0x146>
 800a1a0:	6833      	ldr	r3, [r6, #0]
 800a1a2:	1d1a      	adds	r2, r3, #4
 800a1a4:	6032      	str	r2, [r6, #0]
 800a1a6:	681e      	ldr	r6, [r3, #0]
 800a1a8:	6862      	ldr	r2, [r4, #4]
 800a1aa:	2100      	movs	r1, #0
 800a1ac:	4630      	mov	r0, r6
 800a1ae:	f7f6 f897 	bl	80002e0 <memchr>
 800a1b2:	b108      	cbz	r0, 800a1b8 <_printf_i+0x1e4>
 800a1b4:	1b80      	subs	r0, r0, r6
 800a1b6:	6060      	str	r0, [r4, #4]
 800a1b8:	6863      	ldr	r3, [r4, #4]
 800a1ba:	6123      	str	r3, [r4, #16]
 800a1bc:	2300      	movs	r3, #0
 800a1be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a1c2:	e7aa      	b.n	800a11a <_printf_i+0x146>
 800a1c4:	6923      	ldr	r3, [r4, #16]
 800a1c6:	4632      	mov	r2, r6
 800a1c8:	4649      	mov	r1, r9
 800a1ca:	4640      	mov	r0, r8
 800a1cc:	47d0      	blx	sl
 800a1ce:	3001      	adds	r0, #1
 800a1d0:	d0ad      	beq.n	800a12e <_printf_i+0x15a>
 800a1d2:	6823      	ldr	r3, [r4, #0]
 800a1d4:	079b      	lsls	r3, r3, #30
 800a1d6:	d413      	bmi.n	800a200 <_printf_i+0x22c>
 800a1d8:	68e0      	ldr	r0, [r4, #12]
 800a1da:	9b03      	ldr	r3, [sp, #12]
 800a1dc:	4298      	cmp	r0, r3
 800a1de:	bfb8      	it	lt
 800a1e0:	4618      	movlt	r0, r3
 800a1e2:	e7a6      	b.n	800a132 <_printf_i+0x15e>
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	4632      	mov	r2, r6
 800a1e8:	4649      	mov	r1, r9
 800a1ea:	4640      	mov	r0, r8
 800a1ec:	47d0      	blx	sl
 800a1ee:	3001      	adds	r0, #1
 800a1f0:	d09d      	beq.n	800a12e <_printf_i+0x15a>
 800a1f2:	3501      	adds	r5, #1
 800a1f4:	68e3      	ldr	r3, [r4, #12]
 800a1f6:	9903      	ldr	r1, [sp, #12]
 800a1f8:	1a5b      	subs	r3, r3, r1
 800a1fa:	42ab      	cmp	r3, r5
 800a1fc:	dcf2      	bgt.n	800a1e4 <_printf_i+0x210>
 800a1fe:	e7eb      	b.n	800a1d8 <_printf_i+0x204>
 800a200:	2500      	movs	r5, #0
 800a202:	f104 0619 	add.w	r6, r4, #25
 800a206:	e7f5      	b.n	800a1f4 <_printf_i+0x220>
 800a208:	0800a70d 	.word	0x0800a70d
 800a20c:	0800a71e 	.word	0x0800a71e

0800a210 <memmove>:
 800a210:	4288      	cmp	r0, r1
 800a212:	b510      	push	{r4, lr}
 800a214:	eb01 0402 	add.w	r4, r1, r2
 800a218:	d902      	bls.n	800a220 <memmove+0x10>
 800a21a:	4284      	cmp	r4, r0
 800a21c:	4623      	mov	r3, r4
 800a21e:	d807      	bhi.n	800a230 <memmove+0x20>
 800a220:	1e43      	subs	r3, r0, #1
 800a222:	42a1      	cmp	r1, r4
 800a224:	d008      	beq.n	800a238 <memmove+0x28>
 800a226:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a22a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a22e:	e7f8      	b.n	800a222 <memmove+0x12>
 800a230:	4402      	add	r2, r0
 800a232:	4601      	mov	r1, r0
 800a234:	428a      	cmp	r2, r1
 800a236:	d100      	bne.n	800a23a <memmove+0x2a>
 800a238:	bd10      	pop	{r4, pc}
 800a23a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a23e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a242:	e7f7      	b.n	800a234 <memmove+0x24>

0800a244 <_sbrk_r>:
 800a244:	b538      	push	{r3, r4, r5, lr}
 800a246:	4d06      	ldr	r5, [pc, #24]	@ (800a260 <_sbrk_r+0x1c>)
 800a248:	2300      	movs	r3, #0
 800a24a:	4604      	mov	r4, r0
 800a24c:	4608      	mov	r0, r1
 800a24e:	602b      	str	r3, [r5, #0]
 800a250:	f7f8 f940 	bl	80024d4 <_sbrk>
 800a254:	1c43      	adds	r3, r0, #1
 800a256:	d102      	bne.n	800a25e <_sbrk_r+0x1a>
 800a258:	682b      	ldr	r3, [r5, #0]
 800a25a:	b103      	cbz	r3, 800a25e <_sbrk_r+0x1a>
 800a25c:	6023      	str	r3, [r4, #0]
 800a25e:	bd38      	pop	{r3, r4, r5, pc}
 800a260:	24001030 	.word	0x24001030

0800a264 <_realloc_r>:
 800a264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a268:	4607      	mov	r7, r0
 800a26a:	4614      	mov	r4, r2
 800a26c:	460d      	mov	r5, r1
 800a26e:	b921      	cbnz	r1, 800a27a <_realloc_r+0x16>
 800a270:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a274:	4611      	mov	r1, r2
 800a276:	f7ff bc5b 	b.w	8009b30 <_malloc_r>
 800a27a:	b92a      	cbnz	r2, 800a288 <_realloc_r+0x24>
 800a27c:	f7ff fbec 	bl	8009a58 <_free_r>
 800a280:	4625      	mov	r5, r4
 800a282:	4628      	mov	r0, r5
 800a284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a288:	f000 f81a 	bl	800a2c0 <_malloc_usable_size_r>
 800a28c:	4284      	cmp	r4, r0
 800a28e:	4606      	mov	r6, r0
 800a290:	d802      	bhi.n	800a298 <_realloc_r+0x34>
 800a292:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a296:	d8f4      	bhi.n	800a282 <_realloc_r+0x1e>
 800a298:	4621      	mov	r1, r4
 800a29a:	4638      	mov	r0, r7
 800a29c:	f7ff fc48 	bl	8009b30 <_malloc_r>
 800a2a0:	4680      	mov	r8, r0
 800a2a2:	b908      	cbnz	r0, 800a2a8 <_realloc_r+0x44>
 800a2a4:	4645      	mov	r5, r8
 800a2a6:	e7ec      	b.n	800a282 <_realloc_r+0x1e>
 800a2a8:	42b4      	cmp	r4, r6
 800a2aa:	4622      	mov	r2, r4
 800a2ac:	4629      	mov	r1, r5
 800a2ae:	bf28      	it	cs
 800a2b0:	4632      	movcs	r2, r6
 800a2b2:	f7ff fbc3 	bl	8009a3c <memcpy>
 800a2b6:	4629      	mov	r1, r5
 800a2b8:	4638      	mov	r0, r7
 800a2ba:	f7ff fbcd 	bl	8009a58 <_free_r>
 800a2be:	e7f1      	b.n	800a2a4 <_realloc_r+0x40>

0800a2c0 <_malloc_usable_size_r>:
 800a2c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2c4:	1f18      	subs	r0, r3, #4
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	bfbc      	itt	lt
 800a2ca:	580b      	ldrlt	r3, [r1, r0]
 800a2cc:	18c0      	addlt	r0, r0, r3
 800a2ce:	4770      	bx	lr

0800a2d0 <_init>:
 800a2d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2d2:	bf00      	nop
 800a2d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2d6:	bc08      	pop	{r3}
 800a2d8:	469e      	mov	lr, r3
 800a2da:	4770      	bx	lr

0800a2dc <_fini>:
 800a2dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2de:	bf00      	nop
 800a2e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2e2:	bc08      	pop	{r3}
 800a2e4:	469e      	mov	lr, r3
 800a2e6:	4770      	bx	lr
