(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (or (xor (=> bool_4 bool_2) (bvslt #x739e8bdf  #x2997d55e )) (xor (bvuge bv_3 bv_2) (bvule #x455913c2  #xe4ca796d ))))
(assert (bvult (bvnand (bvor bv_3 bv_2) (bvudiv #x4399d7ae  #xfd4afba6 )) (bvxor (bvnor #xbf8fa053  bv_0) (bvudiv bv_4 #xb1892be8 ))))
(assert (bvsgt (bvmul (bvsub bv_1 bv_0) (bvand #xe621934a  #x80385caf )) (bvlshr (bvlshr bv_2 #xe2aab022 ) (bvsub #x89374850  bv_2))))
(assert (bvsle (bvxor (bvurem bv_4 #x1c5a5e08 ) (bvmul bv_4 #xefe0140e )) (bvashr (bvxor bv_2 #x53262587 ) (bvlshr bv_0 bv_4))))
(assert (and (bvuge (bvand bv_4 bv_1) (bvor bv_0 bv_0)) (or (or bool_3 bool_3) (bvule #xdc9dfccd  #x1fa6bf48 ))))
(check-sat)
(exit)
