@W: MT529 :"c:\users\asdf1\documents\digitaldesign\practica3dsd\ejercicio4.vhd":18:0:18:1|Found inferred clock reg_uni|clk which controls 4 sequential elements including Z[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
