{"Source Block": ["amiga2000-gfxcard/z2-minispartan/z2.v@472:482@HdlIdDef", "reg [17:0] capture_rgb = 0;\nreg [17:0] capture_rgb1 = 0;\nreg [17:0] capture_rgb2 = 0;\nreg [17:0] capture_rgb3 = 0;\nreg [17:0] capture_rgb4 = 0;\nreg [18:0] capture_rgbavg = 0;\n\nreg row_fetched = 0;\n\nalways @(posedge z_sample_clk) begin\n  znUDS_sync  <= {znUDS_sync[1:0],znUDS};\n"], "Clone Blocks": [["amiga2000-gfxcard/z2-minispartan/z2.v@474:484", "reg [17:0] capture_rgb2 = 0;\nreg [17:0] capture_rgb3 = 0;\nreg [17:0] capture_rgb4 = 0;\nreg [18:0] capture_rgbavg = 0;\n\nreg row_fetched = 0;\n\nalways @(posedge z_sample_clk) begin\n  znUDS_sync  <= {znUDS_sync[1:0],znUDS};\n  znLDS_sync  <= {znLDS_sync[1:0],znLDS};\n  znDS1_sync  <= {znDS1_sync[1:0],znDS1};\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@469:479", "//wire [7:0] zaddr_7f = zaddr_regpart[6:0]; \n//wire [3:0] zaddr_nybble = zaddr_regpart[4:1]; \n\nreg [17:0] capture_rgb = 0;\nreg [17:0] capture_rgb1 = 0;\nreg [17:0] capture_rgb2 = 0;\nreg [17:0] capture_rgb3 = 0;\nreg [17:0] capture_rgb4 = 0;\nreg [18:0] capture_rgbavg = 0;\n\nreg row_fetched = 0;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@471:481", "\nreg [17:0] capture_rgb = 0;\nreg [17:0] capture_rgb1 = 0;\nreg [17:0] capture_rgb2 = 0;\nreg [17:0] capture_rgb3 = 0;\nreg [17:0] capture_rgb4 = 0;\nreg [18:0] capture_rgbavg = 0;\n\nreg row_fetched = 0;\n\nalways @(posedge z_sample_clk) begin\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@470:480", "//wire [3:0] zaddr_nybble = zaddr_regpart[4:1]; \n\nreg [17:0] capture_rgb = 0;\nreg [17:0] capture_rgb1 = 0;\nreg [17:0] capture_rgb2 = 0;\nreg [17:0] capture_rgb3 = 0;\nreg [17:0] capture_rgb4 = 0;\nreg [18:0] capture_rgbavg = 0;\n\nreg row_fetched = 0;\n\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@467:477", "reg [15:0] zaddr_regpart;\n//wire [10:0] zaddr_byte = zaddr_regpart[11:1];\n//wire [7:0] zaddr_7f = zaddr_regpart[6:0]; \n//wire [3:0] zaddr_nybble = zaddr_regpart[4:1]; \n\nreg [17:0] capture_rgb = 0;\nreg [17:0] capture_rgb1 = 0;\nreg [17:0] capture_rgb2 = 0;\nreg [17:0] capture_rgb3 = 0;\nreg [17:0] capture_rgb4 = 0;\nreg [18:0] capture_rgbavg = 0;\n"]], "Diff Content": {"Delete": [[477, "reg [18:0] capture_rgbavg = 0;\n"]], "Add": [[477, "/*reg rec_enable = 0;\n"], [477, "reg [9:0] rec_idx;\n"], [477, "reg rec_zreadraw [0:255];\n"], [477, "reg rec_zread [0:255];\n"], [477, "reg rec_zwrite [0:255];\n"], [477, "reg rec_zas0 [0:255];\n"], [477, "reg rec_zas1 [0:255];\n"], [477, "reg rec_zaddr_in_ram [0:255];\n"], [477, "reg rec_state [0:255];\n"], [477, "reg rec_statew [0:255];\n"], [477, "reg rec_ready [0:255];*/\n"]]}}