Analysis & Synthesis report for chris_proj
Thu Jul 20 10:59:12 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 14. State Machine - |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 15. State Machine - |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 16. State Machine - |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 17. State Machine - |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 18. State Machine - |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 19. State Machine - |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 20. State Machine - |chris_proj|soc_design:inst|soc_design_SDRAM:sdram|m_next
 21. State Machine - |chris_proj|soc_design:inst|soc_design_SDRAM:sdram|m_state
 22. State Machine - |chris_proj|soc_design:inst|soc_design_SDRAM:sdram|i_next
 23. State Machine - |chris_proj|soc_design:inst|soc_design_SDRAM:sdram|i_state
 24. State Machine - |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|DRsize
 25. Registers Protected by Synthesis
 26. Registers Removed During Synthesis
 27. Removed Registers Triggering Further Register Optimizations
 28. General Register Statistics
 29. Inverted Register Statistics
 30. Registers Packed Into Inferred Megafunctions
 31. Multiplexer Restructuring Statistics (Restructuring Performed)
 32. Source assignments for soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_jm02:auto_generated
 33. Source assignments for soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 34. Source assignments for soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 35. Source assignments for soc_design:inst|soc_design_SDRAM:sdram
 36. Source assignments for soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram|altsyncram_qhi1:auto_generated
 37. Source assignments for soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram
 38. Source assignments for soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram
 39. Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_demux:cmd_demux
 40. Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 41. Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 42. Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_demux_002:cmd_demux_003
 43. Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux:rsp_demux
 44. Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux:rsp_demux_001
 45. Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux:rsp_demux_002
 46. Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux:rsp_demux_003
 47. Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux:rsp_demux_004
 48. Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux_005:rsp_demux_005
 49. Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux_005:rsp_demux_006
 50. Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux:rsp_demux_007
 51. Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux_008:rsp_demux_008
 52. Source assignments for soc_design:inst|altera_reset_controller:rst_controller
 53. Source assignments for soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 54. Source assignments for soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 55. Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 56. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component
 57. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo
 58. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo
 59. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_SRAM:sram
 60. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram
 61. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_UART_COM:uart_com
 62. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer
 63. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters
 64. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO
 65. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO
 66. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer
 67. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters
 68. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO
 69. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO
 70. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_system_pll:system_pll|altera_pll:altera_pll_i
 71. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator
 72. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator
 73. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:general_dma_read_master_translator
 74. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:general_dma_write_master_translator
 75. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator
 76. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_com_avalon_rs232_slave_translator
 77. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_slave_avs_s0_translator
 78. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:general_dma_control_port_slave_translator
 79. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systemid_control_slave_translator
 80. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:niosii_core_debug_mem_slave_translator
 81. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator
 82. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator
 83. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 84. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosii_core_data_master_agent
 85. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosii_core_instruction_master_agent
 86. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:general_dma_read_master_agent
 87. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:general_dma_write_master_agent
 88. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent
 89. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 90. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo
 91. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent
 92. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 93. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo
 94. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_avs_s0_agent
 95. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor
 96. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo
 97. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:general_dma_control_port_slave_agent
 98. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:general_dma_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 99. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo
100. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systemid_control_slave_agent
101. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systemid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
102. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo
103. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent
104. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
105. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo
106. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent
107. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
108. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo
109. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent
110. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
111. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo
112. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
113. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
114. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
115. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
116. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router:router|soc_design_mm_interconnect_0_router_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_001:router_001|soc_design_mm_interconnect_0_router_001_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_002:router_002|soc_design_mm_interconnect_0_router_002_default_decode:the_default_decode
119. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_002:router_003|soc_design_mm_interconnect_0_router_002_default_decode:the_default_decode
120. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_004|soc_design_mm_interconnect_0_router_004_default_decode:the_default_decode
121. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_005|soc_design_mm_interconnect_0_router_004_default_decode:the_default_decode
122. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_006|soc_design_mm_interconnect_0_router_004_default_decode:the_default_decode
123. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_007|soc_design_mm_interconnect_0_router_004_default_decode:the_default_decode
124. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_008|soc_design_mm_interconnect_0_router_004_default_decode:the_default_decode
125. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_009:router_009|soc_design_mm_interconnect_0_router_009_default_decode:the_default_decode
126. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_009:router_010|soc_design_mm_interconnect_0_router_009_default_decode:the_default_decode
127. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_011|soc_design_mm_interconnect_0_router_004_default_decode:the_default_decode
128. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_012:router_012|soc_design_mm_interconnect_0_router_012_default_decode:the_default_decode
129. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_data_master_limiter
130. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_instruction_master_limiter
131. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter
132. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
133. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
134. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
135. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
136. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
137. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
138. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
139. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
140. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
141. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
142. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
143. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
144. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
145. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
146. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
147. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
148. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter
149. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
150. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
151. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
152. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
153. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
154. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
155. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
156. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
157. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
158. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
159. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
160. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
161. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
162. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
163. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
164. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
165. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter
166. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
167. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
168. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
169. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
170. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
171. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
172. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
173. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
174. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
175. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
176. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
177. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
178. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
179. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
180. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
181. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
182. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter
183. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
184. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
185. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
186. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
187. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
188. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
189. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
190. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
191. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
192. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
193. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
194. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
195. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
196. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
197. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
198. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
199. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter
200. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
201. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
202. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
203. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
204. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
205. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
206. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
207. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
208. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
209. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
210. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
211. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
212. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
213. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
214. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
215. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
216. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter
217. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
218. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
219. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
220. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
221. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
222. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
223. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
224. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
225. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
226. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
227. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
228. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
229. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
230. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
231. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
232. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
233. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter
234. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
235. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
236. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
237. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
238. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
239. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
240. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
241. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
242. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
243. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
244. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
245. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
246. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
247. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
248. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
249. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
250. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter
251. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
252. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
253. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
254. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
255. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
256. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
257. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
258. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
259. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
260. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
261. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
262. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
263. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
264. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
265. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
266. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
267. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
268. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
269. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
270. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
271. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
272. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
273. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
274. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
275. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
276. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
277. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
278. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
279. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
280. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
281. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
282. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
283. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
284. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb
285. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
286. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb
287. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
288. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb
289. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
290. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
291. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
292. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
293. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
294. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter
295. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter
296. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter
297. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
298. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter
299. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
300. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
301. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
302. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
303. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
304. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
305. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
306. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
307. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
308. Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008
309. Parameter Settings for User Entity Instance: soc_design:inst|altera_reset_controller:rst_controller
310. Parameter Settings for User Entity Instance: soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
311. Parameter Settings for User Entity Instance: soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
312. Parameter Settings for Inferred Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
313. scfifo Parameter Settings by Entity Instance
314. altsyncram Parameter Settings by Entity Instance
315. Port Connectivity Checks: "soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
316. Port Connectivity Checks: "soc_design:inst|altera_reset_controller:rst_controller"
317. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter"
318. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
319. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter"
320. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter"
321. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter"
322. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
323. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
324. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
325. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
326. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
327. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
328. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
329. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
330. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
331. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
332. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
333. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
334. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
335. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
336. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
337. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
338. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
339. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_012:router_012|soc_design_mm_interconnect_0_router_012_default_decode:the_default_decode"
340. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_009:router_009|soc_design_mm_interconnect_0_router_009_default_decode:the_default_decode"
341. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_004|soc_design_mm_interconnect_0_router_004_default_decode:the_default_decode"
342. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_002:router_002|soc_design_mm_interconnect_0_router_002_default_decode:the_default_decode"
343. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_001:router_001|soc_design_mm_interconnect_0_router_001_default_decode:the_default_decode"
344. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router:router|soc_design_mm_interconnect_0_router_default_decode:the_default_decode"
345. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
346. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
347. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
348. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo"
349. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent"
350. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo"
351. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent"
352. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo"
353. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent"
354. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo"
355. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systemid_control_slave_agent"
356. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo"
357. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:general_dma_control_port_slave_agent"
358. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo"
359. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_avs_s0_agent"
360. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo"
361. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent"
362. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo"
363. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent"
364. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:general_dma_write_master_agent"
365. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:general_dma_read_master_agent"
366. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosii_core_instruction_master_agent"
367. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosii_core_data_master_agent"
368. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
369. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator"
370. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator"
371. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:niosii_core_debug_mem_slave_translator"
372. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systemid_control_slave_translator"
373. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:general_dma_control_port_slave_translator"
374. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_slave_avs_s0_translator"
375. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_com_avalon_rs232_slave_translator"
376. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator"
377. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:general_dma_write_master_translator"
378. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:general_dma_read_master_translator"
379. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator"
380. Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator"
381. Port Connectivity Checks: "soc_design:inst|soc_design_system_pll:system_pll|altera_pll:altera_pll_i"
382. Port Connectivity Checks: "soc_design:inst|soc_design_system_pll:system_pll"
383. Port Connectivity Checks: "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu"
384. Port Connectivity Checks: "soc_design:inst|soc_design_niosII_core:niosii_core"
385. Port Connectivity Checks: "soc_design:inst|chris_slave:convolution_slave"
386. Port Connectivity Checks: "soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters"
387. Port Connectivity Checks: "soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"
388. Port Connectivity Checks: "soc_design:inst|soc_design_SDRAM:sdram|soc_design_SDRAM_input_efifo_module:the_soc_design_SDRAM_input_efifo_module"
389. Port Connectivity Checks: "soc_design:inst|soc_design_JTAG:jtag"
390. Port Connectivity Checks: "soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram"
391. Port Connectivity Checks: "soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_read_data_mux:the_soc_design_General_DMA_read_data_mux"
392. Post-Synthesis Netlist Statistics for Top Partition
393. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
394. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
395. Elapsed Time Per Partition
396. Analysis & Synthesis Messages
397. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jul 20 10:59:12 2017       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; chris_proj                                  ;
; Top-level Entity Name           ; chris_proj                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3861                                        ;
; Total pins                      ; 45                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 731,008                                     ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; chris_proj         ; chris_proj         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                         ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                             ; Library     ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; Qsys/chris_slave.v                                                                                                       ; yes             ; User Verilog HDL File                        ; /home/chris/FPGA/chris/Qsys/chris_slave.v                                                                                ;             ;
; chris_proj.bdf                                                                                                           ; yes             ; User Block Diagram/Schematic File            ; /home/chris/FPGA/chris/chris_proj.bdf                                                                                    ;             ;
; /home/chris/FPGA/chris/db/ip/soc_design/soc_design.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/soc_design.v                                                                     ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_sc_fifo.v                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_sc_fifo.v                                               ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_address_alignment.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_address_alignment.sv                                    ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv                                           ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv                                        ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv                                   ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_uncompressor.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_uncompressor.sv                                   ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_master_agent.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_master_agent.sv                                         ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_master_translator.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_master_translator.sv                                    ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_slave_agent.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_slave_agent.sv                                          ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_slave_translator.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_slave_translator.sv                                     ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_traffic_limiter.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_traffic_limiter.sv                                      ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_width_adapter.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_width_adapter.sv                                        ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_controller.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_controller.v                                             ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_synchronizer.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_synchronizer.v                                           ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_counters.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_counters.v                                            ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v                                     ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_out_serializer.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_out_serializer.v                                      ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_sync_fifo.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_sync_fifo.v                                                 ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_slave.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_slave.v                                                         ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v                                              ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v                                                     ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v                                                    ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SRAM.hex                                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SRAM.hex                                                   ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SRAM.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SRAM.v                                                     ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_Sys_Timer.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_Sys_Timer.v                                                ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SystemID.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SystemID.v                                                 ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_UART_COM.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_UART_COM.v                                                 ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_irq_mapper.sv                                              ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v                                        ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter.v                      ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_008.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_008.v                  ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux.sv                             ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_001.sv                         ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_002.sv                         ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux.sv                               ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_005.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_005.sv                           ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_008.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_008.sv                           ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv                                ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv                            ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv                            ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv                            ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_009.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_009.sv                            ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_012.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_012.sv                            ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux.sv                             ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux_005.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux_005.sv                         ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux_008.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux_008.sv                         ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux.sv                               ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_001.sv                           ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_002.sv                           ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core.v                                              ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v                                          ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_sysclk.v                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_sysclk.v                       ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_tck.v                          ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_tck.v                          ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v                      ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_mult_cell.v                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_mult_cell.v                                ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_test_bench.v                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_test_bench.v                               ; soc_design  ;
; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_system_pll.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_system_pll.v                                               ; soc_design  ;
; lpm_ram_dp.tdf                                                                                                           ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/lpm_ram_dp.tdf                                                   ;             ;
; altdpram.inc                                                                                                             ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                                                     ;             ;
; lpm_mux.inc                                                                                                              ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;             ;
; lpm_decode.inc                                                                                                           ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;             ;
; aglobal160.inc                                                                                                           ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                   ;             ;
; altdpram.tdf                                                                                                             ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/altdpram.tdf                                                     ;             ;
; memmodes.inc                                                                                                             ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/others/maxplus2/memmodes.inc                                                   ;             ;
; a_hdffe.inc                                                                                                              ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/a_hdffe.inc                                                      ;             ;
; a_rdenreg.inc                                                                                                            ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;             ;
; alt_le_rden_reg.inc                                                                                                      ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                              ;             ;
; altsyncram.inc                                                                                                           ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.inc                                                   ;             ;
; altsyncram.tdf                                                                                                           ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;             ;
; stratix_ram_block.inc                                                                                                    ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;             ;
; altrom.inc                                                                                                               ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/altrom.inc                                                       ;             ;
; altram.inc                                                                                                               ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/altram.inc                                                       ;             ;
; db/altsyncram_jm02.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/altsyncram_jm02.tdf                                                                            ;             ;
; scfifo.tdf                                                                                                               ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf                                                       ;             ;
; a_regfifo.inc                                                                                                            ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/a_regfifo.inc                                                    ;             ;
; a_dpfifo.inc                                                                                                             ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                     ;             ;
; a_i2fifo.inc                                                                                                             ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                     ;             ;
; a_fffifo.inc                                                                                                             ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/a_fffifo.inc                                                     ;             ;
; a_f2fifo.inc                                                                                                             ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                     ;             ;
; db/scfifo_3291.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/scfifo_3291.tdf                                                                                ;             ;
; db/a_dpfifo_5771.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/a_dpfifo_5771.tdf                                                                              ;             ;
; db/a_fefifo_7cf.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/a_fefifo_7cf.tdf                                                                               ;             ;
; db/cntr_vg7.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/cntr_vg7.tdf                                                                                   ;             ;
; db/altsyncram_7pu1.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/altsyncram_7pu1.tdf                                                                            ;             ;
; db/cntr_jgb.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/cntr_jgb.tdf                                                                                   ;             ;
; alt_jtag_atlantic.v                                                                                                      ; yes             ; Encrypted Megafunction                       ; /home/chris/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                              ;             ;
; altera_sld_agent_endpoint.vhd                                                                                            ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                    ;             ;
; altera_fabric_endpoint.vhd                                                                                               ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                       ;             ;
; db/altsyncram_qhi1.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/altsyncram_qhi1.tdf                                                                            ;             ;
; db/decode_7la.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/decode_7la.tdf                                                                                 ;             ;
; db/mux_4hb.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/mux_4hb.tdf                                                                                    ;             ;
; db/scfifo_q9a1.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/scfifo_q9a1.tdf                                                                                ;             ;
; db/a_dpfifo_d1a1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf                                                                              ;             ;
; db/altsyncram_t0i1.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/altsyncram_t0i1.tdf                                                                            ;             ;
; db/cmpr_6l8.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/cmpr_6l8.tdf                                                                                   ;             ;
; db/cntr_h2b.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/cntr_h2b.tdf                                                                                   ;             ;
; db/cntr_u27.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/cntr_u27.tdf                                                                                   ;             ;
; db/cntr_i2b.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/cntr_i2b.tdf                                                                                   ;             ;
; db/altsyncram_spj1.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/altsyncram_spj1.tdf                                                                            ;             ;
; db/altsyncram_qgj1.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/altsyncram_qgj1.tdf                                                                            ;             ;
; db/altsyncram_pdj1.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/altsyncram_pdj1.tdf                                                                            ;             ;
; db/altsyncram_voi1.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/altsyncram_voi1.tdf                                                                            ;             ;
; altera_mult_add.tdf                                                                                                      ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf                                              ;             ;
; db/altera_mult_add_37p2.v                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/altera_mult_add_37p2.v                                                                         ;             ;
; altera_mult_add_rtl.v                                                                                                    ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                            ;             ;
; db/altsyncram_jpi1.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/altsyncram_jpi1.tdf                                                                            ;             ;
; db/altsyncram_4kl1.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/altsyncram_4kl1.tdf                                                                            ;             ;
; db/altsyncram_baj1.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/altsyncram_baj1.tdf                                                                            ;             ;
; altera_std_synchronizer.v                                                                                                ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                        ;             ;
; db/altsyncram_qid1.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/altsyncram_qid1.tdf                                                                            ;             ;
; sld_virtual_jtag_basic.v                                                                                                 ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                            ; yes             ; Encrypted Megafunction                       ; /home/chris/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                        ; yes             ; Encrypted Megafunction                       ; /home/chris/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                ;             ;
; altera_pll.v                                                                                                             ; yes             ; Megafunction                                 ; /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_pll.v                                                     ;             ;
; pzdyqx.vhd                                                                                                               ; yes             ; Encrypted Megafunction                       ; /home/chris/altera/16.0/quartus/libraries/megafunctions/pzdyqx.vhd                                                       ;             ;
; sld_hub.vhd                                                                                                              ; yes             ; Encrypted Megafunction                       ; /home/chris/altera/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                      ; altera_sld  ;
; db/ip/sldb20bc4dc/alt_sld_fab.v                                                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/chris/FPGA/chris/db/ip/sldb20bc4dc/alt_sld_fab.v                                                                   ; alt_sld_fab ;
; db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab.v                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; alt_sld_fab ;
; db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; alt_sld_fab ;
; db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                       ; yes             ; Encrypted Auto-Found VHDL File               ; /home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; alt_sld_fab ;
; db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                         ; yes             ; Encrypted Megafunction                       ; /home/chris/altera/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                 ;             ;
; sld_rom_sr.vhd                                                                                                           ; yes             ; Encrypted Megafunction                       ; /home/chris/altera/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                   ;             ;
; db/altsyncram_40n1.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/chris/db/altsyncram_40n1.tdf                                                                            ;             ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2747                                                                                    ;
;                                             ;                                                                                         ;
; Combinational ALUT usage for logic          ; 4231                                                                                    ;
;     -- 7 input functions                    ; 46                                                                                      ;
;     -- 6 input functions                    ; 753                                                                                     ;
;     -- 5 input functions                    ; 952                                                                                     ;
;     -- 4 input functions                    ; 784                                                                                     ;
;     -- <=3 input functions                  ; 1696                                                                                    ;
;                                             ;                                                                                         ;
; Dedicated logic registers                   ; 3861                                                                                    ;
;                                             ;                                                                                         ;
; I/O pins                                    ; 45                                                                                      ;
; Total MLAB memory bits                      ; 0                                                                                       ;
; Total block memory bits                     ; 731008                                                                                  ;
;                                             ;                                                                                         ;
; Total DSP Blocks                            ; 3                                                                                       ;
;                                             ;                                                                                         ;
; Total PLLs                                  ; 2                                                                                       ;
;     -- PLLs                                 ; 2                                                                                       ;
;                                             ;                                                                                         ;
; Maximum fan-out node                        ; soc_design:inst|soc_design_system_pll:system_pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 4011                                                                                    ;
; Total fan-out                               ; 38855                                                                                   ;
; Average fan-out                             ; 4.51                                                                                    ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; |chris_proj                                                                                                                             ; 4231 (1)          ; 3861 (0)     ; 731008            ; 3          ; 45   ; 0            ; |chris_proj                                                                                                                                                                                                                                                                                                                                                                                                                        ; chris_proj                                         ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 94 (0)            ; 72 (0)       ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx                                             ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 94 (12)           ; 72 (9)       ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx_impl                                        ; work         ;
;          |GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|                                                                ; 49 (24)           ; 28 (8)       ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1                                                                                                                                                                                                                                                                                                               ; GHVD5181                                           ; work         ;
;             |JEQQ5299:YEAJ1936|                                                                                                         ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                                                                                                                             ; JEQQ5299                                           ; work         ;
;          |JEQQ5299:ESUL0435|                                                                                                            ; 18 (18)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                                                                                                                           ; JEQQ5299                                           ; work         ;
;          |JKWY9152:RUWH6717|                                                                                                            ; 1 (1)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                                                                                                                           ; JKWY9152                                           ; work         ;
;          |PUDL0439:VWQM3427|                                                                                                            ; 14 (14)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                                                                                                                           ; PUDL0439                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 130 (1)           ; 89 (0)       ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 129 (0)           ; 89 (0)       ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 129 (0)           ; 89 (0)       ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                    ; alt_sld_fab                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 129 (1)           ; 89 (7)       ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 128 (0)           ; 82 (0)       ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 128 (90)          ; 82 (53)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                       ; sld_jtag_hub                                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                               ; sld_rom_sr                                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                             ; sld_shadow_jsm                                     ; altera_sld   ;
;    |soc_design:inst|                                                                                                                    ; 4006 (0)          ; 3700 (0)     ; 731008            ; 3          ; 0    ; 0            ; |chris_proj|soc_design:inst                                                                                                                                                                                                                                                                                                                                                                                                        ; soc_design                                         ; soc_design   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)             ; 16 (10)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                            ; soc_design   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                          ; soc_design   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                          ; soc_design   ;
;       |chris_slave:convolution_slave|                                                                                                   ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|chris_slave:convolution_slave                                                                                                                                                                                                                                                                                                                                                                          ; chris_slave                                        ; soc_design   ;
;       |soc_design_General_DMA:general_dma|                                                                                              ; 274 (186)         ; 201 (152)    ; 8192              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_General_DMA:general_dma                                                                                                                                                                                                                                                                                                                                                                     ; soc_design_General_DMA                             ; soc_design   ;
;          |soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|                                                    ; 71 (71)           ; 46 (46)      ; 8192              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module                                                                                                                                                                                                                                                                                           ; soc_design_General_DMA_fifo_module                 ; soc_design   ;
;             |soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram|                            ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram                                                                                                                                                                                            ; soc_design_General_DMA_fifo_module_fifo_ram_module ; soc_design   ;
;                |lpm_ram_dp:lpm_ram_dp_component|                                                                                        ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component                                                                                                                                                            ; lpm_ram_dp                                         ; work         ;
;                   |altdpram:sram|                                                                                                       ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram                                                                                                                                              ; altdpram                                           ; work         ;
;                      |altsyncram:ram_block|                                                                                             ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block                                                                                                                         ; altsyncram                                         ; work         ;
;                         |altsyncram_jm02:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_jm02:auto_generated                                                                                          ; altsyncram_jm02                                    ; work         ;
;          |soc_design_General_DMA_mem_read:the_soc_design_General_DMA_mem_read|                                                          ; 5 (5)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_mem_read:the_soc_design_General_DMA_mem_read                                                                                                                                                                                                                                                                                                 ; soc_design_General_DMA_mem_read                    ; soc_design   ;
;          |soc_design_General_DMA_mem_write:the_soc_design_General_DMA_mem_write|                                                        ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_mem_write:the_soc_design_General_DMA_mem_write                                                                                                                                                                                                                                                                                               ; soc_design_General_DMA_mem_write                   ; soc_design   ;
;          |soc_design_General_DMA_read_data_mux:the_soc_design_General_DMA_read_data_mux|                                                ; 10 (10)           ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_read_data_mux:the_soc_design_General_DMA_read_data_mux                                                                                                                                                                                                                                                                                       ; soc_design_General_DMA_read_data_mux               ; soc_design   ;
;       |soc_design_JTAG:jtag|                                                                                                            ; 113 (32)          ; 113 (13)     ; 1024              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag                                                                                                                                                                                                                                                                                                                                                                                   ; soc_design_JTAG                                    ; soc_design   ;
;          |alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|                                                                          ; 33 (33)           ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                               ; alt_jtag_atlantic                                  ; work         ;
;          |soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|                                                                        ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r                                                                                                                                                                                                                                                                                                                             ; soc_design_JTAG_scfifo_r                           ; soc_design   ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                ; scfifo                                             ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                     ; scfifo_3291                                        ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                ; a_dpfifo_5771                                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                        ; a_fefifo_7cf                                       ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                   ; cntr_vg7                                           ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                        ; altsyncram_7pu1                                    ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                          ; cntr_jgb                                           ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                ; cntr_jgb                                           ; work         ;
;          |soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|                                                                        ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w                                                                                                                                                                                                                                                                                                                             ; soc_design_JTAG_scfifo_w                           ; soc_design   ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                ; scfifo                                             ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                     ; scfifo_3291                                        ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                ; a_dpfifo_5771                                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                        ; a_fefifo_7cf                                       ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                   ; cntr_vg7                                           ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                        ; altsyncram_7pu1                                    ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                          ; cntr_jgb                                           ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                ; cntr_jgb                                           ; work         ;
;       |soc_design_SDRAM:sdram|                                                                                                          ; 225 (174)         ; 251 (159)    ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_SDRAM:sdram                                                                                                                                                                                                                                                                                                                                                                                 ; soc_design_SDRAM                                   ; soc_design   ;
;          |soc_design_SDRAM_input_efifo_module:the_soc_design_SDRAM_input_efifo_module|                                                  ; 51 (51)           ; 92 (92)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_SDRAM:sdram|soc_design_SDRAM_input_efifo_module:the_soc_design_SDRAM_input_efifo_module                                                                                                                                                                                                                                                                                                     ; soc_design_SDRAM_input_efifo_module                ; soc_design   ;
;       |soc_design_SRAM:sram|                                                                                                            ; 35 (0)            ; 2 (0)        ; 655360            ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_SRAM:sram                                                                                                                                                                                                                                                                                                                                                                                   ; soc_design_SRAM                                    ; soc_design   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 35 (0)            ; 2 (0)        ; 655360            ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                         ; work         ;
;             |altsyncram_qhi1:auto_generated|                                                                                            ; 35 (0)            ; 2 (2)        ; 655360            ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram|altsyncram_qhi1:auto_generated                                                                                                                                                                                                                                                                                                                          ; altsyncram_qhi1                                    ; work         ;
;                |decode_7la:decode3|                                                                                                     ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram|altsyncram_qhi1:auto_generated|decode_7la:decode3                                                                                                                                                                                                                                                                                                       ; decode_7la                                         ; work         ;
;                |mux_4hb:mux2|                                                                                                           ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram|altsyncram_qhi1:auto_generated|mux_4hb:mux2                                                                                                                                                                                                                                                                                                             ; mux_4hb                                            ; work         ;
;       |soc_design_Sys_Timer:sys_timer|                                                                                                  ; 46 (46)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_Sys_Timer:sys_timer                                                                                                                                                                                                                                                                                                                                                                         ; soc_design_Sys_Timer                               ; soc_design   ;
;       |soc_design_UART_COM:uart_com|                                                                                                    ; 179 (17)          ; 168 (33)     ; 2048              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com                                                                                                                                                                                                                                                                                                                                                                           ; soc_design_UART_COM                                ; soc_design   ;
;          |altera_up_rs232_in_deserializer:RS232_In_Deserializer|                                                                        ; 74 (5)            ; 67 (18)      ; 1024              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer                                                                                                                                                                                                                                                                                                                     ; altera_up_rs232_in_deserializer                    ; soc_design   ;
;             |altera_up_rs232_counters:RS232_In_Counters|                                                                                ; 22 (22)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters                                                                                                                                                                                                                                                                          ; altera_up_rs232_counters                           ; soc_design   ;
;             |altera_up_sync_fifo:RS232_In_FIFO|                                                                                         ; 47 (0)            ; 33 (0)       ; 1024              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO                                                                                                                                                                                                                                                                                   ; altera_up_sync_fifo                                ; soc_design   ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 47 (0)            ; 33 (0)       ; 1024              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                  ; scfifo                                             ; work         ;
;                   |scfifo_q9a1:auto_generated|                                                                                          ; 47 (0)            ; 33 (0)       ; 1024              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated                                                                                                                                                                                                                                       ; scfifo_q9a1                                        ; work         ;
;                      |a_dpfifo_d1a1:dpfifo|                                                                                             ; 47 (24)           ; 33 (13)      ; 1024              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo                                                                                                                                                                                                                  ; a_dpfifo_d1a1                                      ; work         ;
;                         |altsyncram_t0i1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram                                                                                                                                                                                          ; altsyncram_t0i1                                    ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                              ; cntr_h2b                                           ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                  ; cntr_i2b                                           ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                           ; cntr_u27                                           ; work         ;
;          |altera_up_rs232_out_serializer:RS232_Out_Serializer|                                                                          ; 88 (22)           ; 68 (19)      ; 1024              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer                                                                                                                                                                                                                                                                                                                       ; altera_up_rs232_out_serializer                     ; soc_design   ;
;             |altera_up_rs232_counters:RS232_Out_Counters|                                                                               ; 20 (20)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters                                                                                                                                                                                                                                                                           ; altera_up_rs232_counters                           ; soc_design   ;
;             |altera_up_sync_fifo:RS232_Out_FIFO|                                                                                        ; 46 (0)            ; 33 (0)       ; 1024              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO                                                                                                                                                                                                                                                                                    ; altera_up_sync_fifo                                ; soc_design   ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 46 (0)            ; 33 (0)       ; 1024              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                   ; scfifo                                             ; work         ;
;                   |scfifo_q9a1:auto_generated|                                                                                          ; 46 (0)            ; 33 (0)       ; 1024              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated                                                                                                                                                                                                                                        ; scfifo_q9a1                                        ; work         ;
;                      |a_dpfifo_d1a1:dpfifo|                                                                                             ; 46 (23)           ; 33 (13)      ; 1024              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo                                                                                                                                                                                                                   ; a_dpfifo_d1a1                                      ; work         ;
;                         |altsyncram_t0i1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram                                                                                                                                                                                           ; altsyncram_t0i1                                    ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                               ; cntr_h2b                                           ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                   ; cntr_i2b                                           ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                            ; cntr_u27                                           ; work         ;
;       |soc_design_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 1597 (0)          ; 1197 (0)     ; 128               ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                         ; soc_design_mm_interconnect_0                       ; soc_design   ;
;          |altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|                                                                ; 9 (9)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                              ; soc_design   ;
;          |altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|                                                          ; 9 (9)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                              ; soc_design   ;
;          |altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|                                                                  ; 10 (10)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                              ; soc_design   ;
;          |altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|                                                             ; 13 (13)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                              ; soc_design   ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 14 (14)           ; 26 (26)      ; 128               ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; soc_design   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                    ; altsyncram                                         ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                                                     ; altsyncram_40n1                                    ; work         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 39 (39)           ; 168 (168)    ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                              ; soc_design   ;
;          |altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|                                                                                 ; 13 (13)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                              ; soc_design   ;
;          |altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|                                                                            ; 11 (11)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                              ; soc_design   ;
;          |altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|                                                                  ; 11 (11)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                              ; soc_design   ;
;          |altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|                                                             ; 10 (10)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                              ; soc_design   ;
;          |altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|                                                           ; 31 (0)            ; 22 (0)       ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter                                                                                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                        ; soc_design   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 31 (31)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                      ; altera_merlin_burst_adapter_13_1                   ; soc_design   ;
;          |altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|                                                     ; 46 (0)            ; 59 (0)       ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter                                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                        ; soc_design   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 46 (46)           ; 59 (59)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                   ; soc_design   ;
;          |altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|                                                             ; 42 (0)            ; 38 (0)       ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                                                                                        ; altera_merlin_burst_adapter                        ; soc_design   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 42 (42)           ; 38 (38)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                        ; altera_merlin_burst_adapter_13_1                   ; soc_design   ;
;          |altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|                                                        ; 80 (0)            ; 85 (0)       ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter                                                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                        ; soc_design   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 80 (80)           ; 85 (85)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                   ; soc_design   ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                                                           ; 129 (0)           ; 100 (0)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                        ; soc_design   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 129 (129)         ; 100 (100)    ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                      ; altera_merlin_burst_adapter_13_1                   ; soc_design   ;
;          |altera_merlin_burst_adapter:sram_s1_burst_adapter|                                                                            ; 103 (0)           ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter                                                                                                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                        ; soc_design   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 103 (103)         ; 96 (96)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                       ; altera_merlin_burst_adapter_13_1                   ; soc_design   ;
;          |altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|                                                                       ; 51 (0)            ; 34 (0)       ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter                                                                                                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                        ; soc_design   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 51 (51)           ; 34 (34)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter_13_1                   ; soc_design   ;
;          |altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|                                                             ; 41 (0)            ; 29 (0)       ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter                                                                                                                                                                                                                                                                                        ; altera_merlin_burst_adapter                        ; soc_design   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 41 (41)           ; 29 (29)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                        ; altera_merlin_burst_adapter_13_1                   ; soc_design   ;
;          |altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|                                                        ; 42 (0)            ; 38 (0)       ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter                                                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                        ; soc_design   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 42 (42)           ; 38 (38)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                   ; soc_design   ;
;          |altera_merlin_master_agent:general_dma_read_master_agent|                                                                     ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:general_dma_read_master_agent                                                                                                                                                                                                                                                                                                ; altera_merlin_master_agent                         ; soc_design   ;
;          |altera_merlin_master_agent:niosii_core_data_master_agent|                                                                     ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosii_core_data_master_agent                                                                                                                                                                                                                                                                                                ; altera_merlin_master_agent                         ; soc_design   ;
;          |altera_merlin_master_agent:niosii_core_instruction_master_agent|                                                              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosii_core_instruction_master_agent                                                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                         ; soc_design   ;
;          |altera_merlin_master_translator:niosii_core_data_master_translator|                                                           ; 72 (72)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_master_translator                    ; soc_design   ;
;          |altera_merlin_master_translator:niosii_core_instruction_master_translator|                                                    ; 31 (31)           ; 28 (28)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator                                                                                                                                                                                                                                                                               ; altera_merlin_master_translator                    ; soc_design   ;
;          |altera_merlin_slave_agent:convolution_slave_avs_s0_agent|                                                                     ; 16 (2)            ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_avs_s0_agent                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                          ; soc_design   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 14 (14)           ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                   ; soc_design   ;
;          |altera_merlin_slave_agent:general_dma_control_port_slave_agent|                                                               ; 17 (3)            ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:general_dma_control_port_slave_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                          ; soc_design   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 14 (14)           ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:general_dma_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                   ; soc_design   ;
;          |altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|                                                                       ; 15 (1)            ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                          ; soc_design   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 14 (14)           ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                   ; soc_design   ;
;          |altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent|                                                                  ; 17 (2)            ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                          ; soc_design   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 15 (15)           ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                   ; soc_design   ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 27 (4)            ; 11 (0)       ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                          ; soc_design   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 23 (23)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                   ; soc_design   ;
;          |altera_merlin_slave_agent:sram_s1_agent|                                                                                      ; 15 (1)            ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                          ; soc_design   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 14 (14)           ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                   ; soc_design   ;
;          |altera_merlin_slave_agent:sys_timer_s1_agent|                                                                                 ; 15 (1)            ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                          ; soc_design   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 14 (14)           ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                   ; soc_design   ;
;          |altera_merlin_slave_agent:systemid_control_slave_agent|                                                                       ; 15 (1)            ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systemid_control_slave_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                          ; soc_design   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 14 (14)           ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systemid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                   ; soc_design   ;
;          |altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent|                                                                  ; 15 (1)            ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                          ; soc_design   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 14 (14)           ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                   ; soc_design   ;
;          |altera_merlin_slave_translator:convolution_slave_avs_s0_translator|                                                           ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_slave_avs_s0_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                     ; soc_design   ;
;          |altera_merlin_slave_translator:general_dma_control_port_slave_translator|                                                     ; 6 (6)             ; 29 (29)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:general_dma_control_port_slave_translator                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                     ; soc_design   ;
;          |altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|                                                             ; 2 (2)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                     ; soc_design   ;
;          |altera_merlin_slave_translator:niosii_core_debug_mem_slave_translator|                                                        ; 1 (1)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:niosii_core_debug_mem_slave_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                     ; soc_design   ;
;          |altera_merlin_slave_translator:sram_s1_translator|                                                                            ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                     ; soc_design   ;
;          |altera_merlin_slave_translator:sys_timer_s1_translator|                                                                       ; 6 (6)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                     ; soc_design   ;
;          |altera_merlin_slave_translator:systemid_control_slave_translator|                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systemid_control_slave_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                     ; soc_design   ;
;          |altera_merlin_slave_translator:uart_com_avalon_rs232_slave_translator|                                                        ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_com_avalon_rs232_slave_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                     ; soc_design   ;
;          |altera_merlin_traffic_limiter:niosii_core_data_master_limiter|                                                                ; 15 (15)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_data_master_limiter                                                                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter                      ; soc_design   ;
;          |altera_merlin_traffic_limiter:niosii_core_instruction_master_limiter|                                                         ; 14 (14)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_instruction_master_limiter                                                                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                      ; soc_design   ;
;          |altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter|                                            ; 11 (11)           ; 50 (50)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                       ; altera_merlin_width_adapter                        ; soc_design   ;
;          |altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter|                                     ; 11 (11)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                ; altera_merlin_width_adapter                        ; soc_design   ;
;          |altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|                                            ; 19 (19)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter                                                                                                                                                                                                                                                                       ; altera_merlin_width_adapter                        ; soc_design   ;
;          |altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|                                     ; 17 (17)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter                                                                                                                                                                                                                                                                ; altera_merlin_width_adapter                        ; soc_design   ;
;          |soc_design_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                        ; soc_design_mm_interconnect_0_cmd_demux             ; soc_design   ;
;          |soc_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                ; soc_design_mm_interconnect_0_cmd_demux_001         ; soc_design   ;
;          |soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005|                                                                         ; 51 (47)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005                                                                                                                                                                                                                                                                                                    ; soc_design_mm_interconnect_0_cmd_mux_005           ; soc_design   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                       ; altera_merlin_arbitrator                           ; soc_design   ;
;          |soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_006|                                                                         ; 51 (46)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_006                                                                                                                                                                                                                                                                                                    ; soc_design_mm_interconnect_0_cmd_mux_005           ; soc_design   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                       ; altera_merlin_arbitrator                           ; soc_design   ;
;          |soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008|                                                                         ; 166 (152)         ; 9 (5)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008                                                                                                                                                                                                                                                                                                    ; soc_design_mm_interconnect_0_cmd_mux_008           ; soc_design   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 14 (11)           ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                       ; altera_merlin_arbitrator                           ; soc_design   ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                         ; altera_merlin_arb_adder                            ; soc_design   ;
;          |soc_design_mm_interconnect_0_router:router|                                                                                   ; 33 (33)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                              ; soc_design_mm_interconnect_0_router                ; soc_design   ;
;          |soc_design_mm_interconnect_0_router_001:router_001|                                                                           ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                      ; soc_design_mm_interconnect_0_router_001            ; soc_design   ;
;          |soc_design_mm_interconnect_0_router_012:router_012|                                                                           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_012:router_012                                                                                                                                                                                                                                                                                                      ; soc_design_mm_interconnect_0_router_012            ; soc_design   ;
;          |soc_design_mm_interconnect_0_rsp_demux_005:rsp_demux_005|                                                                     ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                                                                                                                ; soc_design_mm_interconnect_0_rsp_demux_005         ; soc_design   ;
;          |soc_design_mm_interconnect_0_rsp_demux_005:rsp_demux_006|                                                                     ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux_005:rsp_demux_006                                                                                                                                                                                                                                                                                                ; soc_design_mm_interconnect_0_rsp_demux_005         ; soc_design   ;
;          |soc_design_mm_interconnect_0_rsp_demux_008:rsp_demux_008|                                                                     ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux_008:rsp_demux_008                                                                                                                                                                                                                                                                                                ; soc_design_mm_interconnect_0_rsp_demux_008         ; soc_design   ;
;          |soc_design_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 110 (110)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                            ; soc_design_mm_interconnect_0_rsp_mux               ; soc_design   ;
;          |soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                         ; 65 (65)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                    ; soc_design_mm_interconnect_0_rsp_mux_001           ; soc_design   ;
;       |soc_design_niosII_core:niosii_core|                                                                                              ; 1530 (2)          ; 1727 (41)    ; 64256             ; 3          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core                                                                                                                                                                                                                                                                                                                                                                     ; soc_design_niosII_core                             ; soc_design   ;
;          |soc_design_niosII_core_cpu:cpu|                                                                                               ; 1528 (1355)       ; 1686 (1351)  ; 64256             ; 3          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu                                                                                                                                                                                                                                                                                                                                      ; soc_design_niosII_core_cpu                         ; soc_design   ;
;             |soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht|                                                      ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht                                                                                                                                                                                                                                                                 ; soc_design_niosII_core_cpu_bht_module              ; soc_design   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; altsyncram                                         ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                        ; altsyncram_pdj1                                    ; work         ;
;             |soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data|                                              ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data                                                                                                                                                                                                                                                         ; soc_design_niosII_core_cpu_dc_data_module          ; soc_design   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                         ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                                ; altsyncram_4kl1                                    ; work         ;
;             |soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag|                                                ; 0 (0)             ; 0 (0)        ; 1152              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag                                                                                                                                                                                                                                                           ; soc_design_niosII_core_cpu_dc_tag_module           ; soc_design   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1152              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ; altsyncram                                         ; work         ;
;                   |altsyncram_jpi1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1152              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated                                                                                                                                                                                                  ; altsyncram_jpi1                                    ; work         ;
;             |soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim|                                          ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim                                                                                                                                                                                                                                                     ; soc_design_niosII_core_cpu_dc_victim_module        ; soc_design   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                         ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                            ; altsyncram_baj1                                    ; work         ;
;             |soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data|                                              ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data                                                                                                                                                                                                                                                         ; soc_design_niosII_core_cpu_ic_data_module          ; soc_design   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                         ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                ; altsyncram_spj1                                    ; work         ;
;             |soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag|                                                ; 0 (0)             ; 0 (0)        ; 2944              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag                                                                                                                                                                                                                                                           ; soc_design_niosII_core_cpu_ic_tag_module           ; soc_design   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 2944              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ; altsyncram                                         ; work         ;
;                   |altsyncram_qgj1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 2944              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_qgj1:auto_generated                                                                                                                                                                                                  ; altsyncram_qgj1                                    ; work         ;
;             |soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|                                             ; 0 (0)             ; 64 (0)       ; 0                 ; 3          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell                                                                                                                                                                                                                                                        ; soc_design_niosII_core_cpu_mult_cell               ; soc_design   ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                     ; altera_mult_add                                    ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                 ; altera_mult_add_37p2                               ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                        ; altera_mult_add_rtl                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                               ; ama_multiplier_function                            ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                             ; ama_register_function                              ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                     ; altera_mult_add                                    ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                 ; altera_mult_add_37p2                               ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                        ; altera_mult_add_rtl                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                               ; ama_multiplier_function                            ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                             ; ama_register_function                              ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                     ; altera_mult_add                                    ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                 ; altera_mult_add_37p2                               ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                        ; altera_mult_add_rtl                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                               ; ama_multiplier_function                            ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                             ; ama_register_function                              ; work         ;
;             |soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|                                             ; 173 (8)           ; 271 (80)     ; 8192              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci                                                                                                                                                                                                                                                        ; soc_design_niosII_core_cpu_nios2_oci               ; soc_design   ;
;                |soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|                      ; 63 (0)            ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper                                                                                                                                                      ; soc_design_niosII_core_cpu_debug_slave_wrapper     ; soc_design   ;
;                   |sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy|                                                   ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy                                                                                    ; sld_virtual_jtag_basic                             ; work         ;
;                   |soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk|                     ; 6 (6)             ; 49 (45)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk                                                      ; soc_design_niosII_core_cpu_debug_slave_sysclk      ; soc_design   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                            ; work         ;
;                   |soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|                           ; 53 (53)           ; 47 (43)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck                                                            ; soc_design_niosII_core_cpu_debug_slave_tck         ; soc_design   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                            ; work         ;
;                |soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|                            ; 12 (12)           ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg                                                                                                                                                            ; soc_design_niosII_core_cpu_nios2_avalon_reg        ; soc_design   ;
;                |soc_design_niosII_core_cpu_nios2_oci_break:the_soc_design_niosII_core_cpu_nios2_oci_break|                              ; 2 (2)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_break:the_soc_design_niosII_core_cpu_nios2_oci_break                                                                                                                                                              ; soc_design_niosII_core_cpu_nios2_oci_break         ; soc_design   ;
;                |soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug|                              ; 6 (6)             ; 8 (6)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug                                                                                                                                                              ; soc_design_niosII_core_cpu_nios2_oci_debug         ; soc_design   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                          ; altera_std_synchronizer                            ; work         ;
;                |soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|                                    ; 82 (82)           ; 49 (49)      ; 8192              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem                                                                                                                                                                    ; soc_design_niosII_core_cpu_nios2_ocimem            ; soc_design   ;
;                   |soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram|                            ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram                                                                           ; soc_design_niosII_core_cpu_ociram_sp_ram_module    ; soc_design   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                         ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                    ; work         ;
;             |soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a|                              ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a                                                                                                                                                                                                                                         ; soc_design_niosII_core_cpu_register_bank_a_module  ; soc_design   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                         ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                ; altsyncram_voi1                                    ; work         ;
;             |soc_design_niosII_core_cpu_register_bank_b_module:soc_design_niosII_core_cpu_register_bank_b|                              ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_b_module:soc_design_niosII_core_cpu_register_bank_b                                                                                                                                                                                                                                         ; soc_design_niosII_core_cpu_register_bank_b_module  ; soc_design   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_b_module:soc_design_niosII_core_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                         ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_b_module:soc_design_niosII_core_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                ; altsyncram_voi1                                    ; work         ;
;       |soc_design_system_pll:system_pll|                                                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_system_pll:system_pll                                                                                                                                                                                                                                                                                                                                                                       ; soc_design_system_pll                              ; soc_design   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |chris_proj|soc_design:inst|soc_design_system_pll:system_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                               ; altera_pll                                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_jm02:auto_generated|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                ;
; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                ;
; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                ;
; soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram|altsyncram_qhi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                         ; AUTO ; Single Port      ; 20480        ; 32           ; --           ; --           ; 655360 ; soc_design_SRAM.hex ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None                ;
; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|ALTSYNCRAM                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128    ; None                ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 18           ; 64           ; 18           ; 1152   ; None                ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_qgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944   ; None                ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_b_module:soc_design_niosII_core_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                             ; IP Include File                             ;
+--------+------------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                             ;                                             ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                         ;                                             ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                               ;                                             ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                             ;                                             ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                               ;                                             ;
; N/A    ; Qsys                               ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst                                                                                                                                                                                                                                                                                                                                                                 ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_dma                  ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_General_DMA:general_dma                                                                                                                                                                                                                                                                                                                              ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_irq_mapper                  ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                                ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag                                                                                                                                                                                                                                                                                                                                            ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_mm_interconnect             ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                  ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_st_adapter           ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                 ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; error_adapter                      ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                  ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_st_adapter           ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                             ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; error_adapter                      ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                              ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_st_adapter           ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                             ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; error_adapter                      ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                              ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_st_adapter           ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                             ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; error_adapter                      ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                              ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_st_adapter           ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                             ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; error_adapter                      ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                              ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_st_adapter           ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                                             ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; error_adapter                      ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                              ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_st_adapter           ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                                             ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; error_adapter                      ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                              ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_st_adapter           ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                                                             ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; error_adapter                      ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                              ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_st_adapter           ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008                                                                                                                                                                                                                                         ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; error_adapter                      ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008|soc_design_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0:error_adapter_0                                                                                                                                                      ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                 ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                         ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                         ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                                                                                                         ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                     ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                 ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                 ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                 ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                 ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005                                                                                                                                                                                                                                                             ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_006                                                                                                                                                                                                                                                             ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                 ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008                                                                                                                                                                                                                                                             ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_slave_agent          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_avs_s0_agent                                                                                                                                                                                                                                                         ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo                                                                                                                                                                                                                                                    ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter                                                                                                                                                                                                                                               ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_slave_translator     ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_slave_avs_s0_translator                                                                                                                                                                                                                                               ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_slave_agent          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:general_dma_control_port_slave_agent                                                                                                                                                                                                                                                   ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo                                                                                                                                                                                                                                              ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter                                                                                                                                                                                                                                         ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_slave_translator     ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:general_dma_control_port_slave_translator                                                                                                                                                                                                                                         ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_master_agent         ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:general_dma_read_master_agent                                                                                                                                                                                                                                                         ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_master_translator    ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:general_dma_read_master_translator                                                                                                                                                                                                                                               ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_master_agent         ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:general_dma_write_master_agent                                                                                                                                                                                                                                                        ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_master_translator    ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:general_dma_write_master_translator                                                                                                                                                                                                                                              ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_slave_agent          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent                                                                                                                                                                                                                                                           ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                      ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                                                 ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_slave_translator     ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                                                                                                                                 ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_master_agent         ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosii_core_data_master_agent                                                                                                                                                                                                                                                         ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_data_master_limiter                                                                                                                                                                                                                                                    ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_width_adapter        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_master_translator    ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator                                                                                                                                                                                                                                               ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_slave_agent          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent                                                                                                                                                                                                                                                      ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                 ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter                                                                                                                                                                                                                                            ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_slave_translator     ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:niosii_core_debug_mem_slave_translator                                                                                                                                                                                                                                            ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_master_agent         ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosii_core_instruction_master_agent                                                                                                                                                                                                                                                  ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_instruction_master_limiter                                                                                                                                                                                                                                             ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_width_adapter        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                         ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_master_translator    ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator                                                                                                                                                                                                                                        ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_router               ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                       ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_router               ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                               ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_router               ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                               ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_router               ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                               ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_router               ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                                               ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_router               ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_005                                                                                                                                                                                                                                                               ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_router               ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_006                                                                                                                                                                                                                                                               ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_router               ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_007                                                                                                                                                                                                                                                               ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_router               ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_008                                                                                                                                                                                                                                                               ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_router               ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_009:router_009                                                                                                                                                                                                                                                               ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_router               ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_009:router_010                                                                                                                                                                                                                                                               ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_router               ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_011                                                                                                                                                                                                                                                               ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_router               ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_012:router_012                                                                                                                                                                                                                                                               ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                 ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                             ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                             ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                             ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                             ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                                                                         ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux_005:rsp_demux_006                                                                                                                                                                                                                                                         ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                             ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux_008:rsp_demux_008                                                                                                                                                                                                                                                         ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                     ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                             ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                             ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_multiplexer          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux_002:rsp_mux_003                                                                                                                                                                                                                                                             ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_slave_agent          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                         ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                  ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                               ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_width_adapter        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter                                                                                                                                                                                                                                ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_width_adapter        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter                                                                                                                                                                                                                         ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_slave_translator     ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                                                                                                               ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_slave_agent          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent                                                                                                                                                                                                                                                                          ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter                                                                                                                                                                                                                                                                ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_slave_translator     ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator                                                                                                                                                                                                                                                                ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_slave_agent          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent                                                                                                                                                                                                                                                                     ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter                                                                                                                                                                                                                                                           ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_slave_translator     ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator                                                                                                                                                                                                                                                           ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_slave_agent          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systemid_control_slave_agent                                                                                                                                                                                                                                                           ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                      ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter                                                                                                                                                                                                                                                 ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_slave_translator     ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systemid_control_slave_translator                                                                                                                                                                                                                                                 ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_slave_agent          ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent                                                                                                                                                                                                                                                      ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo                                                                                                                                                                                                                                                 ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter                                                                                                                                                                                                                                            ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_merlin_slave_translator     ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_com_avalon_rs232_slave_translator                                                                                                                                                                                                                                            ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_nios2_gen2                  ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core                                                                                                                                                                                                                                                                                                                              ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu                                                                                                                                                                                                                                                                                               ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht                                                                                                                                                                                                                          ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data                                                                                                                                                                                                                  ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag                                                                                                                                                                                                                    ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim                                                                                                                                                                                                              ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data                                                                                                                                                                                                                  ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag                                                                                                                                                                                                                    ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a                                                                                                                                                                                                  ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_b_module:soc_design_niosII_core_cpu_register_bank_b                                                                                                                                                                                                  ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci                                                                                                                                                                                                                 ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg                                                                                                                     ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_break:the_soc_design_niosII_core_cpu_nios2_oci_break                                                                                                                       ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_dbrk:the_soc_design_niosII_core_cpu_nios2_oci_dbrk                                                                                                                         ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug                                                                                                                       ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_dtrace:the_soc_design_niosII_core_cpu_nios2_oci_dtrace                                                                                                                     ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_dtrace:the_soc_design_niosII_core_cpu_nios2_oci_dtrace|soc_design_niosII_core_cpu_nios2_oci_td_mode:soc_design_niosII_core_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo                                                                                                                         ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo|soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt:the_soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo|soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc:the_soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc                 ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo|soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc:the_soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc             ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_im:the_soc_design_niosII_core_cpu_nios2_oci_im                                                                                                                             ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_itrace:the_soc_design_niosII_core_cpu_nios2_oci_itrace                                                                                                                     ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_pib:the_soc_design_niosII_core_cpu_nios2_oci_pib                                                                                                                           ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_xbrk:the_soc_design_niosII_core_cpu_nios2_oci_xbrk                                                                                                                         ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem                                                                                                                             ;                                             ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram                                    ;                                             ;
; Altera ; altera_reset_controller            ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                          ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_SDRAM:sdram                                                                                                                                                                                                                                                                                                                                          ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_SRAM:sram                                                                                                                                                                                                                                                                                                                                            ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_timer                ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_Sys_Timer:sys_timer                                                                                                                                                                                                                                                                                                                                  ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_pll                         ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_system_pll:system_pll                                                                                                                                                                                                                                                                                                                                ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
; Altera ; altera_avalon_sysid_qsys           ; 16.0    ; N/A          ; N/A           ; |chris_proj|soc_design:inst|soc_design_SystemID:systemid                                                                                                                                                                                                                                                                                                                                    ; /home/chris/FPGA/chris/Qsys/soc_design.qsys ;
+--------+------------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                               ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                               ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                               ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                 ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                   ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                   ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                   ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                  ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                  ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                  ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                  ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                             ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                             ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                             ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                     ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                     ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                     ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                     ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                               ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                               ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                               ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                  ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                  ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                  ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                  ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                             ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                             ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                             ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |chris_proj|soc_design:inst|soc_design_SDRAM:sdram|m_next                    ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |chris_proj|soc_design:inst|soc_design_SDRAM:sdram|m_state                                                                                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |chris_proj|soc_design:inst|soc_design_SDRAM:sdram|i_next ;
+------------+------------+------------+------------+-----------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000            ;
+------------+------------+------------+------------+-----------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                     ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                     ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                     ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                     ;
+------------+------------+------------+------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |chris_proj|soc_design:inst|soc_design_SDRAM:sdram|i_state                      ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008|locked[0..3]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65,74,75,92]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1,2]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90,92,93]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92,93]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92,93]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90,92,93]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90,92,93]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90,92,93]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90,92,93]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90,92,93]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systemid_control_slave_translator|av_readdata_pre[8,9,13..19,23,25,26,29,31]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:general_dma_control_port_slave_translator|av_chipselect_pre                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_slave_avs_s0_translator|av_readdata_pre[0..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_com_avalon_rs232_slave_translator|av_chipselect_pre                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator|end_beginbursttransfer                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|chris_slave:convolution_slave|Reg_Status_Write                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|chris_slave:convolution_slave|Reg_Status_Read                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|readdata[2..15]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_SDRAM:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_General_DMA:general_dma|d1_enabled_write_endofpacket                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|d_burstcount[1,2]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[4..31]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_control_reg_rddata[27..31]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_im:the_soc_design_niosII_core_cpu_nios2_oci_im|trc_wrap                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_im:the_soc_design_niosII_core_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_dbrk:the_soc_design_niosII_core_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_dbrk:the_soc_design_niosII_core_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_dbrk:the_soc_design_niosII_core_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_xbrk:the_soc_design_niosII_core_cpu_nios2_oci_xbrk|xbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_xbrk:the_soc_design_niosII_core_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_xbrk:the_soc_design_niosII_core_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_xbrk:the_soc_design_niosII_core_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_xbrk:the_soc_design_niosII_core_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|av_readdata_pre[2..15]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,2..5]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..5]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..5]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..5]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..5]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..5]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..5]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..5]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..5]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..5]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..5]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0..5]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0..5]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0..26]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0..26]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:general_dma_write_master_translator|read_accepted                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                         ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                    ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                    ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                    ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                    ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                    ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                    ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                    ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                    ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                    ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                    ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                                    ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                               ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                    ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                    ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                               ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                               ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                               ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                               ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                 ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                            ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                            ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                            ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                            ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                            ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                            ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                            ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                            ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                            ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                            ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                            ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                                    ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                    ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                    ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                    ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                    ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                    ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                    ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                    ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                    ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                    ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                    ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                         ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                               ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                               ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                               ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                               ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                    ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                    ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                        ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                                              ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                              ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                              ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                              ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                              ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                  ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                       ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                  ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                  ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                                  ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                                  ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                                  ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                                  ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                                  ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter|data_reg[1,2,4..11,13]                                                                                                                                                                                         ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter|data_reg[15]                                                                                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter|data_reg[0,3,12]                                                                                                                                                                                               ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter|data_reg[14]                                                                                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter|byteen_reg[2,3]                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter|data_reg[14]                                                                                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                         ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                         ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]                                                                                                                                                  ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]                                                                                                                                                  ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                                                                                                    ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                                                                                    ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]                                                                                                                                        ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]                                                                                                                                      ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]                                                                                                                                      ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]                                                                                                                                        ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_instruction_master_limiter|last_channel[0]                                                                                                                                                                                                                    ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_instruction_master_limiter|last_dest_id[3]                                                                                                                                                                                                                    ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][75]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][74]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                 ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                 ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                             ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systemid_control_slave_translator|av_readdata_pre[10..12,20..22,24,27,28]                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systemid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                    ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systemid_control_slave_translator|av_readdata_pre[4,5]                                                                                                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systemid_control_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                                     ;
; soc_design:inst|soc_design_UART_COM:uart_com|readdata[11..14,24..31]                                                                                                                                                                                                                                                                                                   ; Merged with soc_design:inst|soc_design_UART_COM:uart_com|readdata[10]                                                                                                                                                                                                                                                                                                              ;
; soc_design:inst|soc_design_SDRAM:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                              ; Merged with soc_design:inst|soc_design_SDRAM:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                      ;
; soc_design:inst|soc_design_General_DMA:general_dma|write_got_endofpacket                                                                                                                                                                                                                                                                                               ; Merged with soc_design:inst|soc_design_General_DMA:general_dma|read_got_endofpacket                                                                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_badaddr_reg_baddr[0..25]                                                                                                                                                                                                                                                           ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter|data_reg[14]                                                                                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter|data_reg[15]                                                                                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter|byteen_reg[0]                                                                                                                                                                                                  ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter|byteen_reg[1]                                                                                                                                                                                                  ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                        ; Merged with soc_design:inst|soc_design_Sys_Timer:sys_timer|counter_is_running                                                                                                                                                                                                                                                                                                      ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                  ; Merged with soc_design:inst|soc_design_Sys_Timer:sys_timer|counter_is_running                                                                                                                                                                                                                                                                                                      ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                          ; Merged with soc_design:inst|soc_design_Sys_Timer:sys_timer|counter_is_running                                                                                                                                                                                                                                                                                                      ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                     ; Merged with soc_design:inst|soc_design_Sys_Timer:sys_timer|counter_is_running                                                                                                                                                                                                                                                                                                      ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                        ; Merged with soc_design:inst|soc_design_Sys_Timer:sys_timer|counter_is_running                                                                                                                                                                                                                                                                                                      ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                         ; Merged with soc_design:inst|soc_design_Sys_Timer:sys_timer|counter_is_running                                                                                                                                                                                                                                                                                                      ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                    ; Merged with soc_design:inst|soc_design_Sys_Timer:sys_timer|counter_is_running                                                                                                                                                                                                                                                                                                      ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                          ; Merged with soc_design:inst|soc_design_Sys_Timer:sys_timer|counter_is_running                                                                                                                                                                                                                                                                                                      ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                     ; Merged with soc_design:inst|soc_design_Sys_Timer:sys_timer|counter_is_running                                                                                                                                                                                                                                                                                                      ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systemid_control_slave_translator|av_readdata_pre[0..3,6]                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_Sys_Timer:sys_timer|counter_is_running                                                                                                                                                                                                                                                                                                      ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:general_dma_read_master_agent|hold_waitrequest                                                                                                                                                                                                                               ; Merged with soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:general_dma_write_master_agent|hold_waitrequest                                                                                                                                                                                                                              ; Merged with soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosii_core_data_master_agent|hold_waitrequest                                                                                                                                                                                                                               ; Merged with soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosii_core_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                        ; Merged with soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_slave_avs_s0_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:general_dma_control_port_slave_translator|waitrequest_reset_override                                                                                                                                                                                                     ; Merged with soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                             ; Merged with soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:niosii_core_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                        ; Merged with soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                            ; Merged with soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systemid_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                             ; Merged with soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_com_avalon_rs232_slave_translator|waitrequest_reset_override                                                                                                                                                                                                        ; Merged with soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                                                    ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_instruction_master_limiter|last_channel[1]                                                                                                                                                                                                                    ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_data_master_limiter|last_dest_id[3]                                                                                                                                                                                                                           ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_data_master_limiter|last_channel[5]                                                                                                                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                             ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                 ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                 ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[47]                                                                                                                                                      ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[46]                                                                                                                                                      ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                                                                                                                     ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                                                                                                                     ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                                                                                                                     ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                                                                                                                     ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                                                                                                                     ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                                                                                                                     ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                                                                                                                     ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                                                                                                                     ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                                                                                                                     ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                                                                                                                     ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                                                                                                                     ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                                                                                                                     ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                                                                                                                     ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                                                                                                                     ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                                                                                                                     ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                                                                                                                     ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                                                                                                                     ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                                                                                                                      ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                                                                                                                      ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                                                                                                      ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                                                                                                      ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                                                                                      ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                                                                                      ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                                                                                      ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                                      ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                                                                                                                                                      ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]                                                                                                                                                       ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]                                                                                                                                                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]                                                                                                                                   ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                    ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                     ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                                     ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                      ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]                                                                                                                                                      ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[73]                                                                                                                                                      ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                                                                                                  ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][74]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][75]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][92]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][91]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1..4]                                                                                                                                              ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]                                                                                                                                                 ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                                                                                  ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                                                                                  ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                                  ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                        ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_control_reg_rddata[5..9,11..26]                                                                                                                                                                                                                                                    ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][74]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][75]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][92]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][91]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][74]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][75]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][92]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][91]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                                                                                                                      ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                                                                                                                      ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                                       ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                                                                                       ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                                                                                       ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                                                                                       ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                                                                                                       ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                                                                                                       ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                                                                                                                       ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                                                                                                                       ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                                                                                                                      ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                                                                                                                      ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                                                                                                                      ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                                                                                                                      ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                                                                                                                      ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                        ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][74]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][75]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][92]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][91]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][74]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][75]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][92]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][91]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                                       ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                                            ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                            ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                        ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                             ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                     ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                     ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                           ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                        ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                             ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator|burstcount_register_lint[0]                                                                                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator|burstcount_register_lint[1]                                                                                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator|burstcount_register_lint[0]                                                                                                                                                                                                          ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator|burstcount_register_lint[1]                                                                                                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                                       ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                                            ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                                            ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                        ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                             ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                     ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                     ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                           ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                        ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                             ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                            ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                            ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                 ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                 ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                             ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                  ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                  ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                          ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                             ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                  ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                  ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter|data_reg[15]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator|burstcount_register_lint[1]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator|burstcount_register_lint[1]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_UART_COM:uart_com|readdata[10]                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_General_DMA:general_dma|read_got_endofpacket                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_General_DMA:general_dma|d1_read_got_endofpacket                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_break:the_soc_design_niosII_core_cpu_nios2_oci_break|trigger_state                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[0]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[0]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_General_DMA:general_dma|reop                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_General_DMA:general_dma|weop                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systemid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:general_dma_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_dbrk:the_soc_design_niosII_core_cpu_nios2_oci_dbrk|dbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                                                ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                 ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                                                       ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_break:the_soc_design_niosII_core_cpu_nios2_oci_break|trigbrktype                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2..5]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4,5]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4,5]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4,5]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4,5]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4,5]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4,5]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4,5]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator|burst_stalled                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]                                                                                                                                                      ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                                              ;
; soc_design:inst|soc_design_SDRAM:sdram|m_next~9                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_SDRAM:sdram|m_next~10                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_SDRAM:sdram|m_next~13                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_SDRAM:sdram|m_next~14                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_SDRAM:sdram|m_next~16                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_SDRAM:sdram|i_next~4                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_SDRAM:sdram|i_next~5                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_SDRAM:sdram|i_next~6                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_SDRAM:sdram|i_state~14                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_SDRAM:sdram|i_state~15                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_SDRAM:sdram|i_state~16                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|DRsize.011 ; Merged with soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|DRsize.001 ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5..26]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3..26]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5..26]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11..26]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3..26]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3..26]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11..26]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5..26]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][62]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3..26]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5..26]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][62]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17..26]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3..26]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][62]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17..26]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3..26]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][62]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][62]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator|first_burst_stalled                                                                                                                                                                                                           ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator|burstcount_register_lint[5]                                                                                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator|burstcount_register_lint[2,3]                                                                                                                                                                                                 ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator|burstcount_register_lint[4]                                                                                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1..4]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_mem_read:the_soc_design_General_DMA_mem_read|soc_design_General_DMA_mem_read_access                                                                                                                                                                                                          ; Merged with soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_mem_read:the_soc_design_General_DMA_mem_read|read_select                                                                                                                                                                                                                                     ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                                                            ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                            ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                                                               ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                                                               ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                                                                    ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                                    ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                                                                              ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                                                                                   ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                                                                    ; Merged with soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                                    ;
; Total Number of Removed Registers = 1586                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                   ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][62],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][62],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][62],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][62],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][62],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][62],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5]                                                                                                                                                 ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                                                                                                             ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                                                    ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                                                                                                        ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                                               ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                                                                                                             ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                                                    ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                                                                                                     ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                                                                                            ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                                                                                                                       ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                                                                                                        ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                          ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0]                                                                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                                                                                                                            ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                                                                                                                                                  ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                            ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                            ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                            ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                             ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                            ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                            ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                            ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                            ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                            ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                            ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                            ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                            ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                            ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_niosII_core:niosii_core|d_burstcount[2]                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[0]                                                                                                                                                                                                       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                            ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                            ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                            ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                            ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                            ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                             ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                             ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                             ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                             ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                             ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                             ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                             ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                       ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                  ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                                 ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                               ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                       ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                  ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                                      ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                                                                                                                  ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                                     ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]                                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                     ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                             ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem[1][70],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem[0][70],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                                  ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][70],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][70],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systemid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                                                 ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][70],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][70],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                  ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                                            ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][70],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][70],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                          ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[1][70],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[0][70],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:general_dma_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                                ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[1][70],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[0][70],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                 ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                             ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[1][70],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[0][70],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                                  ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][70],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][70],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                          ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port clock_enable ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                 ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                 ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port clock_enable ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                  ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                          ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                                                              ;
; soc_design:inst|soc_design_General_DMA:general_dma|d1_enabled_write_endofpacket                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                        ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                          ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                              ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                           ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ;                                ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                  ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                                                                                                            ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][69],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                                                                                                                 ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][69],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                  ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                                                                                             ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem[0][69],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                                                                                                  ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][69],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systemid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                                                                                          ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[0][69],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:general_dma_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                           ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                                                                                                ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[0][69],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                                                                                             ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[0][69],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                              ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                                                                                                  ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][69],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:general_dma_control_port_slave_translator|av_chipselect_pre                                                                                                                                                                                                            ; Stuck at GND                   ; soc_design:inst|soc_design_General_DMA:general_dma|reop,                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_General_DMA:general_dma|weop                                                                                                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_dbrk:the_soc_design_niosII_core_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_dbrk:the_soc_design_niosII_core_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_break:the_soc_design_niosII_core_cpu_nios2_oci_break|trigbrktype                                                                                                  ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                         ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                       ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                            ; Stuck at VCC                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                            ; Stuck at VCC                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                                         ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                               ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]                                                                                                                                 ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                            ; Stuck at VCC                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]                                                                                                                                 ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                             ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]                                                                                                                                                     ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]                                                                                                                                                     ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                               ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]                                                                                                                                                    ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator|burstcount_register_lint[1]                                                                                                                                                                                                 ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator|burst_stalled                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008|locked[3]                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:general_dma_write_master_translator|read_accepted                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|readdata[11]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|readdata[6]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|readdata[8]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|readdata[5]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|readdata[4]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|readdata[3]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|readdata[2]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|readdata[9]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|readdata[10]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_com_avalon_rs232_slave_translator|av_chipselect_pre                                                                                                                                                                                                               ; Stuck at GND                   ; soc_design:inst|soc_design_UART_COM:uart_com|readdata[10]                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|readdata[12]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|readdata[13]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|readdata[14]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|readdata[15]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|chris_slave:convolution_slave|Reg_Status_Write                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                                                                                                               ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|DRsize.101 ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|readdata[7]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                          ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                            ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                          ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_xbrk:the_soc_design_niosII_core_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                 ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_xbrk:the_soc_design_niosII_core_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_xbrk:the_soc_design_niosII_core_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                 ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_xbrk:the_soc_design_niosII_core_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_xbrk:the_soc_design_niosII_core_cpu_nios2_oci_xbrk|xbrk_break                                                                                                   ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_dbrk:the_soc_design_niosII_core_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_break:the_soc_design_niosII_core_cpu_nios2_oci_break|trigger_state                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                        ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                          ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                            ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                           ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                  ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                  ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                  ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                           ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                        ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                           ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                             ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                              ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                              ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                              ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                        ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                        ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                        ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                          ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                  ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                  ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                ; Lost Fanouts                   ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3861  ;
; Number of registers using Synchronous Clear  ; 462   ;
; Number of registers using Synchronous Load   ; 551   ;
; Number of registers using Asynchronous Clear ; 3165  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2914  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_design:inst|soc_design_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; soc_design:inst|soc_design_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                 ; 1       ;
; soc_design:inst|soc_design_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; soc_design:inst|soc_design_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; soc_design:inst|soc_design_SDRAM:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; soc_design:inst|soc_design_SDRAM:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                 ; 2       ;
; soc_design:inst|soc_design_SDRAM:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; soc_design:inst|soc_design_SDRAM:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; soc_design:inst|soc_design_SDRAM:sdram|i_addr[12]                                                                                                                                                                                                                                                                               ; 11      ;
; soc_design:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                      ; 1       ;
; soc_design:inst|soc_design_SDRAM:sdram|refresh_counter[14]                                                                                                                                                                                                                                                                      ; 2       ;
; soc_design:inst|soc_design_SDRAM:sdram|refresh_counter[11]                                                                                                                                                                                                                                                                      ; 2       ;
; soc_design:inst|soc_design_SDRAM:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                      ; 2       ;
; soc_design:inst|soc_design_SDRAM:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                       ; 2       ;
; soc_design:inst|soc_design_SDRAM:sdram|refresh_counter[5]                                                                                                                                                                                                                                                                       ; 2       ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                   ; 42      ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                               ; 11      ;
; soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|fifo_empty                                                                                                                                                                                         ; 4       ;
; soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                   ; 1       ;
; soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                   ; 4       ;
; soc_design:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                      ; 2       ;
; soc_design:inst|soc_design_JTAG:jtag|av_waitrequest                                                                                                                                                                                                                                                                             ; 3       ;
; soc_design:inst|soc_design_JTAG:jtag|t_dav                                                                                                                                                                                                                                                                                      ; 3       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 3       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                  ; 8       ;
; soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_mem_read:the_soc_design_General_DMA_mem_read|soc_design_General_DMA_mem_read_idle                                                                                                                                                                     ; 2       ;
; soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|estimated_wraddress[7]                                                                                                                                                                             ; 2       ;
; soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|estimated_wraddress[8]                                                                                                                                                                             ; 2       ;
; soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|estimated_wraddress[5]                                                                                                                                                                             ; 2       ;
; soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|estimated_wraddress[6]                                                                                                                                                                             ; 2       ;
; soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|estimated_wraddress[0]                                                                                                                                                                             ; 2       ;
; soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|estimated_wraddress[1]                                                                                                                                                                             ; 2       ;
; soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|estimated_wraddress[2]                                                                                                                                                                             ; 2       ;
; soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|estimated_wraddress[3]                                                                                                                                                                             ; 2       ;
; soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|estimated_wraddress[4]                                                                                                                                                                             ; 2       ;
; soc_design:inst|soc_design_General_DMA:general_dma|control[7]                                                                                                                                                                                                                                                                   ; 4       ;
; soc_design:inst|soc_design_General_DMA:general_dma|writelength_eq_0                                                                                                                                                                                                                                                             ; 9       ;
; soc_design:inst|soc_design_General_DMA:general_dma|length_eq_0                                                                                                                                                                                                                                                                  ; 5       ;
; soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                   ; 1       ;
; soc_design:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                      ; 1       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                   ; 3       ;
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                            ; 2       ;
; soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                   ; 1       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[0]                                                      ; 2       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[1]                                                      ; 2       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[2]                                                      ; 2       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg|oci_ienable[3]                                                      ; 2       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                         ; 1       ;
; soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                       ; 1       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                           ; 1       ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|internal_counter[4]                                                                                                                                                                                                                                                              ; 2       ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|internal_counter[3]                                                                                                                                                                                                                                                              ; 2       ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|internal_counter[2]                                                                                                                                                                                                                                                              ; 2       ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|internal_counter[1]                                                                                                                                                                                                                                                              ; 2       ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|internal_counter[0]                                                                                                                                                                                                                                                              ; 2       ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|internal_counter[16]                                                                                                                                                                                                                                                             ; 2       ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|internal_counter[15]                                                                                                                                                                                                                                                             ; 2       ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|internal_counter[10]                                                                                                                                                                                                                                                             ; 2       ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|internal_counter[9]                                                                                                                                                                                                                                                              ; 2       ;
; soc_design:inst|soc_design_Sys_Timer:sys_timer|internal_counter[7]                                                                                                                                                                                                                                                              ; 2       ;
; soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|clr_break_line                                                                                                                                                                                                                                ; 8       ;
; soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; 1       ;
; soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; 1       ;
; soc_design:inst|soc_design_General_DMA:general_dma|control[2]                                                                                                                                                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 68                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                              ; Megafunction                                                                                                             ; Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------+
; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0..15] ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|d_byteenable[1]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                        ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|d_address_line_field[0]                                                                                                                                                                                                                                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter|data_reg[9]                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator|burstcount_register_lint[3]                                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|wraddress[7]                                                                                                                                                                                                                          ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_General_DMA:general_dma|readaddress[24]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_General_DMA:general_dma|length[14]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator|burstcount_register_lint[3]                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systemid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:general_dma_control_port_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_st_data[27]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:general_dma_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systemid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_slow_inst_result[15]                                                                                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_control_reg_rddata[3]                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|write_interrupt_en                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[2]                                                                                                                                                                                                                                            ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_General_DMA:general_dma|writeaddress[11]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_General_DMA:general_dma|writelength[13]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|d_writedata[12]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                              ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator|address_register[22]                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator|burstcount_register_lint[5]                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator|address_register[3]                                                                                                                                                                                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[1]                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|MonAReg[2]                                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[3]                                                                                                                                                                                                       ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|MonDReg[25]                                                                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|MonDReg[11]                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_break:the_soc_design_niosII_core_cpu_nios2_oci_break|break_readreg[16]                                                                                        ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_inst_result[5]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_inst_result[3]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_inst_result[27]                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|readdata[1]                                                                                                                                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[6]                                                                                                                                                                                                      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|readdata[2]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|readdata[9]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|readdata[22]                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[10] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck|sr[29] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_pipe_flush_waddr[3]                                                                                                                                                                                                                                                            ;
; 5:1                ; 21 bits   ; 63 LEs        ; 42 LEs               ; 21 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_pipe_flush_waddr[23]                                                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_SDRAM:sdram|soc_design_SDRAM_input_efifo_module:the_soc_design_SDRAM_input_efifo_module|entries[0]                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_SDRAM:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_SDRAM:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                  ;
; 7:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_SDRAM:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_SDRAM:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |chris_proj|soc_design:inst|soc_design_SDRAM:sdram|active_data[4]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|estimated_wraddress[2]                                                                                                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|soc_design:inst|soc_design_SDRAM:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[54]                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_012:router_012|src_channel[1]                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|M_rot[21]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|dc_data_rd_port_addr[3]                                                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram|altsyncram_qhi1:auto_generated|mux_4hb:mux2|result_node[24]                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|dc_data_wr_port_data[1]                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|dc_data_wr_port_data[20]                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|dc_data_wr_port_data[8]                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|dc_data_wr_port_data[29]                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_rot_step1[7]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|rdaddress[3]                                                                                                                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem                                                                                                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem                                                                                                                                                                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo|mem                                                                                                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|E_logic_result[11]                                                                                                                                                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                                                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_wr_data_unfiltered[17]                                                                                                                                                                                                                                                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|D_src2_reg[24]                                                                                                                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router:router|src_channel[6]                                                                                                                                                                                                                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_wr_data_unfiltered[7]                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|A_wr_data_unfiltered[9]                                                                                                                                                                                                                                                          ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|F_ic_data_rd_addr_nxt[2]                                                                                                                                                                                                                                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_SDRAM:sdram|Selector35                                                                                                                                                                                                                                                                                                                  ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_SDRAM:sdram|Selector31                                                                                                                                                                                                                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |chris_proj|soc_design:inst|soc_design_SDRAM:sdram|Selector28                                                                                                                                                                                                                                                                                                                  ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |chris_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                       ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |chris_proj|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_jm02:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_SDRAM:sdram ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram|altsyncram_qhi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_demux_002:cmd_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux_005:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux_005:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux_008:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]     ;
+-------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                             ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                                                                                                                                                                                          ;
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                                                                                                                                                   ;
; LPM_WIDTHAD            ; 9            ; Signed Integer                                                                                                                                                                                                                                                   ;
; LPM_NUMWORDS           ; 512          ; Untyped                                                                                                                                                                                                                                                          ;
; LPM_INDATA             ; REGISTERED   ; Untyped                                                                                                                                                                                                                                                          ;
; LPM_RDADDRESS_CONTROL  ; REGISTERED   ; Untyped                                                                                                                                                                                                                                                          ;
; LPM_WRADDRESS_CONTROL  ; REGISTERED   ; Untyped                                                                                                                                                                                                                                                          ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                                                                                                                                                                                                                                                          ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                                                                                                                                                                                          ;
; USE_EAB                ; ON           ; Untyped                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                   ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_SRAM:sram ;
+----------------+---------------------+--------------------------------------------+
; Parameter Name ; Value               ; Type                                       ;
+----------------+---------------------+--------------------------------------------+
; INIT_FILE      ; soc_design_SRAM.hex ; String                                     ;
+----------------+---------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 20480                ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; soc_design_SRAM.hex  ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 20480                ; Signed Integer                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_qhi1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_UART_COM:uart_com ;
+----------------------+-------+------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                       ;
+----------------------+-------+------------------------------------------------------------+
; CW                   ; 10    ; Signed Integer                                             ;
; BAUD_TICK_COUNT      ; 868   ; Signed Integer                                             ;
; HALF_BAUD_TICK_COUNT ; 434   ; Signed Integer                                             ;
; TDW                  ; 10    ; Signed Integer                                             ;
; DW                   ; 8     ; Signed Integer                                             ;
; ODD_PARITY           ; 0     ; Unsigned Binary                                            ;
+----------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------+
; CW                   ; 10    ; Signed Integer                                                                                                   ;
; BAUD_TICK_COUNT      ; 868   ; Signed Integer                                                                                                   ;
; HALF_BAUD_TICK_COUNT ; 434   ; Signed Integer                                                                                                   ;
; TDW                  ; 10    ; Signed Integer                                                                                                   ;
; DW                   ; 7     ; Signed Integer                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 10    ; Signed Integer                                                                                                                                              ;
; BAUD_TICK_COUNT      ; 868   ; Signed Integer                                                                                                                                              ;
; HALF_BAUD_TICK_COUNT ; 434   ; Signed Integer                                                                                                                                              ;
; TDW                  ; 10    ; Signed Integer                                                                                                                                              ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                                           ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                           ;
; AW             ; 6     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_q9a1 ; Untyped                                                                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------+
; CW                   ; 10    ; Signed Integer                                                                                                 ;
; BAUD_TICK_COUNT      ; 868   ; Signed Integer                                                                                                 ;
; HALF_BAUD_TICK_COUNT ; 434   ; Signed Integer                                                                                                 ;
; TDW                  ; 10    ; Signed Integer                                                                                                 ;
; DW                   ; 7     ; Signed Integer                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 10    ; Signed Integer                                                                                                                                             ;
; BAUD_TICK_COUNT      ; 868   ; Signed Integer                                                                                                                                             ;
; HALF_BAUD_TICK_COUNT ; 434   ; Signed Integer                                                                                                                                             ;
; TDW                  ; 10    ; Signed Integer                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                                          ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                          ;
; AW             ; 6     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                      ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                            ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_q9a1 ; Untyped                                                                                                                                                   ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_system_pll:system_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                  ;
+--------------------------------------+------------------------+-------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                ;
; fractional_vco_multiplier            ; false                  ; String                                                ;
; pll_type                             ; General                ; String                                                ;
; pll_subtype                          ; General                ; String                                                ;
; number_of_clocks                     ; 2                      ; Signed Integer                                        ;
; operation_mode                       ; direct                 ; String                                                ;
; deserialization_factor               ; 4                      ; Signed Integer                                        ;
; data_rate                            ; 0                      ; Signed Integer                                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                        ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                ;
; phase_shift0                         ; 0 ps                   ; String                                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                ;
; phase_shift1                         ; 8250 ps                ; String                                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                ;
; phase_shift2                         ; 0 ps                   ; String                                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                ;
; phase_shift3                         ; 0 ps                   ; String                                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                ;
; phase_shift4                         ; 0 ps                   ; String                                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                ;
; phase_shift5                         ; 0 ps                   ; String                                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                ;
; phase_shift6                         ; 0 ps                   ; String                                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                ;
; phase_shift7                         ; 0 ps                   ; String                                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                ;
; phase_shift8                         ; 0 ps                   ; String                                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                ;
; phase_shift9                         ; 0 ps                   ; String                                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                ;
; phase_shift10                        ; 0 ps                   ; String                                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                ;
; phase_shift11                        ; 0 ps                   ; String                                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                ;
; phase_shift12                        ; 0 ps                   ; String                                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                ;
; phase_shift13                        ; 0 ps                   ; String                                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                ;
; phase_shift14                        ; 0 ps                   ; String                                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                ;
; phase_shift15                        ; 0 ps                   ; String                                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                ;
; phase_shift16                        ; 0 ps                   ; String                                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                ;
; phase_shift17                        ; 0 ps                   ; String                                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                                        ;
; clock_name_0                         ;                        ; String                                                ;
; clock_name_1                         ;                        ; String                                                ;
; clock_name_2                         ;                        ; String                                                ;
; clock_name_3                         ;                        ; String                                                ;
; clock_name_4                         ;                        ; String                                                ;
; clock_name_5                         ;                        ; String                                                ;
; clock_name_6                         ;                        ; String                                                ;
; clock_name_7                         ;                        ; String                                                ;
; clock_name_8                         ;                        ; String                                                ;
; clock_name_global_0                  ; false                  ; String                                                ;
; clock_name_global_1                  ; false                  ; String                                                ;
; clock_name_global_2                  ; false                  ; String                                                ;
; clock_name_global_3                  ; false                  ; String                                                ;
; clock_name_global_4                  ; false                  ; String                                                ;
; clock_name_global_5                  ; false                  ; String                                                ;
; clock_name_global_6                  ; false                  ; String                                                ;
; clock_name_global_7                  ; false                  ; String                                                ;
; clock_name_global_8                  ; false                  ; String                                                ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                        ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                        ;
; m_cnt_bypass_en                      ; false                  ; String                                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                        ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                        ;
; n_cnt_bypass_en                      ; false                  ; String                                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en2                     ; false                  ; String                                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en3                     ; false                  ; String                                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en4                     ; false                  ; String                                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en5                     ; false                  ; String                                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en6                     ; false                  ; String                                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en7                     ; false                  ; String                                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en8                     ; false                  ; String                                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en9                     ; false                  ; String                                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en10                    ; false                  ; String                                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en11                    ; false                  ; String                                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en12                    ; false                  ; String                                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en13                    ; false                  ; String                                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en14                    ; false                  ; String                                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en15                    ; false                  ; String                                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en16                    ; false                  ; String                                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en17                    ; false                  ; String                                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                                        ;
; pll_slf_rst                          ; false                  ; String                                                ;
; pll_bw_sel                           ; low                    ; String                                                ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                ;
; pll_cp_current                       ; 0                      ; Signed Integer                                        ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                        ;
; pll_fractional_division              ; 1                      ; Signed Integer                                        ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                ;
; mimic_fbclk_type                     ; gclk                   ; String                                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                ;
+--------------------------------------+------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W             ; 4     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 6     ; Signed Integer                                                                                                                           ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                           ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 4     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 6     ; Signed Integer                                                                                                                                  ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:general_dma_read_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                           ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                           ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:general_dma_write_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                            ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                            ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                                                                            ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_com_avalon_rs232_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_slave_avs_s0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:general_dma_control_port_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 26    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systemid_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:niosii_core_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosii_core_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 89    ; Signed Integer                                                                                                                   ;
; PKT_QOS_L                 ; 89    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 87    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 87    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                   ;
; PKT_CACHE_H               ; 105   ; Signed Integer                                                                                                                   ;
; PKT_CACHE_L               ; 102   ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_H           ; 98    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_L           ; 98    ; Signed Integer                                                                                                                   ;
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 6     ; Signed Integer                                                                                                                   ;
; ID                        ; 2     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_VALUE           ; 63    ; Signed Integer                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 6     ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 6     ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosii_core_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 89    ; Signed Integer                                                                                                                          ;
; PKT_QOS_L                 ; 89    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 87    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 87    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                          ;
; PKT_CACHE_H               ; 105   ; Signed Integer                                                                                                                          ;
; PKT_CACHE_L               ; 102   ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_H           ; 98    ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_L           ; 98    ; Signed Integer                                                                                                                          ;
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W           ; 6     ; Signed Integer                                                                                                                          ;
; ID                        ; 3     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                          ;
; BURSTWRAP_VALUE           ; 31    ; Signed Integer                                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_W           ; 6     ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_W            ; 6     ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:general_dma_read_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 71    ; Signed Integer                                                                                                                   ;
; PKT_QOS_L                 ; 71    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                   ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                                   ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                                   ;
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_VALUE           ; 63    ; Signed Integer                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 6     ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 6     ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                   ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:general_dma_write_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 71    ; Signed Integer                                                                                                                    ;
; PKT_QOS_L                 ; 71    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_VALUE           ; 63    ; Signed Integer                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 6     ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 6     ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                    ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_avs_s0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:general_dma_control_port_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:general_dma_control_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systemid_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systemid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router:router|soc_design_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 8     ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_001:router_001|soc_design_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_002:router_002|soc_design_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_002:router_003|soc_design_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_004|soc_design_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_005|soc_design_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_006|soc_design_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_007|soc_design_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_008|soc_design_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_009:router_009|soc_design_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_009:router_010|soc_design_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_011|soc_design_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_012:router_012|soc_design_mm_interconnect_0_router_012_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_data_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                        ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                        ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                        ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                        ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                                        ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                        ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                        ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                        ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_instruction_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                               ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                   ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                           ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                           ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                                                                                                           ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                                                                           ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 27    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; IN_DATA_W         ; 30    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; OUT_DATA_W        ; 29    ; Signed Integer                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 6     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                        ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                ;
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                ;
; OUT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                                                                                                                ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                                                                                                                                ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                                                                                                ;
; OUT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 27    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; IN_DATA_W         ; 30    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; OUT_DATA_W        ; 29    ; Signed Integer                                                                                                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 6     ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                                                ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_com_avalon_rs232_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                             ;
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                                                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 27    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; IN_DATA_W         ; 30    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; OUT_DATA_W        ; 29    ; Signed Integer                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 6     ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                                             ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:convolution_slave_avs_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                   ;
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                   ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                                                                                                                   ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 27    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; IN_DATA_W         ; 30    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; OUT_DATA_W        ; 29    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 6     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:general_dma_control_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                   ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                           ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                           ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                                                                                                           ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                                                                           ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 27    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; IN_DATA_W         ; 30    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; OUT_DATA_W        ; 29    ; Signed Integer                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 6     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:systemid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                        ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                ;
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                ;
; OUT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                                                                                                                ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                                                                                                                                ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                                                                                                ;
; OUT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 27    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; IN_DATA_W         ; 30    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; OUT_DATA_W        ; 29    ; Signed Integer                                                                                                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 6     ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                                                ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                            ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                            ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                            ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                            ;
; OUT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                                                                                            ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                            ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 27    ; Signed Integer                                                                                                                                                                                                                                                          ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                          ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                          ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                          ;
; IN_DATA_W         ; 30    ; Signed Integer                                                                                                                                                                                                                                                          ;
; OUT_DATA_W        ; 29    ; Signed Integer                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 6     ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                            ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                         ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                 ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                 ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                                                                                                 ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 63    ; Signed Integer                                                                                                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 63    ; Signed Integer                                                                                                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 27    ; Signed Integer                                                                                                                                                                                                                                                               ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                               ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                               ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                               ;
; IN_DATA_W         ; 30    ; Signed Integer                                                                                                                                                                                                                                                               ;
; OUT_DATA_W        ; 29    ; Signed Integer                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 6     ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                                 ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_timer_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                             ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                             ;
; OUT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                                                                                                             ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                                                                                                             ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                                                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                             ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 27    ; Signed Integer                                                                                                                                                                                                                                                           ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
; NUMSYMBOLS        ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
; SELECT_BITS       ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
; IN_DATA_W         ; 30    ; Signed Integer                                                                                                                                                                                                                                                           ;
; OUT_DATA_W        ; 28    ; Signed Integer                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 6     ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                             ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                        ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 74    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 75    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 80    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 81    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 83    ; Signed Integer                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 106   ; Signed Integer                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 107   ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 84    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 85    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 108   ; Signed Integer                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 110   ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 65    ; Signed Integer                                                                                                                                        ;
; IN_ST_DATA_W                  ; 111   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                                        ;
; OUT_ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                        ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                         ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                               ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                               ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 74    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 75    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 80    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 81    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 83    ; Signed Integer                                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 106   ; Signed Integer                                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 107   ; Signed Integer                                                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 84    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 85    ; Signed Integer                                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 108   ; Signed Integer                                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 110   ; Signed Integer                                                                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 65    ; Signed Integer                                                                                                                                               ;
; IN_ST_DATA_W                  ; 111   ; Signed Integer                                                                                                                                               ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                               ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                                               ;
; OUT_ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                                               ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                               ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                        ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 56    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 57    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 62    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 63    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 65    ; Signed Integer                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 88    ; Signed Integer                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 89    ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 66    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 67    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 90    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 92    ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 47    ; Signed Integer                                                                                                                                        ;
; IN_ST_DATA_W                  ; 93    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                                                        ;
; OUT_ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                        ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                         ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                               ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                               ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 56    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 57    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 62    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 63    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 65    ; Signed Integer                                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 88    ; Signed Integer                                                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 89    ; Signed Integer                                                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 66    ; Signed Integer                                                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 67    ; Signed Integer                                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 90    ; Signed Integer                                                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 92    ; Signed Integer                                                                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 47    ; Signed Integer                                                                                                                                               ;
; IN_ST_DATA_W                  ; 93    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                               ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                                                               ;
; OUT_ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                               ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                               ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                  ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                  ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                  ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                  ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                  ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                     ;
; Entity Instance            ; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo                                               ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
; Entity Instance            ; soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r|scfifo:rfifo                                               ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
; Entity Instance            ; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
; Entity Instance            ; soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                   ;
; Entity Instance                           ; soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram                                                                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 20480                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                           ;
; Entity Instance                           ; soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_instruction_master_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                   ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                              ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                         ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                    ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                    ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                            ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_instruction_master_to_sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                   ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                              ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                            ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                        ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[5..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                             ;
; d[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                             ;
; d[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                     ;
; reset        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                     ;
; in_valid     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                     ;
; in_sop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                     ;
; in_eop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                     ;
; out_ready    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                           ;
; out_data[27] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                          ;
; out_data[28..27] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[6] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; b[6] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; b[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; diff[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; b[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; diff[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; b[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; diff[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; b[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; diff[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; b[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; diff[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                           ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                           ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                    ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                               ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                               ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                               ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                               ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                               ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                     ;
; out_data[28..27] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                        ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_012:router_012|soc_design_mm_interconnect_0_router_012_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_009:router_009|soc_design_mm_interconnect_0_router_009_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_004|soc_design_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_002:router_002|soc_design_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_001:router_001|soc_design_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                        ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router:router|soc_design_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                            ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosii_core_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosii_core_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systemid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systemid_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:general_dma_control_port_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:general_dma_control_port_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:convolution_slave_avs_s0_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_com_avalon_rs232_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_com_avalon_rs232_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:general_dma_write_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:general_dma_read_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosii_core_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                        ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosii_core_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:niosii_core_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systemid_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:general_dma_control_port_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_slave_avs_s0_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_com_avalon_rs232_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:general_dma_write_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:general_dma_read_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_system_pll:system_pll|altera_pll:altera_pll_i"                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_system_pll:system_pll" ;
+--------+--------+----------+-------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                         ;
+--------+--------+----------+-------------------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected                          ;
+--------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu"                                ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; instr_retired ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_niosII_core:niosii_core" ;
+---------------------+--------+----------+--------------------------------------+
; Port                ; Type   ; Severity ; Details                              ;
+---------------------+--------+----------+--------------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected               ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected               ;
+---------------------+--------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|chris_slave:convolution_slave"                                                                                                                                            ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avs_s0_address ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (4 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; baud_clock_falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; baud_clock_rising_edge ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_SDRAM:sdram|soc_design_SDRAM_input_efifo_module:the_soc_design_SDRAM_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_JTAG:jtag"                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdclken ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_read_data_mux:the_soc_design_General_DMA_read_data_mux" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; readaddress_inc[4..2] ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3700                        ;
;     CLR               ; 616                         ;
;     CLR SCLR          ; 15                          ;
;     CLR SLD           ; 20                          ;
;     ENA               ; 213                         ;
;     ENA CLR           ; 1840                        ;
;     ENA CLR SCLR      ; 182                         ;
;     ENA CLR SCLR SLD  ; 43                          ;
;     ENA CLR SLD       ; 399                         ;
;     ENA SCLR          ; 110                         ;
;     ENA SCLR SLD      ; 29                          ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 58                          ;
;     SLD               ; 30                          ;
;     plain             ; 129                         ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 4012                        ;
;     arith             ; 480                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 318                         ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 35                          ;
;         4 data inputs ; 26                          ;
;         5 data inputs ; 2                           ;
;     extend            ; 42                          ;
;         7 data inputs ; 42                          ;
;     normal            ; 3424                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 49                          ;
;         2 data inputs ; 404                         ;
;         3 data inputs ; 621                         ;
;         4 data inputs ; 725                         ;
;         5 data inputs ; 908                         ;
;         6 data inputs ; 714                         ;
;     shared            ; 66                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 58                          ;
;         2 data inputs ; 5                           ;
;         4 data inputs ; 1                           ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 100                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 395                         ;
;                       ;                             ;
; Max LUT depth         ; 8.40                        ;
; Average LUT depth     ; 3.01                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 94                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 91                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 14                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 89                                       ;
;     CLR               ; 7                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 26                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 130                                      ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 129                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 29                                       ;
;         3 data inputs ; 28                                       ;
;         4 data inputs ; 14                                       ;
;         5 data inputs ; 27                                       ;
;         6 data inputs ; 26                                       ;
; boundary_port         ; 191                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.59                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:10     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Jul 20 10:58:07 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off chris_proj -c chris_proj
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "soc_design.qsys"
Info (12250): 2017.07.20.10:58:18 Progress: Loading Qsys/soc_design.qsys
Info (12250): 2017.07.20.10:58:19 Progress: Reading input file
Info (12250): 2017.07.20.10:58:19 Progress: Adding General_DMA [altera_avalon_dma 16.0]
Info (12250): 2017.07.20.10:58:19 Progress: Parameterizing module General_DMA
Info (12250): 2017.07.20.10:58:19 Progress: Adding JTAG [altera_avalon_jtag_uart 16.0]
Info (12250): 2017.07.20.10:58:19 Progress: Parameterizing module JTAG
Info (12250): 2017.07.20.10:58:19 Progress: Adding SDRAM [altera_avalon_new_sdram_controller 16.0]
Info (12250): 2017.07.20.10:58:19 Progress: Parameterizing module SDRAM
Info (12250): 2017.07.20.10:58:19 Progress: Adding SRAM [altera_avalon_onchip_memory2 16.0]
Info (12250): 2017.07.20.10:58:19 Progress: Parameterizing module SRAM
Info (12250): 2017.07.20.10:58:19 Progress: Adding Sys_Timer [altera_avalon_timer 16.0]
Info (12250): 2017.07.20.10:58:19 Progress: Parameterizing module Sys_Timer
Info (12250): 2017.07.20.10:58:19 Progress: Adding SystemID [altera_avalon_sysid_qsys 16.0]
Info (12250): 2017.07.20.10:58:20 Progress: Parameterizing module SystemID
Info (12250): 2017.07.20.10:58:20 Progress: Adding UART_COM [altera_up_avalon_rs232 15.1]
Info (12250): 2017.07.20.10:58:20 Progress: Parameterizing module UART_COM
Info (12250): 2017.07.20.10:58:20 Progress: Adding convolution_slave [chris_slave 1.0]
Info (12250): 2017.07.20.10:58:20 Progress: Parameterizing module convolution_slave
Info (12250): 2017.07.20.10:58:20 Progress: Adding niosII_core [altera_nios2_gen2 16.0]
Info (12250): 2017.07.20.10:58:20 Progress: Parameterizing module niosII_core
Info (12250): 2017.07.20.10:58:20 Progress: Adding ref_clock [clock_source 16.0]
Info (12250): 2017.07.20.10:58:20 Progress: Parameterizing module ref_clock
Info (12250): 2017.07.20.10:58:20 Progress: Adding system_pll [altera_pll 16.0]
Info (12250): 2017.07.20.10:58:21 Progress: Parameterizing module system_pll
Info (12250): 2017.07.20.10:58:21 Progress: Building connections
Info (12250): 2017.07.20.10:58:21 Progress: Parameterizing connections
Info (12250): 2017.07.20.10:58:21 Progress: Validating
Info (12250): 2017.07.20.10:58:22 Progress: Done reading input file
Info (12250): Soc_design.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Soc_design.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Soc_design.SystemID: Time stamp will be automatically updated when this component is generated.
Info (12250): Soc_design.system_pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info (12250): Soc_design.system_pll: Able to implement PLL with user settings
Info (12250): Soc_design: Generating soc_design "soc_design" for QUARTUS_SYNTH
Info (12250): General_DMA: softresetEnable = 1
Info (12250): General_DMA: Starting RTL generation for module 'soc_design_General_DMA'
Info (12250): General_DMA:   Generation command is [exec /home/chris/altera/16.0/quartus/linux64//perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64//perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=soc_design_General_DMA --dir=/tmp/alt7367_4456690835763273770.dir/0001_General_DMA_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7367_4456690835763273770.dir/0001_General_DMA_gen//soc_design_General_DMA_component_configuration.pl  --do_build_sim=0  ]
Info (12250): General_DMA: # 2017.07.20 10:58:27 (*)   soc_design_General_DMA: allowing these transactions: hw, byte_access
Info (12250): General_DMA: Done RTL generation for module 'soc_design_General_DMA'
Info (12250): General_DMA: "soc_design" instantiated altera_avalon_dma "General_DMA"
Info (12250): JTAG: Starting RTL generation for module 'soc_design_JTAG'
Info (12250): JTAG:   Generation command is [exec /home/chris/altera/16.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64/perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_design_JTAG --dir=/tmp/alt7367_4456690835763273770.dir/0002_JTAG_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7367_4456690835763273770.dir/0002_JTAG_gen//soc_design_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info (12250): JTAG: Done RTL generation for module 'soc_design_JTAG'
Info (12250): JTAG: "soc_design" instantiated altera_avalon_jtag_uart "JTAG"
Info (12250): SDRAM: Starting RTL generation for module 'soc_design_SDRAM'
Info (12250): SDRAM:   Generation command is [exec /home/chris/altera/16.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64/perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_design_SDRAM --dir=/tmp/alt7367_4456690835763273770.dir/0003_SDRAM_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7367_4456690835763273770.dir/0003_SDRAM_gen//soc_design_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SDRAM: Done RTL generation for module 'soc_design_SDRAM'
Info (12250): SDRAM: "soc_design" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info (12250): SRAM: Starting RTL generation for module 'soc_design_SRAM'
Info (12250): SRAM:   Generation command is [exec /home/chris/altera/16.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64/perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_design_SRAM --dir=/tmp/alt7367_4456690835763273770.dir/0004_SRAM_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7367_4456690835763273770.dir/0004_SRAM_gen//soc_design_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SRAM: Done RTL generation for module 'soc_design_SRAM'
Info (12250): SRAM: "soc_design" instantiated altera_avalon_onchip_memory2 "SRAM"
Info (12250): Sys_Timer: Starting RTL generation for module 'soc_design_Sys_Timer'
Info (12250): Sys_Timer:   Generation command is [exec /home/chris/altera/16.0/quartus/linux64//perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64//perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_design_Sys_Timer --dir=/tmp/alt7367_4456690835763273770.dir/0005_Sys_Timer_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7367_4456690835763273770.dir/0005_Sys_Timer_gen//soc_design_Sys_Timer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sys_Timer: Done RTL generation for module 'soc_design_Sys_Timer'
Info (12250): Sys_Timer: "soc_design" instantiated altera_avalon_timer "Sys_Timer"
Info (12250): SystemID: "soc_design" instantiated altera_avalon_sysid_qsys "SystemID"
Info (12250): UART_COM: Starting Generation of RS232 UART
Info (12250): UART_COM: "soc_design" instantiated altera_up_avalon_rs232 "UART_COM"
Info (12250): Convolution_slave: "soc_design" instantiated chris_slave "convolution_slave"
Info (12250): NiosII_core: "soc_design" instantiated altera_nios2_gen2 "niosII_core"
Info (12250): System_pll: "soc_design" instantiated altera_pll "system_pll"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "soc_design" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "soc_design" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "soc_design" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'soc_design_niosII_core_cpu'
Info (12250): Cpu:   Generation command is [exec /home/chris/altera/16.0/quartus/linux64//eperlcmd -I /home/chris/altera/16.0/quartus/linux64//perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_design_niosII_core_cpu --dir=/tmp/alt7367_4456690835763273770.dir/0012_cpu_gen/ --quartus_bindir=/home/chris/altera/16.0/quartus/linux64/ --verilog --config=/tmp/alt7367_4456690835763273770.dir/0012_cpu_gen//soc_design_niosII_core_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2017.07.20 10:58:30 (*) Starting Nios II generation
Info (12250): Cpu: # 2017.07.20 10:58:30 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2017.07.20 10:58:30 (*)   Plaintext license not found.
Info (12250): Cpu: # 2017.07.20 10:58:30 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2017.07.20 10:58:31 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2017.07.20 10:58:31 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2017.07.20 10:58:31 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2017.07.20 10:58:31 (*)     Testbench
Info (12250): Cpu: # 2017.07.20 10:58:31 (*)     Instruction decoding
Info (12250): Cpu: # 2017.07.20 10:58:31 (*)       Instruction fields
Info (12250): Cpu: # 2017.07.20 10:58:31 (*)       Instruction decodes
Info (12250): Cpu: # 2017.07.20 10:58:31 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2017.07.20 10:58:31 (*)       Instruction controls
Info (12250): Cpu: # 2017.07.20 10:58:31 (*)     Pipeline frontend
Info (12250): Cpu: # 2017.07.20 10:58:32 (*)     Pipeline backend
Info (12250): Cpu: # 2017.07.20 10:58:33 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2017.07.20 10:58:34 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2017.07.20 10:58:35 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'soc_design_niosII_core_cpu'
Info (12250): Cpu: "niosII_core" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): NiosII_core_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "niosII_core_data_master_translator"
Info (12250): JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info (12250): NiosII_core_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "niosII_core_data_master_agent"
Info (12250): JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info (12250): JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info (12250): Router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info (12250): NiosII_core_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "niosII_core_data_master_limiter"
Info (12250): Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_sc_fifo.v
Info (12250): JTAG_avalon_jtag_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "JTAG_avalon_jtag_slave_burst_adapter"
Info (12250): Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info (12250): Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_008: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_008"
Info (12250): Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info (12250): Rsp_demux_008: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_008"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info (12250): Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv
Info (12250): NiosII_core_data_master_to_SDRAM_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "niosII_core_data_master_to_SDRAM_s1_cmd_width_adapter"
Info (12250): Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_008: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_008"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_008" instantiated error_adapter "error_adapter_0"
Info (12250): Soc_design: Done "soc_design" with 45 modules, 78 files
Info (12249): Finished elaborating Qsys system entity "soc_design.qsys"
Warning (10229): Verilog HDL Expression warning at chris_slave.v(93): truncated literal to match 4 bits File: /home/chris/FPGA/chris/Qsys/chris_slave.v Line: 93
Warning (10229): Verilog HDL Expression warning at chris_slave.v(94): truncated literal to match 4 bits File: /home/chris/FPGA/chris/Qsys/chris_slave.v Line: 94
Warning (10229): Verilog HDL Expression warning at chris_slave.v(95): truncated literal to match 4 bits File: /home/chris/FPGA/chris/Qsys/chris_slave.v Line: 95
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/chris_slave.v
    Info (12023): Found entity 1: chris_slave File: /home/chris/FPGA/chris/Qsys/chris_slave.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file chris_proj.bdf
    Info (12023): Found entity 1: chris_proj
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/soc_design.v
    Info (12023): Found entity 1: soc_design File: /home/chris/FPGA/chris/db/ip/soc_design/soc_design.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_up_rs232_counters.v
    Info (12023): Found entity 1: altera_up_rs232_counters File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v
    Info (12023): Found entity 1: altera_up_rs232_in_deserializer File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_up_rs232_out_serializer.v
    Info (12023): Found entity 1: altera_up_rs232_out_serializer File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_out_serializer.v Line: 28
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_sync_fifo.v Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_wrap_burst_converter.sv Line: 27
Warning (10229): Verilog HDL Expression warning at chris_slave.v(93): truncated literal to match 4 bits File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_slave.v Line: 93
Warning (10229): Verilog HDL Expression warning at chris_slave.v(94): truncated literal to match 4 bits File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_slave.v Line: 94
Warning (10229): Verilog HDL Expression warning at chris_slave.v(95): truncated literal to match 4 bits File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_slave.v Line: 95
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/chris_slave.v
    Info (12023): Found entity 1: chris_slave File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_slave.v Line: 12
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/soc_design/submodules/soc_design_General_DMA.v
    Info (12023): Found entity 1: soc_design_General_DMA_read_data_mux File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v Line: 21
    Info (12023): Found entity 2: soc_design_General_DMA_byteenables File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v Line: 95
    Info (12023): Found entity 3: soc_design_General_DMA_fifo_module_fifo_ram_module File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v Line: 131
    Info (12023): Found entity 4: soc_design_General_DMA_fifo_module File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v Line: 229
    Info (12023): Found entity 5: soc_design_General_DMA_mem_read File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v Line: 392
    Info (12023): Found entity 6: soc_design_General_DMA_mem_write File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v Line: 479
    Info (12023): Found entity 7: soc_design_General_DMA File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v Line: 528
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/soc_design/submodules/soc_design_JTAG.v
    Info (12023): Found entity 1: soc_design_JTAG_sim_scfifo_w File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v Line: 21
    Info (12023): Found entity 2: soc_design_JTAG_scfifo_w File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v Line: 77
    Info (12023): Found entity 3: soc_design_JTAG_sim_scfifo_r File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v Line: 162
    Info (12023): Found entity 4: soc_design_JTAG_scfifo_r File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v Line: 240
    Info (12023): Found entity 5: soc_design_JTAG File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v Line: 327
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_SDRAM.v
    Info (12023): Found entity 1: soc_design_SDRAM_input_efifo_module File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v Line: 21
    Info (12023): Found entity 2: soc_design_SDRAM File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v Line: 158
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_SRAM.v
    Info (12023): Found entity 1: soc_design_SRAM File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SRAM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_Sys_Timer.v
    Info (12023): Found entity 1: soc_design_Sys_Timer File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_Sys_Timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_SystemID.v
    Info (12023): Found entity 1: soc_design_SystemID File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SystemID.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_UART_COM.v
    Info (12023): Found entity 1: soc_design_UART_COM File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_UART_COM.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_irq_mapper.sv
    Info (12023): Found entity 1: soc_design_irq_mapper File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_design_mm_interconnect_0 File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_avalon_st_adapter File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_008.v
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_avalon_st_adapter_008 File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_008.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0 File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_cmd_demux File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_cmd_demux_001 File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_cmd_demux_002 File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_cmd_mux File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_005.sv
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_cmd_mux_005 File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_005.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_008.sv
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_cmd_mux_008 File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_008.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_router_default_decode File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_design_mm_interconnect_0_router File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_router_001_default_decode File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_design_mm_interconnect_0_router_001 File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_router_002_default_decode File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_design_mm_interconnect_0_router_002 File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_router_004_default_decode File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: soc_design_mm_interconnect_0_router_004 File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_router_009_default_decode File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_009.sv Line: 45
    Info (12023): Found entity 2: soc_design_mm_interconnect_0_router_009 File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_012.sv
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_router_012_default_decode File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_012.sv Line: 45
    Info (12023): Found entity 2: soc_design_mm_interconnect_0_router_012 File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_012.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_rsp_demux File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux_005.sv
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_rsp_demux_005 File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux_005.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux_008.sv
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_rsp_demux_008 File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux_008.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_rsp_mux File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_rsp_mux_001 File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: soc_design_mm_interconnect_0_rsp_mux_002 File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core.v
    Info (12023): Found entity 1: soc_design_niosII_core File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v
    Info (12023): Found entity 1: soc_design_niosII_core_cpu_ic_data_module File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 21
    Info (12023): Found entity 2: soc_design_niosII_core_cpu_ic_tag_module File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 88
    Info (12023): Found entity 3: soc_design_niosII_core_cpu_bht_module File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 156
    Info (12023): Found entity 4: soc_design_niosII_core_cpu_register_bank_a_module File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 224
    Info (12023): Found entity 5: soc_design_niosII_core_cpu_register_bank_b_module File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 289
    Info (12023): Found entity 6: soc_design_niosII_core_cpu_dc_tag_module File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 354
    Info (12023): Found entity 7: soc_design_niosII_core_cpu_dc_data_module File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 419
    Info (12023): Found entity 8: soc_design_niosII_core_cpu_dc_victim_module File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 487
    Info (12023): Found entity 9: soc_design_niosII_core_cpu_nios2_oci_debug File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 554
    Info (12023): Found entity 10: soc_design_niosII_core_cpu_nios2_oci_break File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 699
    Info (12023): Found entity 11: soc_design_niosII_core_cpu_nios2_oci_xbrk File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 991
    Info (12023): Found entity 12: soc_design_niosII_core_cpu_nios2_oci_dbrk File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 1251
    Info (12023): Found entity 13: soc_design_niosII_core_cpu_nios2_oci_itrace File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 1439
    Info (12023): Found entity 14: soc_design_niosII_core_cpu_nios2_oci_td_mode File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 1623
    Info (12023): Found entity 15: soc_design_niosII_core_cpu_nios2_oci_dtrace File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 1690
    Info (12023): Found entity 16: soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 1771
    Info (12023): Found entity 17: soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 1842
    Info (12023): Found entity 18: soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 1884
    Info (12023): Found entity 19: soc_design_niosII_core_cpu_nios2_oci_fifo File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 1930
    Info (12023): Found entity 20: soc_design_niosII_core_cpu_nios2_oci_pib File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 2415
    Info (12023): Found entity 21: soc_design_niosII_core_cpu_nios2_oci_im File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 2437
    Info (12023): Found entity 22: soc_design_niosII_core_cpu_nios2_performance_monitors File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 2506
    Info (12023): Found entity 23: soc_design_niosII_core_cpu_nios2_avalon_reg File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 2522
    Info (12023): Found entity 24: soc_design_niosII_core_cpu_ociram_sp_ram_module File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 2614
    Info (12023): Found entity 25: soc_design_niosII_core_cpu_nios2_ocimem File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 2678
    Info (12023): Found entity 26: soc_design_niosII_core_cpu_nios2_oci File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 2858
    Info (12023): Found entity 27: soc_design_niosII_core_cpu File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 3406
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: soc_design_niosII_core_cpu_debug_slave_sysclk File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: soc_design_niosII_core_cpu_debug_slave_tck File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: soc_design_niosII_core_cpu_debug_slave_wrapper File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core_cpu_mult_cell.v
    Info (12023): Found entity 1: soc_design_niosII_core_cpu_mult_cell File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core_cpu_test_bench.v
    Info (12023): Found entity 1: soc_design_niosII_core_cpu_test_bench File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_system_pll.v
    Info (12023): Found entity 1: soc_design_system_pll File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_system_pll.v Line: 2
Warning (10037): Verilog HDL or VHDL warning at soc_design_SDRAM.v(316): conditional expression evaluates to a constant File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v Line: 316
Warning (10037): Verilog HDL or VHDL warning at soc_design_SDRAM.v(326): conditional expression evaluates to a constant File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v Line: 326
Warning (10037): Verilog HDL or VHDL warning at soc_design_SDRAM.v(336): conditional expression evaluates to a constant File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v Line: 336
Warning (10037): Verilog HDL or VHDL warning at soc_design_SDRAM.v(680): conditional expression evaluates to a constant File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v Line: 680
Info (12127): Elaborating entity "chris_proj" for the top level hierarchy
Info (12128): Elaborating entity "soc_design" for hierarchy "soc_design:inst"
Info (12128): Elaborating entity "soc_design_General_DMA" for hierarchy "soc_design:inst|soc_design_General_DMA:general_dma" File: /home/chris/FPGA/chris/db/ip/soc_design/soc_design.v Line: 138
Info (12128): Elaborating entity "soc_design_General_DMA_read_data_mux" for hierarchy "soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_read_data_mux:the_soc_design_General_DMA_read_data_mux" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v Line: 677
Info (12128): Elaborating entity "soc_design_General_DMA_byteenables" for hierarchy "soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_byteenables:the_soc_design_General_DMA_byteenables" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v Line: 686
Info (12128): Elaborating entity "soc_design_General_DMA_fifo_module" for hierarchy "soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v Line: 909
Info (12128): Elaborating entity "soc_design_General_DMA_fifo_module_fifo_ram_module" for hierarchy "soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v Line: 378
Info (12128): Elaborating entity "lpm_ram_dp" for hierarchy "soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v Line: 204
Info (12130): Elaborated megafunction instantiation "soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v Line: 204
Info (12133): Instantiated megafunction "soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" with the following parameter: File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v Line: 204
    Info (12134): Parameter "lpm_file" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "USE_EAB=ON"
    Info (12134): Parameter "lpm_indata" = "REGISTERED"
    Info (12134): Parameter "lpm_outdata" = "UNREGISTERED"
    Info (12134): Parameter "lpm_rdaddress_control" = "REGISTERED"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthad" = "9"
    Info (12134): Parameter "lpm_wraddress_control" = "REGISTERED"
    Info (12134): Parameter "suppress_memory_conversion_warnings" = "ON"
Info (12128): Elaborating entity "altdpram" for hierarchy "soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/lpm_ram_dp.tdf Line: 72
Info (12131): Elaborated megafunction instantiation "soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram", which is child of megafunction instantiation "soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/lpm_ram_dp.tdf Line: 72
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altdpram.tdf Line: 207
Info (12131): Elaborated megafunction instantiation "soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block", which is child of megafunction instantiation "soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altdpram.tdf Line: 207
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jm02.tdf
    Info (12023): Found entity 1: altsyncram_jm02 File: /home/chris/FPGA/chris/db/altsyncram_jm02.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jm02" for hierarchy "soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_jm02:auto_generated" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "soc_design_General_DMA_mem_read" for hierarchy "soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_mem_read:the_soc_design_General_DMA_mem_read" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v Line: 923
Info (12128): Elaborating entity "soc_design_General_DMA_mem_write" for hierarchy "soc_design:inst|soc_design_General_DMA:general_dma|soc_design_General_DMA_mem_write:the_soc_design_General_DMA_mem_write" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v Line: 945
Info (12128): Elaborating entity "soc_design_JTAG" for hierarchy "soc_design:inst|soc_design_JTAG:jtag" File: /home/chris/FPGA/chris/db/ip/soc_design/soc_design.v Line: 151
Info (12128): Elaborating entity "soc_design_JTAG_scfifo_w" for hierarchy "soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v Line: 415
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v Line: 137
Info (12130): Elaborated megafunction instantiation "soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v Line: 137
Info (12133): Instantiated megafunction "soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v Line: 137
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: /home/chris/FPGA/chris/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: /home/chris/FPGA/chris/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: /home/chris/FPGA/chris/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/chris/FPGA/chris/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: /home/chris/FPGA/chris/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/chris/FPGA/chris/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: /home/chris/FPGA/chris/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: /home/chris/FPGA/chris/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: /home/chris/FPGA/chris/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: /home/chris/FPGA/chris/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: /home/chris/FPGA/chris/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "soc_design_JTAG_scfifo_r" for hierarchy "soc_design:inst|soc_design_JTAG:jtag|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v Line: 429
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v Line: 564
Info (12130): Elaborated megafunction instantiation "soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v Line: 564
Info (12133): Instantiated megafunction "soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic" with the following parameter: File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v Line: 564
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12131): Elaborated megafunction instantiation "soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "soc_design:inst|soc_design_JTAG:jtag|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12128): Elaborating entity "soc_design_SDRAM" for hierarchy "soc_design:inst|soc_design_SDRAM:sdram" File: /home/chris/FPGA/chris/db/ip/soc_design/soc_design.v Line: 174
Info (12128): Elaborating entity "soc_design_SDRAM_input_efifo_module" for hierarchy "soc_design:inst|soc_design_SDRAM:sdram|soc_design_SDRAM_input_efifo_module:the_soc_design_SDRAM_input_efifo_module" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v Line: 296
Info (12128): Elaborating entity "soc_design_SRAM" for hierarchy "soc_design:inst|soc_design_SRAM:sram" File: /home/chris/FPGA/chris/db/ip/soc_design/soc_design.v Line: 187
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SRAM.v Line: 66
Info (12130): Elaborated megafunction instantiation "soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SRAM.v Line: 66
Info (12133): Instantiated megafunction "soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram" with the following parameter: File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SRAM.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "soc_design_SRAM.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "20480"
    Info (12134): Parameter "numwords_a" = "20480"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qhi1.tdf
    Info (12023): Found entity 1: altsyncram_qhi1 File: /home/chris/FPGA/chris/db/altsyncram_qhi1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_qhi1" for hierarchy "soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram|altsyncram_qhi1:auto_generated" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: /home/chris/FPGA/chris/db/decode_7la.tdf Line: 23
Info (12128): Elaborating entity "decode_7la" for hierarchy "soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram|altsyncram_qhi1:auto_generated|decode_7la:decode3" File: /home/chris/FPGA/chris/db/altsyncram_qhi1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: /home/chris/FPGA/chris/db/mux_4hb.tdf Line: 23
Info (12128): Elaborating entity "mux_4hb" for hierarchy "soc_design:inst|soc_design_SRAM:sram|altsyncram:the_altsyncram|altsyncram_qhi1:auto_generated|mux_4hb:mux2" File: /home/chris/FPGA/chris/db/altsyncram_qhi1.tdf Line: 45
Info (12128): Elaborating entity "soc_design_Sys_Timer" for hierarchy "soc_design:inst|soc_design_Sys_Timer:sys_timer" File: /home/chris/FPGA/chris/db/ip/soc_design/soc_design.v Line: 198
Info (12128): Elaborating entity "soc_design_SystemID" for hierarchy "soc_design:inst|soc_design_SystemID:systemid" File: /home/chris/FPGA/chris/db/ip/soc_design/soc_design.v Line: 205
Info (12128): Elaborating entity "soc_design_UART_COM" for hierarchy "soc_design:inst|soc_design_UART_COM:uart_com" File: /home/chris/FPGA/chris/db/ip/soc_design/soc_design.v Line: 220
Warning (10036): Verilog HDL or VHDL warning at soc_design_UART_COM.v(104): object "write_data_parity" assigned a value but never read File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_UART_COM.v Line: 104
Info (12128): Elaborating entity "altera_up_rs232_in_deserializer" for hierarchy "soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_UART_COM.v Line: 249
Info (12128): Elaborating entity "altera_up_rs232_counters" for hierarchy "soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v Line: 162
Warning (10230): Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (10) File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_counters.v Line: 105
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v Line: 187
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" with the following parameter: File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_q9a1.tdf
    Info (12023): Found entity 1: scfifo_q9a1 File: /home/chris/FPGA/chris/db/scfifo_q9a1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_q9a1" for hierarchy "soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_d1a1.tdf
    Info (12023): Found entity 1: a_dpfifo_d1a1 File: /home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_d1a1" for hierarchy "soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo" File: /home/chris/FPGA/chris/db/scfifo_q9a1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t0i1.tdf
    Info (12023): Found entity 1: altsyncram_t0i1 File: /home/chris/FPGA/chris/db/altsyncram_t0i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_t0i1" for hierarchy "soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram" File: /home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: /home/chris/FPGA/chris/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cmpr_6l8:almost_full_comparer" File: /home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cmpr_6l8:three_comparison" File: /home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: /home/chris/FPGA/chris/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb" File: /home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: /home/chris/FPGA/chris/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter" File: /home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: /home/chris/FPGA/chris/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr" File: /home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf Line: 59
Info (12128): Elaborating entity "altera_up_rs232_out_serializer" for hierarchy "soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_out_serializer:RS232_Out_Serializer" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_UART_COM.v Line: 271
Info (12128): Elaborating entity "chris_slave" for hierarchy "soc_design:inst|chris_slave:convolution_slave" File: /home/chris/FPGA/chris/db/ip/soc_design/soc_design.v Line: 232
Warning (10036): Verilog HDL or VHDL warning at chris_slave.v(66): object "data_in" assigned a value but never read File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_slave.v Line: 66
Warning (10036): Verilog HDL or VHDL warning at chris_slave.v(67): object "data_out" assigned a value but never read File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_slave.v Line: 67
Warning (10036): Verilog HDL or VHDL warning at chris_slave.v(77): object "kernel_parameter" assigned a value but never read File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_slave.v Line: 77
Warning (10036): Verilog HDL or VHDL warning at chris_slave.v(78): object "image_paramete" assigned a value but never read File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_slave.v Line: 78
Info (12128): Elaborating entity "soc_design_niosII_core" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core" File: /home/chris/FPGA/chris/db/ip/soc_design/soc_design.v Line: 265
Info (12128): Elaborating entity "soc_design_niosII_core_cpu" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core.v Line: 73
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_test_bench" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_test_bench:the_soc_design_niosII_core_cpu_test_bench" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 5970
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_ic_data_module" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 6972
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data|altsyncram:the_altsyncram" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: /home/chris/FPGA/chris/db/altsyncram_spj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_ic_tag_module" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 7038
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag|altsyncram:the_altsyncram" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 127
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qgj1.tdf
    Info (12023): Found entity 1: altsyncram_qgj1 File: /home/chris/FPGA/chris/db/altsyncram_qgj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qgj1" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_qgj1:auto_generated" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_bht_module" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 7208
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht|altsyncram:the_altsyncram" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 195
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: /home/chris/FPGA/chris/db/altsyncram_pdj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_register_bank_a_module" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 8156
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 260
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: /home/chris/FPGA/chris/db/altsyncram_voi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_register_bank_b_module" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_register_bank_b_module:soc_design_niosII_core_cpu_register_bank_b" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 8174
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_mult_cell" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 8759
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_mult_cell.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: /home/chris/FPGA/chris/db/altera_mult_add_37p2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/chris/FPGA/chris/db/altera_mult_add_37p2.v Line: 117
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_dc_tag_module" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 9181
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag|altsyncram:the_altsyncram" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 390
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jpi1.tdf
    Info (12023): Found entity 1: altsyncram_jpi1 File: /home/chris/FPGA/chris/db/altsyncram_jpi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jpi1" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_dc_data_module" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 9247
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data|altsyncram:the_altsyncram" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 458
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: /home/chris/FPGA/chris/db/altsyncram_4kl1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_dc_victim_module" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 9359
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim|altsyncram:the_altsyncram" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 526
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: /home/chris/FPGA/chris/db/altsyncram_baj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_nios2_oci" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 10184
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_nios2_oci_debug" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 3077
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 623
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_nios2_oci_break" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_break:the_soc_design_niosII_core_cpu_nios2_oci_break" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 3107
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_nios2_oci_xbrk" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_xbrk:the_soc_design_niosII_core_cpu_nios2_oci_xbrk" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 3130
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_nios2_oci_dbrk" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_dbrk:the_soc_design_niosII_core_cpu_nios2_oci_dbrk" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 3157
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_nios2_oci_itrace" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_itrace:the_soc_design_niosII_core_cpu_nios2_oci_itrace" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 3196
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_nios2_oci_dtrace" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_dtrace:the_soc_design_niosII_core_cpu_nios2_oci_dtrace" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 3211
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_nios2_oci_td_mode" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_dtrace:the_soc_design_niosII_core_cpu_nios2_oci_dtrace|soc_design_niosII_core_cpu_nios2_oci_td_mode:soc_design_niosII_core_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 1739
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_nios2_oci_fifo" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 3226
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo|soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt:the_soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 2048
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo|soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc:the_soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 2057
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo|soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc:the_soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 2066
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_nios2_oci_pib" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_pib:the_soc_design_niosII_core_cpu_nios2_oci_pib" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 3231
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_nios2_oci_im" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_im:the_soc_design_niosII_core_cpu_nios2_oci_im" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 3245
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_nios2_avalon_reg" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 3264
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_nios2_ocimem" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 3284
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_ociram_sp_ram_module" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 2828
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 2653
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: /home/chris/FPGA/chris/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_debug_slave_wrapper" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 3386
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_debug_slave_tck" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v Line: 156
Info (12128): Elaborating entity "soc_design_niosII_core_cpu_debug_slave_sysclk" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v Line: 176
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v Line: 206
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/chris/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "soc_design_system_pll" for hierarchy "soc_design:inst|soc_design_system_pll:system_pll" File: /home/chris/FPGA/chris/db/ip/soc_design/soc_design.v Line: 273
Info (12128): Elaborating entity "altera_pll" for hierarchy "soc_design:inst|soc_design_system_pll:system_pll|altera_pll:altera_pll_i" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_system_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "soc_design:inst|soc_design_system_pll:system_pll|altera_pll:altera_pll_i" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_system_pll.v Line: 88
Info (12133): Instantiated megafunction "soc_design:inst|soc_design_system_pll:system_pll|altera_pll:altera_pll_i" with the following parameter: File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_system_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "8250 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "soc_design_mm_interconnect_0" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0" File: /home/chris/FPGA/chris/db/ip/soc_design/soc_design.v Line: 362
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_data_master_translator" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 947
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosii_core_instruction_master_translator" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 1007
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:general_dma_read_master_translator" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 1067
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:general_dma_write_master_translator" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 1127
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 1191
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_com_avalon_rs232_slave_translator" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 1255
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:convolution_slave_avs_s0_translator" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 1319
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:general_dma_control_port_slave_translator" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 1383
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systemid_control_slave_translator" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 1447
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 1575
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 1639
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 1703
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosii_core_data_master_agent" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 1784
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosii_core_instruction_master_agent" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 1865
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:general_dma_read_master_agent" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 1946
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:general_dma_write_master_agent" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 2027
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 2111
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 2152
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 3111
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 3152
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 3193
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_router" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router:router" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 3209
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_router_default_decode" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router:router|soc_design_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv Line: 192
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_router_001" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_001:router_001" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 3225
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_router_001_default_decode" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_001:router_001|soc_design_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_router_002" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_002:router_002" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 3241
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_002:router_002|soc_design_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv Line: 174
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_router_004" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_004" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 3273
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_router_004_default_decode" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_004:router_004|soc_design_mm_interconnect_0_router_004_default_decode:the_default_decode" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_router_009" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_009:router_009" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 3353
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_router_009_default_decode" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_009:router_009|soc_design_mm_interconnect_0_router_009_default_decode:the_default_decode" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_009.sv Line: 178
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_router_012" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_012:router_012" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 3401
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_router_012_default_decode" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_router_012:router_012|soc_design_mm_interconnect_0_router_012_default_decode:the_default_decode" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_012.sv Line: 180
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosii_core_data_master_limiter" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 3451
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 3551
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 3801
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 3951
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_cmd_demux" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 4016
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_cmd_demux_001" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 4045
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_cmd_demux_002" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 4062
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_cmd_mux" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 4096
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_cmd_mux_005" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 4187
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_005.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_cmd_mux_008" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 4262
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_008.sv Line: 315
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_rsp_demux" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 4279
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_rsp_demux_005" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux_005:rsp_demux_005" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 4370
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_rsp_demux_008" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_demux_008:rsp_demux_008" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 4445
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_rsp_mux" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 4510
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_rsp_mux_001" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 4539
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_rsp_mux_002" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 4556
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 4639
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 4771
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 4866
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_avalon_st_adapter_008" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v Line: 5098
Info (12128): Elaborating entity "soc_design_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0" for hierarchy "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|soc_design_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008|soc_design_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0:error_adapter_0" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_008.v Line: 200
Info (12128): Elaborating entity "soc_design_irq_mapper" for hierarchy "soc_design:inst|soc_design_irq_mapper:irq_mapper" File: /home/chris/FPGA/chris/db/ip/soc_design/soc_design.v Line: 372
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_design:inst|altera_reset_controller:rst_controller" File: /home/chris/FPGA/chris/db/ip/soc_design/soc_design.v Line: 435
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_controller.v Line: 220
Warning (12020): Port "jdo" on the entity instantiation of "the_soc_design_niosII_core_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: /home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v Line: 3196
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2017.07.20.10:58:53 Progress: Loading sldb20bc4dc/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb20bc4dc/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/chris/FPGA/chris/db/ip/sldb20bc4dc/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 167
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: /home/chris/FPGA/chris/db/altsyncram_40n1.tdf Line: 28
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "uart_GND" is stuck at GND
    Warning (13410): Pin "dram_cke" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 720 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/chris/FPGA/chris/output_files/chris_proj.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6888 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 27 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 6438 logic cells
    Info (21064): Implemented 395 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 1558 megabytes
    Info: Processing ended: Thu Jul 20 10:59:12 2017
    Info: Elapsed time: 00:01:05
    Info: Total CPU time (on all processors): 00:02:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/chris/FPGA/chris/output_files/chris_proj.map.smsg.


