V3 12
FL D:/Docu_Jelle/School/Avans/TI/Blok7/VHDL/wekelijks/week1/AND_module.vhd 2015/02/02.22:21:01 P.49d
EN work/AND_module 1422995614 \
      FL D:/Docu_Jelle/School/Avans/TI/Blok7/VHDL/wekelijks/week1/AND_module.vhd \
      PB ieee/std_logic_1164 1354696159
AR work/AND_module/behaviour 1422995615 \
      FL D:/Docu_Jelle/School/Avans/TI/Blok7/VHDL/wekelijks/week1/AND_module.vhd \
      EN work/AND_module 1422995614
FL D:/Docu_Jelle/School/Avans/TI/Blok7/VHDL/wekelijks/week1/FULL-ADDER_model.vhd 2015/02/02.21:45:05 P.49d
EN work/FULLADDER_model 1423475681 \
      FL D:/Docu_Jelle/School/Avans/TI/Blok7/VHDL/wekelijks/week1/FULL-ADDER_model.vhd \
      PB ieee/std_logic_1164 1354696159
AR work/FULLADDER_model/Behavioral 1423475682 \
      FL D:/Docu_Jelle/School/Avans/TI/Blok7/VHDL/wekelijks/week1/FULL-ADDER_model.vhd \
      EN work/FULLADDER_model 1423475681
FL D:/Docu_Jelle/School/Avans/TI/Blok7/VHDL/wekelijks/week1/OR_module.vhd 2015/02/02.21:40:00 P.49d
EN work/OR_module 1422995618 \
      FL D:/Docu_Jelle/School/Avans/TI/Blok7/VHDL/wekelijks/week1/OR_module.vhd \
      PB ieee/std_logic_1164 1354696159
AR work/OR_module/Behavioral 1422995619 \
      FL D:/Docu_Jelle/School/Avans/TI/Blok7/VHDL/wekelijks/week1/OR_module.vhd \
      EN work/OR_module 1422995618
FL D:/Docu_Jelle/School/Avans/TI/Blok7/VHDL/wekelijks/week1/XOR.vhd 2015/02/02.22:21:10 P.49d
EN work/XOR_module 1422995620 \
      FL D:/Docu_Jelle/School/Avans/TI/Blok7/VHDL/wekelijks/week1/XOR.vhd \
      PB ieee/std_logic_1164 1354696159
AR work/XOR_module/behaviour 1422995621 \
      FL D:/Docu_Jelle/School/Avans/TI/Blok7/VHDL/wekelijks/week1/XOR.vhd \
      EN work/XOR_module 1422995620
