

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out_x2'
================================================================
* Date:           Tue Sep  6 09:44:29 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.217 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    13315|    13315|  44.379 us|  44.379 us|  13315|  13315|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                       Loop Name                                       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- C_drain_IO_L2_out_x2_loop_1_C_drain_IO_L2_out_x2_loop_3_C_drain_IO_L2_out_x2_loop_4  |    13313|    13313|         3|          1|          1|  13312|       yes|
        +---------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      127|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      115|     -|
|Register             |        -|      -|      168|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      168|      242|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_122_p2               |         +|   0|  0|   9|           2|           1|
    |add_ln890_157_fu_110_p2           |         +|   0|  0|  21|          14|           1|
    |add_ln890_fu_162_p2               |         +|   0|  0|  21|          14|           1|
    |ap_block_state4_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_151                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op31_read_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op33_read_state3     |       and|   0|  0|   2|           1|           1|
    |cmp_i_i35_fu_134_p2               |      icmp|   0|  0|   8|           2|           1|
    |cmp_i_i_mid1_fu_128_p2            |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln89038_fu_140_p2            |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln890_fu_116_p2              |      icmp|   0|  0|  12|          14|          13|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln18130_fu_146_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln890_391_fu_168_p3        |    select|   0|  0|  14|           1|           1|
    |select_ln890_fu_154_p3            |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 127|          75|          45|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  20|          4|    1|          4|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                         |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_fifo_data_2_reg_100        |  14|          3|   64|        192|
    |c3_V_reg_78                                     |   9|          2|    2|          4|
    |fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_0_x2135_blk_n    |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_1_x2136_blk_n    |   9|          2|    1|          2|
    |indvar_flatten11_reg_89                         |   9|          2|   14|         28|
    |indvar_flatten31_reg_67                         |   9|          2|   14|         28|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 115|         25|  101|        268|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   3|   0|    3|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_fifo_data_2_reg_100  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_fifo_data_2_reg_100  |  64|   0|   64|          0|
    |c3_V_reg_78                               |   2|   0|    2|          0|
    |icmp_ln890_reg_181                        |   1|   0|    1|          0|
    |icmp_ln890_reg_181_pp0_iter1_reg          |   1|   0|    1|          0|
    |indvar_flatten11_reg_89                   |  14|   0|   14|          0|
    |indvar_flatten31_reg_67                   |  14|   0|   14|          0|
    |select_ln18130_reg_185                    |   1|   0|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 168|   0|  168|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|                      C_drain_IO_L2_out_x2|  return value|
|fifo_C_drain_C_drain_IO_L2_out_1_x2136_dout       |   in|   64|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x2136|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_1_x2136_empty_n    |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x2136|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_1_x2136_read       |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x2136|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_x2135_din        |  out|   64|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_0_x2135|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_x2135_full_n     |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_0_x2135|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_x2135_write      |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_0_x2135|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_dout     |   in|   64|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0_x2109|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0_x2109|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_x2109_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0_x2109|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L2_out_1_x2136, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x2135, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_0_x2109, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%br_ln18130 = br void" [./dut.cpp:18130]   --->   Operation 9 'br' 'br_ln18130' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i14 0, void, i14 %add_ln890_157, void"   --->   Operation 10 'phi' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%c3_V = phi i2 0, void, i2 %select_ln890, void"   --->   Operation 11 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i14 0, void, i14 %select_ln890_391, void"   --->   Operation 12 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.76ns)   --->   "%add_ln890_157 = add i14 %indvar_flatten31, i14 1"   --->   Operation 13 'add' 'add_ln890_157' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.65ns)   --->   "%icmp_ln890 = icmp_eq  i14 %indvar_flatten31, i14 13312"   --->   Operation 14 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split6, void"   --->   Operation 15 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.43ns)   --->   "%add_ln691 = add i2 %c3_V, i2 1"   --->   Operation 16 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_x2_loop_1_C_drain_IO_L2_out_x2_loop_3_C_drain_IO_L2_out_x2_loop_4_str"   --->   Operation 17 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13312, i64 13312, i64 13312"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.34ns)   --->   "%cmp_i_i_mid1 = icmp_eq  i2 %add_ln691, i2 0"   --->   Operation 19 'icmp' 'cmp_i_i_mid1' <Predicate = (!icmp_ln890)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.34ns)   --->   "%cmp_i_i35 = icmp_eq  i2 %c3_V, i2 0"   --->   Operation 20 'icmp' 'cmp_i_i35' <Predicate = (!icmp_ln890)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.65ns)   --->   "%icmp_ln89038 = icmp_eq  i14 %indvar_flatten11, i14 6656"   --->   Operation 21 'icmp' 'icmp_ln89038' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln18130 = select i1 %icmp_ln89038, i1 %cmp_i_i_mid1, i1 %cmp_i_i35" [./dut.cpp:18130]   --->   Operation 22 'select' 'select_ln18130' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln89038, i2 %add_ln691, i2 %c3_V"   --->   Operation 23 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_x2_loop_2_C_drain_IO_L2_out_x2_loop_3_C_drain_IO_L2_out_x2_loop_4_str"   --->   Operation 24 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_x2_loop_3_C_drain_IO_L2_out_x2_loop_4_str"   --->   Operation 25 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln18138 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_401" [./dut.cpp:18138]   --->   Operation 26 'specpipeline' 'specpipeline_ln18138' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln18138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_167" [./dut.cpp:18138]   --->   Operation 27 'specloopname' 'specloopname_ln18138' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln18140 = br i1 %select_ln18130, void, void" [./dut.cpp:18140]   --->   Operation 28 'br' 'br_ln18140' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.76ns)   --->   "%add_ln890 = add i14 %indvar_flatten11, i14 1"   --->   Operation 29 'add' 'add_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.34ns)   --->   "%select_ln890_391 = select i1 %icmp_ln89038, i14 1, i14 %add_ln890"   --->   Operation 30 'select' 'select_ln890_391' <Predicate = (!icmp_ln890)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 31 [1/1] (1.21ns)   --->   "%tmp_1 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L2_out_1_x2136" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'tmp_1' <Predicate = (!icmp_ln890 & !select_ln18130)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!icmp_ln890 & !select_ln18130)> <Delay = 0.38>
ST_3 : Operation 33 [1/1] (1.21ns)   --->   "%tmp = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_0_x2109" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'read' 'tmp' <Predicate = (!icmp_ln890 & select_ln18130)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln18142 = br void" [./dut.cpp:18142]   --->   Operation 34 'br' 'br_ln18142' <Predicate = (!icmp_ln890 & select_ln18130)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%fifo_data_2 = phi i64 %tmp, void, i64 %tmp_1, void"   --->   Operation 35 'phi' 'fifo_data_2' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x2135, i64 %fifo_data_2" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 36 'write' 'write_ln174' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln18150 = ret" [./dut.cpp:18150]   --->   Operation 38 'ret' 'ret_ln18150' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L2_out_1_x2136]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L2_out_0_x2135]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_0_0_x2109]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
br_ln18130            (br               ) [ 011110]
indvar_flatten31      (phi              ) [ 001000]
c3_V                  (phi              ) [ 001000]
indvar_flatten11      (phi              ) [ 001000]
add_ln890_157         (add              ) [ 011110]
icmp_ln890            (icmp             ) [ 001110]
br_ln890              (br               ) [ 000000]
add_ln691             (add              ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
cmp_i_i_mid1          (icmp             ) [ 000000]
cmp_i_i35             (icmp             ) [ 000000]
icmp_ln89038          (icmp             ) [ 000000]
select_ln18130        (select           ) [ 001110]
select_ln890          (select           ) [ 011110]
specloopname_ln0      (specloopname     ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
specpipeline_ln18138  (specpipeline     ) [ 000000]
specloopname_ln18138  (specloopname     ) [ 000000]
br_ln18140            (br               ) [ 000000]
add_ln890             (add              ) [ 000000]
select_ln890_391      (select           ) [ 011110]
tmp_1                 (read             ) [ 001110]
br_ln0                (br               ) [ 001110]
tmp                   (read             ) [ 001110]
br_ln18142            (br               ) [ 001110]
fifo_data_2           (phi              ) [ 001010]
write_ln174           (write            ) [ 000000]
br_ln0                (br               ) [ 011110]
ret_ln18150           (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L2_out_1_x2136">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_1_x2136"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L2_out_0_x2135">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_0_x2135"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_0_0_x2109">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_0_x2109"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_401"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out_x2_loop_1_C_drain_IO_L2_out_x2_loop_3_C_drain_IO_L2_out_x2_loop_4_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out_x2_loop_2_C_drain_IO_L2_out_x2_loop_3_C_drain_IO_L2_out_x2_loop_4_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out_x2_loop_3_C_drain_IO_L2_out_x2_loop_4_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_167"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_1_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="0"/>
<pin id="50" dir="0" index="1" bw="64" slack="0"/>
<pin id="51" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln174_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="0" index="2" bw="64" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="67" class="1005" name="indvar_flatten31_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="14" slack="1"/>
<pin id="69" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten31 (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="indvar_flatten31_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="1"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="14" slack="0"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten31/2 "/>
</bind>
</comp>

<comp id="78" class="1005" name="c3_V_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="2" slack="1"/>
<pin id="80" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c3_V (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="c3_V_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="2" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V/2 "/>
</bind>
</comp>

<comp id="89" class="1005" name="indvar_flatten11_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="14" slack="1"/>
<pin id="91" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="indvar_flatten11_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="14" slack="0"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="fifo_data_2_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="102" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_data_2 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="fifo_data_2_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="64" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fifo_data_2/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln890_157_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="14" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_157/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln890_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="14" slack="0"/>
<pin id="118" dir="0" index="1" bw="14" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln691_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="2" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="cmp_i_i_mid1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="0" index="1" bw="2" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_mid1/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="cmp_i_i35_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="0"/>
<pin id="136" dir="0" index="1" bw="2" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i35/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln89038_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="14" slack="0"/>
<pin id="142" dir="0" index="1" bw="14" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89038/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="select_ln18130_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18130/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="select_ln890_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="2" slack="0"/>
<pin id="157" dir="0" index="2" bw="2" slack="0"/>
<pin id="158" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln890_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="14" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="select_ln890_391_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="14" slack="0"/>
<pin id="171" dir="0" index="2" bw="14" slack="0"/>
<pin id="172" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_391/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="add_ln890_157_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="14" slack="0"/>
<pin id="178" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_157 "/>
</bind>
</comp>

<comp id="181" class="1005" name="icmp_ln890_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="185" class="1005" name="select_ln18130_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln18130 "/>
</bind>
</comp>

<comp id="189" class="1005" name="select_ln890_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="0"/>
<pin id="191" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="194" class="1005" name="select_ln890_391_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="14" slack="0"/>
<pin id="196" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_391 "/>
</bind>
</comp>

<comp id="199" class="1005" name="tmp_1_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="1"/>
<pin id="201" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="204" class="1005" name="tmp_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="44" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="44" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="46" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="67" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="109"><net_src comp="103" pin="4"/><net_sink comp="60" pin=2"/></net>

<net id="114"><net_src comp="71" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="71" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="82" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="82" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="93" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="128" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="134" pin="2"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="140" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="122" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="82" pin="4"/><net_sink comp="154" pin=2"/></net>

<net id="166"><net_src comp="93" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="140" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="162" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="110" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="184"><net_src comp="116" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="146" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="154" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="197"><net_src comp="168" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="202"><net_src comp="48" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="207"><net_src comp="54" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="103" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L2_out_0_x2135 | {4 }
 - Input state : 
	Port: C_drain_IO_L2_out_x2 : fifo_C_drain_C_drain_IO_L2_out_1_x2136 | {3 }
	Port: C_drain_IO_L2_out_x2 : fifo_C_drain_C_drain_IO_L1_out_0_0_x2109 | {3 }
  - Chain level:
	State 1
	State 2
		add_ln890_157 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		add_ln691 : 1
		cmp_i_i_mid1 : 2
		cmp_i_i35 : 1
		icmp_ln89038 : 1
		select_ln18130 : 3
		select_ln890 : 2
		br_ln18140 : 4
		add_ln890 : 1
		select_ln890_391 : 2
	State 3
	State 4
		write_ln174 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |   add_ln890_157_fu_110  |    0    |    21   |
|    add   |     add_ln691_fu_122    |    0    |    9    |
|          |     add_ln890_fu_162    |    0    |    21   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln890_fu_116    |    0    |    12   |
|   icmp   |   cmp_i_i_mid1_fu_128   |    0    |    8    |
|          |     cmp_i_i35_fu_134    |    0    |    8    |
|          |   icmp_ln89038_fu_140   |    0    |    12   |
|----------|-------------------------|---------|---------|
|          |  select_ln18130_fu_146  |    0    |    2    |
|  select  |   select_ln890_fu_154   |    0    |    2    |
|          | select_ln890_391_fu_168 |    0    |    14   |
|----------|-------------------------|---------|---------|
|   read   |     tmp_1_read_fu_48    |    0    |    0    |
|          |      tmp_read_fu_54     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_60 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   109   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  add_ln890_157_reg_176 |   14   |
|       c3_V_reg_78      |    2   |
|   fifo_data_2_reg_100  |   64   |
|   icmp_ln890_reg_181   |    1   |
| indvar_flatten11_reg_89|   14   |
| indvar_flatten31_reg_67|   14   |
| select_ln18130_reg_185 |    1   |
|select_ln890_391_reg_194|   14   |
|  select_ln890_reg_189  |    2   |
|      tmp_1_reg_199     |   64   |
|       tmp_reg_204      |   64   |
+------------------------+--------+
|          Total         |   254  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   109  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   254  |    -   |
+-----------+--------+--------+
|   Total   |   254  |   109  |
+-----------+--------+--------+
