Classic Timing Analyzer report for scheme-lab1
Fri Sep 03 17:43:20 2021
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.399 ns    ; D4    ; inst8 ; --         ; C        ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.367 ns    ; inst5 ; Q2    ; C          ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.212 ns   ; D3    ; inst7 ; --         ; C        ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; C               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------+
; tsu                                                          ;
+-------+--------------+------------+------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To     ; To Clock ;
+-------+--------------+------------+------+--------+----------+
; N/A   ; None         ; 3.399 ns   ; D4   ; inst8  ; C        ;
; N/A   ; None         ; 2.779 ns   ; D5   ; inst10 ; C        ;
; N/A   ; None         ; 2.764 ns   ; D2   ; inst5  ; C        ;
; N/A   ; None         ; 2.512 ns   ; D1   ; inst4  ; C        ;
; N/A   ; None         ; 2.480 ns   ; D0   ; inst   ; C        ;
; N/A   ; None         ; 2.456 ns   ; D6   ; inst13 ; C        ;
; N/A   ; None         ; 2.451 ns   ; D3   ; inst7  ; C        ;
+-------+--------------+------------+------+--------+----------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+--------+----+------------+
; Slack ; Required tco ; Actual tco ; From   ; To ; From Clock ;
+-------+--------------+------------+--------+----+------------+
; N/A   ; None         ; 6.367 ns   ; inst5  ; Q2 ; C          ;
; N/A   ; None         ; 6.282 ns   ; inst10 ; Q5 ; C          ;
; N/A   ; None         ; 5.444 ns   ; inst4  ; Q1 ; C          ;
; N/A   ; None         ; 5.392 ns   ; inst8  ; Q4 ; C          ;
; N/A   ; None         ; 5.219 ns   ; inst7  ; Q3 ; C          ;
; N/A   ; None         ; 5.044 ns   ; inst13 ; Q6 ; C          ;
; N/A   ; None         ; 4.997 ns   ; inst   ; Q0 ; C          ;
+-------+--------------+------------+--------+----+------------+


+--------------------------------------------------------------------+
; th                                                                 ;
+---------------+-------------+-----------+------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To     ; To Clock ;
+---------------+-------------+-----------+------+--------+----------+
; N/A           ; None        ; -2.212 ns ; D3   ; inst7  ; C        ;
; N/A           ; None        ; -2.217 ns ; D6   ; inst13 ; C        ;
; N/A           ; None        ; -2.241 ns ; D0   ; inst   ; C        ;
; N/A           ; None        ; -2.273 ns ; D1   ; inst4  ; C        ;
; N/A           ; None        ; -2.525 ns ; D2   ; inst5  ; C        ;
; N/A           ; None        ; -2.540 ns ; D5   ; inst10 ; C        ;
; N/A           ; None        ; -3.160 ns ; D4   ; inst8  ; C        ;
+---------------+-------------+-----------+------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Sep 03 17:43:19 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab1 -c scheme-lab1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "C" is an undefined clock
Info: No valid register-to-register data paths exist for clock "C"
Info: tsu for register "inst8" (data pin = "D4", clock pin = "C") is 3.399 ns
    Info: + Longest pin to register delay is 5.790 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 1; PIN Node = 'D4'
        Info: 2: + IC(4.682 ns) + CELL(0.309 ns) = 5.790 ns; Loc. = LCFF_X33_Y20_N17; Fanout = 1; REG Node = 'inst8'
        Info: Total cell delay = 1.108 ns ( 19.14 % )
        Info: Total interconnect delay = 4.682 ns ( 80.86 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "C" to destination register is 2.481 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'C'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'C~clkctrl'
        Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X33_Y20_N17; Fanout = 1; REG Node = 'inst8'
        Info: Total cell delay = 1.472 ns ( 59.33 % )
        Info: Total interconnect delay = 1.009 ns ( 40.67 % )
Info: tco from clock "C" to destination pin "Q2" through register "inst5" is 6.367 ns
    Info: + Longest clock path from clock "C" to source register is 2.474 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'C'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'C~clkctrl'
        Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X31_Y8_N17; Fanout = 1; REG Node = 'inst5'
        Info: Total cell delay = 1.472 ns ( 59.50 % )
        Info: Total interconnect delay = 1.002 ns ( 40.50 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.799 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y8_N17; Fanout = 1; REG Node = 'inst5'
        Info: 2: + IC(1.807 ns) + CELL(1.992 ns) = 3.799 ns; Loc. = PIN_A5; Fanout = 0; PIN Node = 'Q2'
        Info: Total cell delay = 1.992 ns ( 52.43 % )
        Info: Total interconnect delay = 1.807 ns ( 47.57 % )
Info: th for register "inst7" (data pin = "D3", clock pin = "C") is -2.212 ns
    Info: + Longest clock path from clock "C" to destination register is 2.502 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'C'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'C~clkctrl'
        Info: 3: + IC(0.687 ns) + CELL(0.618 ns) = 2.502 ns; Loc. = LCFF_X37_Y1_N1; Fanout = 1; REG Node = 'inst7'
        Info: Total cell delay = 1.472 ns ( 58.83 % )
        Info: Total interconnect delay = 1.030 ns ( 41.17 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.863 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U6; Fanout = 1; PIN Node = 'D3'
        Info: 2: + IC(3.727 ns) + CELL(0.309 ns) = 4.863 ns; Loc. = LCFF_X37_Y1_N1; Fanout = 1; REG Node = 'inst7'
        Info: Total cell delay = 1.136 ns ( 23.36 % )
        Info: Total interconnect delay = 3.727 ns ( 76.64 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Fri Sep 03 17:43:20 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


