Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f5812dc041f0490b8e68fb6ac1ccfc76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fib_behav xil_defaultlib.tb_fib xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c' [Y:/vivado_project/Fibonacii_output/Fibonacii_output.srcs/sources_1/new/a_b_add.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Launch0
Compiling module xil_defaultlib.Launch1
Compiling module xil_defaultlib.onebit_add
Compiling module xil_defaultlib.a_b_add
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.fibonacii
Compiling module xil_defaultlib.tb_fib
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fib_behav
