

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_WRITE_DATA_LOOP'
================================================================
* Date:           Wed Feb  5 12:49:46 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  3.268 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  28.693 us|  28.693 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE_DATA_LOOP  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %DataIn, i64 666, i64 207, i64 1"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataIn, void @empty_24, i32 0, i32 0, void @empty_26, i32 1, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%RAMSel_cast_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %RAMSel_cast"   --->   Operation 9 'read' 'RAMSel_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2 = load i13 %i"   --->   Operation 12 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.67ns)   --->   "%icmp_ln50 = icmp_eq  i13 %i_2, i13 4096" [Crypto.cpp:50]   --->   Operation 14 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.67ns)   --->   "%add_ln50 = add i13 %i_2, i13 1" [Crypto.cpp:50]   --->   Operation 15 'add' 'add_ln50' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.inc.split, void %sw.epilog.loopexit14.exitStub" [Crypto.cpp:50]   --->   Operation 16 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_cast68 = zext i13 %i_2"   --->   Operation 17 'zext' 'i_cast68' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = trunc i13 %i_2"   --->   Operation 18 'trunc' 'empty' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %i_2, i32 4, i32 11" [Crypto.cpp:50]   --->   Operation 19 'partselect' 'lshr_ln' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%DataIn_addr = getelementptr i32 %DataIn, i64 0, i64 %i_cast68" [Crypto.cpp:51]   --->   Operation 20 'getelementptr' 'DataIn_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%DataIn_load = load i12 %DataIn_addr" [Crypto.cpp:51]   --->   Operation 21 'load' 'DataIn_load' <Predicate = (!icmp_ln50)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %RAMSel_cast_read, void %arrayidx3325.case.0, void %arrayidx3325.case.1" [Crypto.cpp:51]   --->   Operation 22 'br' 'br_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.88ns)   --->   "%switch_ln51 = switch i4 %empty, void %arrayidx3325.case.15, i4 0, void %arrayidx3325.case.0956, i4 1, void %arrayidx3325.case.1957, i4 2, void %arrayidx3325.case.2, i4 3, void %arrayidx3325.case.3, i4 4, void %arrayidx3325.case.4, i4 5, void %arrayidx3325.case.5, i4 6, void %arrayidx3325.case.6, i4 7, void %arrayidx3325.case.7, i4 8, void %arrayidx3325.case.8, i4 9, void %arrayidx3325.case.9, i4 10, void %arrayidx3325.case.10, i4 11, void %arrayidx3325.case.11, i4 12, void %arrayidx3325.case.12, i4 13, void %arrayidx3325.case.13, i4 14, void %arrayidx3325.case.14" [Crypto.cpp:51]   --->   Operation 23 'switch' 'switch_ln51' <Predicate = (!icmp_ln50 & !RAMSel_cast_read)> <Delay = 1.88>
ST_1 : Operation 24 [1/1] (1.88ns)   --->   "%switch_ln51 = switch i4 %empty, void %arrayidx3325.case.15975, i4 0, void %arrayidx3325.case.0960, i4 1, void %arrayidx3325.case.1961, i4 2, void %arrayidx3325.case.2962, i4 3, void %arrayidx3325.case.3963, i4 4, void %arrayidx3325.case.4964, i4 5, void %arrayidx3325.case.5965, i4 6, void %arrayidx3325.case.6966, i4 7, void %arrayidx3325.case.7967, i4 8, void %arrayidx3325.case.8968, i4 9, void %arrayidx3325.case.9969, i4 10, void %arrayidx3325.case.10970, i4 11, void %arrayidx3325.case.11971, i4 12, void %arrayidx3325.case.12972, i4 13, void %arrayidx3325.case.13973, i4 14, void %arrayidx3325.case.14974" [Crypto.cpp:51]   --->   Operation 24 'switch' 'switch_ln51' <Predicate = (!icmp_ln50 & RAMSel_cast_read)> <Delay = 1.88>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln50 = store i13 %add_ln50, i13 %i" [Crypto.cpp:50]   --->   Operation 25 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc" [Crypto.cpp:50]   --->   Operation 26 'br' 'br_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%DataIn_load = load i12 %DataIn_addr" [Crypto.cpp:51]   --->   Operation 27 'load' 'DataIn_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 28 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 14)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 29 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 13)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 30 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 12)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 31 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 11)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 32 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 10)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 33 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 9)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 34 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 8)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 35 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 7)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 36 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 6)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 37 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 5)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 38 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 4)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 39 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 3)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 40 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 2)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 41 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 42 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 0)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit955" [Crypto.cpp:51]   --->   Operation 43 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read & empty == 15)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 44 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 14)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 45 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 13)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 46 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 12)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 47 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 11)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 48 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 49 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 9)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 50 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 51 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 7)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 52 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 6)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 53 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 5)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 54 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 4)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 55 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 3)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 56 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 2)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 57 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 58 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 0)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit959" [Crypto.cpp:51]   --->   Operation 59 'br' 'br_ln51' <Predicate = (RAMSel_cast_read & empty == 15)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 129 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [Crypto.cpp:50]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [Crypto.cpp:50]   --->   Operation 61 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i8 %lshr_ln" [Crypto.cpp:50]   --->   Operation 62 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 63 'getelementptr' 'DataRAM_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%DataRAM_1_addr = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 64 'getelementptr' 'DataRAM_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 65 'getelementptr' 'DataRAM_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 66 'getelementptr' 'DataRAM_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%DataRAM_4_addr = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 67 'getelementptr' 'DataRAM_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 68 'getelementptr' 'DataRAM_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 69 'getelementptr' 'DataRAM_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%DataRAM_7_addr = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 70 'getelementptr' 'DataRAM_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%DataRAM_8_addr = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 71 'getelementptr' 'DataRAM_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%DataRAM_9_addr = getelementptr i32 %DataRAM_9, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 72 'getelementptr' 'DataRAM_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%DataRAM_10_addr = getelementptr i32 %DataRAM_10, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 73 'getelementptr' 'DataRAM_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%DataRAM_11_addr = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 74 'getelementptr' 'DataRAM_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%DataRAM_12_addr = getelementptr i32 %DataRAM_12, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 75 'getelementptr' 'DataRAM_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%DataRAM_13_addr = getelementptr i32 %DataRAM_13, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 76 'getelementptr' 'DataRAM_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%DataRAM_14_addr = getelementptr i32 %DataRAM_14, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 77 'getelementptr' 'DataRAM_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%DataRAM_15_addr = getelementptr i32 %DataRAM_15, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 78 'getelementptr' 'DataRAM_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%DataRAM_16_addr = getelementptr i32 %DataRAM_16, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 79 'getelementptr' 'DataRAM_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%DataRAM_17_addr = getelementptr i32 %DataRAM_17, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 80 'getelementptr' 'DataRAM_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%DataRAM_18_addr = getelementptr i32 %DataRAM_18, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 81 'getelementptr' 'DataRAM_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%DataRAM_19_addr = getelementptr i32 %DataRAM_19, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 82 'getelementptr' 'DataRAM_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%DataRAM_20_addr = getelementptr i32 %DataRAM_20, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 83 'getelementptr' 'DataRAM_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%DataRAM_21_addr = getelementptr i32 %DataRAM_21, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 84 'getelementptr' 'DataRAM_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%DataRAM_22_addr = getelementptr i32 %DataRAM_22, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 85 'getelementptr' 'DataRAM_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%DataRAM_23_addr = getelementptr i32 %DataRAM_23, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 86 'getelementptr' 'DataRAM_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%DataRAM_24_addr = getelementptr i32 %DataRAM_24, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 87 'getelementptr' 'DataRAM_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%DataRAM_25_addr = getelementptr i32 %DataRAM_25, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 88 'getelementptr' 'DataRAM_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%DataRAM_26_addr = getelementptr i32 %DataRAM_26, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 89 'getelementptr' 'DataRAM_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%DataRAM_27_addr = getelementptr i32 %DataRAM_27, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 90 'getelementptr' 'DataRAM_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%DataRAM_28_addr = getelementptr i32 %DataRAM_28, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 91 'getelementptr' 'DataRAM_28_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%DataRAM_29_addr = getelementptr i32 %DataRAM_29, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 92 'getelementptr' 'DataRAM_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%DataRAM_30_addr = getelementptr i32 %DataRAM_30, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 93 'getelementptr' 'DataRAM_30_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%DataRAM_31_addr = getelementptr i32 %DataRAM_31, i64 0, i64 %zext_ln50" [Crypto.cpp:51]   --->   Operation 94 'getelementptr' 'DataRAM_31_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_14_addr" [Crypto.cpp:51]   --->   Operation 95 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_13_addr" [Crypto.cpp:51]   --->   Operation 96 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 97 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_12_addr" [Crypto.cpp:51]   --->   Operation 97 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_11_addr" [Crypto.cpp:51]   --->   Operation 98 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_10_addr" [Crypto.cpp:51]   --->   Operation 99 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_9_addr" [Crypto.cpp:51]   --->   Operation 100 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_8_addr" [Crypto.cpp:51]   --->   Operation 101 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_7_addr" [Crypto.cpp:51]   --->   Operation 102 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_6_addr" [Crypto.cpp:51]   --->   Operation 103 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_5_addr" [Crypto.cpp:51]   --->   Operation 104 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_4_addr" [Crypto.cpp:51]   --->   Operation 105 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_3_addr" [Crypto.cpp:51]   --->   Operation 106 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_2_addr" [Crypto.cpp:51]   --->   Operation 107 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_1_addr" [Crypto.cpp:51]   --->   Operation 108 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_addr" [Crypto.cpp:51]   --->   Operation 109 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_15_addr" [Crypto.cpp:51]   --->   Operation 110 'store' 'store_ln51' <Predicate = (!RAMSel_cast_read & empty == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit" [Crypto.cpp:51]   --->   Operation 111 'br' 'br_ln51' <Predicate = (!RAMSel_cast_read)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_30_addr" [Crypto.cpp:51]   --->   Operation 112 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_29_addr" [Crypto.cpp:51]   --->   Operation 113 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_28_addr" [Crypto.cpp:51]   --->   Operation 114 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 115 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_27_addr" [Crypto.cpp:51]   --->   Operation 115 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_26_addr" [Crypto.cpp:51]   --->   Operation 116 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 117 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_25_addr" [Crypto.cpp:51]   --->   Operation 117 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_24_addr" [Crypto.cpp:51]   --->   Operation 118 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 119 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_23_addr" [Crypto.cpp:51]   --->   Operation 119 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_22_addr" [Crypto.cpp:51]   --->   Operation 120 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_21_addr" [Crypto.cpp:51]   --->   Operation 121 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_20_addr" [Crypto.cpp:51]   --->   Operation 122 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_19_addr" [Crypto.cpp:51]   --->   Operation 123 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_18_addr" [Crypto.cpp:51]   --->   Operation 124 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 125 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_17_addr" [Crypto.cpp:51]   --->   Operation 125 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 126 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_16_addr" [Crypto.cpp:51]   --->   Operation 126 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %DataIn_load, i8 %DataRAM_31_addr" [Crypto.cpp:51]   --->   Operation 127 'store' 'store_ln51' <Predicate = (RAMSel_cast_read & empty == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3325.exit" [Crypto.cpp:51]   --->   Operation 128 'br' 'br_ln51' <Predicate = (RAMSel_cast_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.000ns, clock uncertainty: 1.890ns.

 <State 1>: 3.268ns
The critical path consists of the following:
	'alloca' operation ('i') [35]  (0.000 ns)
	'load' operation ('i') on local variable 'i' [42]  (0.000 ns)
	'add' operation ('add_ln50', Crypto.cpp:50) [45]  (1.679 ns)
	'store' operation ('store_ln50', Crypto.cpp:50) of variable 'add_ln50', Crypto.cpp:50 on local variable 'i' [194]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation ('DataIn_load', Crypto.cpp:51) on array 'DataIn' [87]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('DataRAM_25_addr', Crypto.cpp:51) [79]  (0.000 ns)
	'store' operation ('store_ln51', Crypto.cpp:51) of variable 'DataIn_load', Crypto.cpp:51 on array 'DataRAM_25' [159]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
