// Seed: 4250629527
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    output supply0 id_2,
    input  supply0 id_3
);
  wor id_5;
  ;
  initial begin : LABEL_0
    disable id_6;
  end
  assign id_5 = 1;
  assign id_0 = -1 - -1'h0;
  assign id_1 = id_5;
  assign id_0 = 1'b0;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri1 id_1,
    input  wor  id_2,
    input  wire id_3
);
  logic id_5;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
