# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../alu.sv" \
"../../../../../../cpu.sv" \
"../../../../../../decoder.sv" \
"../../../../../../immgen.sv" \
"../../../../../../regfile.sv" \
"../../../../R4_hello.srcs/sources_1/new/R4_hello_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
