# Hardware design files

- `/boards` is top level evaluation board projects.
- `/rtl` is synthesizable code for `chad`.
- `/testbench` is testbenches for the modules in `/rtl`.
