#--------------------------------------------------------------------------------
# Auto-generated by Migen (7507a2b) & LiteX (2628140e) on 2021-10-18 00:32:58
#--------------------------------------------------------------------------------
csr_base,spiflash,0x82000000,,
csr_base,ctrl,0x82000800,,
csr_base,ethmac,0x82001000,,
csr_base,ethphy,0x82001800,,
csr_base,hub75_controller,0x82002000,,
csr_base,hub75_soc,0x82002800,,
csr_base,identifier_mem,0x82003000,,
csr_base,sdram,0x82003800,,
csr_base,timer0,0x82004000,,
csr_register,spiflash_spi_control,0x82000000,1,rw
csr_register,spiflash_spi_status,0x82000004,1,ro
csr_register,spiflash_spi_mosi,0x82000008,2,rw
csr_register,spiflash_spi_miso,0x82000010,2,ro
csr_register,spiflash_spi_cs,0x82000018,1,rw
csr_register,spiflash_spi_loopback,0x8200001c,1,rw
csr_register,ctrl_reset,0x82000800,1,rw
csr_register,ctrl_scratch,0x82000804,1,rw
csr_register,ctrl_bus_errors,0x82000808,1,ro
csr_register,ethmac_sram_writer_slot,0x82001000,1,ro
csr_register,ethmac_sram_writer_length,0x82001004,1,ro
csr_register,ethmac_sram_writer_errors,0x82001008,1,ro
csr_register,ethmac_sram_writer_ev_status,0x8200100c,1,ro
csr_register,ethmac_sram_writer_ev_pending,0x82001010,1,rw
csr_register,ethmac_sram_writer_ev_enable,0x82001014,1,rw
csr_register,ethmac_sram_reader_start,0x82001018,1,rw
csr_register,ethmac_sram_reader_ready,0x8200101c,1,ro
csr_register,ethmac_sram_reader_level,0x82001020,1,ro
csr_register,ethmac_sram_reader_slot,0x82001024,1,rw
csr_register,ethmac_sram_reader_length,0x82001028,1,rw
csr_register,ethmac_sram_reader_ev_status,0x8200102c,1,ro
csr_register,ethmac_sram_reader_ev_pending,0x82001030,1,rw
csr_register,ethmac_sram_reader_ev_enable,0x82001034,1,rw
csr_register,ethmac_preamble_crc,0x82001038,1,ro
csr_register,ethmac_rx_datapath_preamble_errors,0x8200103c,1,ro
csr_register,ethmac_rx_datapath_crc_errors,0x82001040,1,ro
csr_register,ethphy_crg_reset,0x82001800,1,rw
csr_register,ethphy_rx_inband_status,0x82001804,1,ro
csr_register,ethphy_mdio_w,0x82001808,1,rw
csr_register,ethphy_mdio_r,0x8200180c,1,ro
csr_register,hub75_controller_prelatch_cycles,0x82002000,1,rw
csr_register,hub75_controller_latch_cycles,0x82002004,1,rw
csr_register,hub75_controller_postlatch_cycles,0x82002008,1,rw
csr_register,hub75_controller_output_cycles,0x8200200c,1,rw
csr_register,hub75_controller_addr_switch_cycles,0x82002010,1,rw
csr_register,hub75_controller_enable,0x82002014,1,rw
csr_register,hub75_controller_cycle_length,0x82002018,1,rw
csr_register,hub75_controller_base_addr,0x8200201c,1,rw
csr_register,hub75_soc_mac_address,0x82002800,2,rw
csr_register,hub75_soc_ip_address,0x82002808,1,rw
csr_register,sdram_dfii_control,0x82003800,1,rw
csr_register,sdram_dfii_pi0_command,0x82003804,1,rw
csr_register,sdram_dfii_pi0_command_issue,0x82003808,1,rw
csr_register,sdram_dfii_pi0_address,0x8200380c,1,rw
csr_register,sdram_dfii_pi0_baddress,0x82003810,1,rw
csr_register,sdram_dfii_pi0_wrdata,0x82003814,1,rw
csr_register,sdram_dfii_pi0_rddata,0x82003818,1,ro
csr_register,sdram_dfii_pi1_command,0x8200381c,1,rw
csr_register,sdram_dfii_pi1_command_issue,0x82003820,1,rw
csr_register,sdram_dfii_pi1_address,0x82003824,1,rw
csr_register,sdram_dfii_pi1_baddress,0x82003828,1,rw
csr_register,sdram_dfii_pi1_wrdata,0x8200382c,1,rw
csr_register,sdram_dfii_pi1_rddata,0x82003830,1,ro
csr_register,timer0_load,0x82004000,1,rw
csr_register,timer0_reload,0x82004004,1,rw
csr_register,timer0_en,0x82004008,1,rw
csr_register,timer0_update_value,0x8200400c,1,rw
csr_register,timer0_value,0x82004010,1,ro
csr_register,timer0_ev_status,0x82004014,1,ro
csr_register,timer0_ev_pending,0x82004018,1,rw
csr_register,timer0_ev_enable,0x8200401c,1,rw
constant,config_clock_frequency,64000000,,
constant,config_cpu_reset_addr,0,,
constant,config_cpu_type_serv,None,,
constant,config_cpu_variant_standard,None,,
constant,config_cpu_human_name,serv,,
constant,config_cpu_nop,nop,,
constant,config_with_build_time,None,,
constant,uart_polling,None,,
constant,config_csr_data_width,32,,
constant,config_csr_alignment,32,,
constant,config_bus_standard,wishbone,,
constant,config_bus_data_width,32,,
constant,config_bus_address_width,32,,
constant,ethmac_rx_slots,2,,
constant,ethmac_tx_slots,2,,
constant,ethmac_slot_size,2048,,
memory_region,rom,0x00000000,131072,cached
memory_region,sram,0x01000000,8192,cached
memory_region,main_ram,0x40000000,4096,cached
memory_region,ethmac,0x80000000,8192,io
memory_region,csr,0x82000000,65536,io
