// Seed: 1421408734
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wor id_3,
    input wor id_4,
    output tri1 id_5,
    input tri1 id_6,
    output wand id_7,
    input uwire id_8,
    input uwire id_9,
    input uwire id_10,
    input uwire id_11,
    input wire id_12,
    output tri0 id_13,
    input supply0 id_14,
    input tri1 id_15,
    input tri id_16,
    input supply0 id_17,
    input tri0 id_18,
    input uwire id_19,
    input supply0 id_20,
    input tri1 id_21,
    output tri1 id_22,
    input wand id_23,
    input uwire id_24,
    input supply1 id_25,
    input uwire id_26,
    output tri id_27
);
  wire id_29;
  wire id_30;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    input tri id_3,
    output tri1 id_4,
    output wor id_5,
    input tri id_6,
    output supply1 id_7,
    output wire id_8
);
  assign id_8 = id_3;
  module_0(
      id_3,
      id_1,
      id_1,
      id_3,
      id_3,
      id_5,
      id_6,
      id_0,
      id_3,
      id_2,
      id_1,
      id_3,
      id_2,
      id_4,
      id_3,
      id_1,
      id_2,
      id_6,
      id_1,
      id_6,
      id_2,
      id_2,
      id_7,
      id_2,
      id_2,
      id_2,
      id_3,
      id_8
  );
endmodule
