Design and Simulation of a 32-bit RISC V Core and APB
A 32 Bit RISCV Core with APB protocol for data transfer written with SystemVerilog and verilog.
