ISim log file
Running: D:\Homeworks\FPGA_codes\Ram_IP_core\RAM_16_tb_isim_par.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Homeworks/FPGA_codes/Ram_IP_core/RAM_16_tb_isim_par.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
INFO: SDF backannotation was successful with SDF file netgen/par/ram_ip_core_timesim.sdf, for root module /RAM_16_tb/uut/.
Finished circuit initialization process.
