

================================================================
== Vivado HLS Report for 'test_hls_server'
================================================================
* Date:           Fri Jul 24 17:56:20 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        test_hls_server.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+-----+-----+-----+-----+---------+
        |                 |              |  Latency  |  Interval | Pipeline|
        |     Instance    |    Module    | min | max | min | max |   Type  |
        +-----------------+--------------+-----+-----+-----+-----+---------+
        |Block_proc24_U0  |Block_proc24  |    0|    0|    0|    0|   none  |
        +-----------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        -|       -|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        2|      95|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|       -|    -|
|Register         |        -|      -|        -|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|        2|      95|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+-------+---+----+
    |     Instance    |    Module    | BRAM_18K| DSP48E| FF| LUT|
    +-----------------+--------------+---------+-------+---+----+
    |Block_proc24_U0  |Block_proc24  |        0|      0|  2|  95|
    +-----------------+--------------+---------+-------+---+----+
    |Total            |              |        0|      0|  2|  95|
    +-----------------+--------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+-----------------+-----+-----+--------------+-----------------+--------------+
|input_V_dout     |  in |  577|    ap_fifo   |     input_V     |    pointer   |
|input_V_empty_n  |  in |    1|    ap_fifo   |     input_V     |    pointer   |
|input_V_read     | out |    1|    ap_fifo   |     input_V     |    pointer   |
|output_V_din     | out |  577|    ap_fifo   |     output_V    |    pointer   |
|output_V_full_n  |  in |    1|    ap_fifo   |     output_V    |    pointer   |
|output_V_write   | out |    1|    ap_fifo   |     output_V    |    pointer   |
|ap_clk           |  in |    1| ap_ctrl_none | test_hls_server | return value |
|ap_rst           |  in |    1| ap_ctrl_none | test_hls_server | return value |
+-----------------+-----+-----+--------------+-----------------+--------------+

