
RTOS_Queues_DEMO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f98  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  08007148  08007148  00017148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080072ac  080072ac  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  080072ac  080072ac  000172ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080072b4  080072b4  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080072b4  080072b4  000172b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080072b8  080072b8  000172b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  080072bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020060  2**0
                  CONTENTS
 10 .bss          000057f4  20000060  20000060  00020060  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20005854  20005854  00020060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 14 .debug_info   000200e9  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003ed9  00000000  00000000  000401bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001a58  00000000  00000000  00044098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001493  00000000  00000000  00045af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00027958  00000000  00000000  00046f83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001c500  00000000  00000000  0006e8db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ee698  00000000  00000000  0008addb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000073b8  00000000  00000000  00179474  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  0018082c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000060 	.word	0x20000060
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007130 	.word	0x08007130

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000064 	.word	0x20000064
 80001ec:	08007130 	.word	0x08007130

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000200:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000204:	f000 b970 	b.w	80004e8 <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f000 f806 	bl	8000220 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__udivmoddi4>:
 8000220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000224:	9e08      	ldr	r6, [sp, #32]
 8000226:	460d      	mov	r5, r1
 8000228:	4604      	mov	r4, r0
 800022a:	460f      	mov	r7, r1
 800022c:	2b00      	cmp	r3, #0
 800022e:	d14a      	bne.n	80002c6 <__udivmoddi4+0xa6>
 8000230:	428a      	cmp	r2, r1
 8000232:	4694      	mov	ip, r2
 8000234:	d965      	bls.n	8000302 <__udivmoddi4+0xe2>
 8000236:	fab2 f382 	clz	r3, r2
 800023a:	b143      	cbz	r3, 800024e <__udivmoddi4+0x2e>
 800023c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000240:	f1c3 0220 	rsb	r2, r3, #32
 8000244:	409f      	lsls	r7, r3
 8000246:	fa20 f202 	lsr.w	r2, r0, r2
 800024a:	4317      	orrs	r7, r2
 800024c:	409c      	lsls	r4, r3
 800024e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000252:	fa1f f58c 	uxth.w	r5, ip
 8000256:	fbb7 f1fe 	udiv	r1, r7, lr
 800025a:	0c22      	lsrs	r2, r4, #16
 800025c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000260:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000264:	fb01 f005 	mul.w	r0, r1, r5
 8000268:	4290      	cmp	r0, r2
 800026a:	d90a      	bls.n	8000282 <__udivmoddi4+0x62>
 800026c:	eb1c 0202 	adds.w	r2, ip, r2
 8000270:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000274:	f080 811c 	bcs.w	80004b0 <__udivmoddi4+0x290>
 8000278:	4290      	cmp	r0, r2
 800027a:	f240 8119 	bls.w	80004b0 <__udivmoddi4+0x290>
 800027e:	3902      	subs	r1, #2
 8000280:	4462      	add	r2, ip
 8000282:	1a12      	subs	r2, r2, r0
 8000284:	b2a4      	uxth	r4, r4
 8000286:	fbb2 f0fe 	udiv	r0, r2, lr
 800028a:	fb0e 2210 	mls	r2, lr, r0, r2
 800028e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000292:	fb00 f505 	mul.w	r5, r0, r5
 8000296:	42a5      	cmp	r5, r4
 8000298:	d90a      	bls.n	80002b0 <__udivmoddi4+0x90>
 800029a:	eb1c 0404 	adds.w	r4, ip, r4
 800029e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80002a2:	f080 8107 	bcs.w	80004b4 <__udivmoddi4+0x294>
 80002a6:	42a5      	cmp	r5, r4
 80002a8:	f240 8104 	bls.w	80004b4 <__udivmoddi4+0x294>
 80002ac:	4464      	add	r4, ip
 80002ae:	3802      	subs	r0, #2
 80002b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002b4:	1b64      	subs	r4, r4, r5
 80002b6:	2100      	movs	r1, #0
 80002b8:	b11e      	cbz	r6, 80002c2 <__udivmoddi4+0xa2>
 80002ba:	40dc      	lsrs	r4, r3
 80002bc:	2300      	movs	r3, #0
 80002be:	e9c6 4300 	strd	r4, r3, [r6]
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d908      	bls.n	80002dc <__udivmoddi4+0xbc>
 80002ca:	2e00      	cmp	r6, #0
 80002cc:	f000 80ed 	beq.w	80004aa <__udivmoddi4+0x28a>
 80002d0:	2100      	movs	r1, #0
 80002d2:	e9c6 0500 	strd	r0, r5, [r6]
 80002d6:	4608      	mov	r0, r1
 80002d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002dc:	fab3 f183 	clz	r1, r3
 80002e0:	2900      	cmp	r1, #0
 80002e2:	d149      	bne.n	8000378 <__udivmoddi4+0x158>
 80002e4:	42ab      	cmp	r3, r5
 80002e6:	d302      	bcc.n	80002ee <__udivmoddi4+0xce>
 80002e8:	4282      	cmp	r2, r0
 80002ea:	f200 80f8 	bhi.w	80004de <__udivmoddi4+0x2be>
 80002ee:	1a84      	subs	r4, r0, r2
 80002f0:	eb65 0203 	sbc.w	r2, r5, r3
 80002f4:	2001      	movs	r0, #1
 80002f6:	4617      	mov	r7, r2
 80002f8:	2e00      	cmp	r6, #0
 80002fa:	d0e2      	beq.n	80002c2 <__udivmoddi4+0xa2>
 80002fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000300:	e7df      	b.n	80002c2 <__udivmoddi4+0xa2>
 8000302:	b902      	cbnz	r2, 8000306 <__udivmoddi4+0xe6>
 8000304:	deff      	udf	#255	; 0xff
 8000306:	fab2 f382 	clz	r3, r2
 800030a:	2b00      	cmp	r3, #0
 800030c:	f040 8090 	bne.w	8000430 <__udivmoddi4+0x210>
 8000310:	1a8a      	subs	r2, r1, r2
 8000312:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000316:	fa1f fe8c 	uxth.w	lr, ip
 800031a:	2101      	movs	r1, #1
 800031c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000320:	fb07 2015 	mls	r0, r7, r5, r2
 8000324:	0c22      	lsrs	r2, r4, #16
 8000326:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800032a:	fb0e f005 	mul.w	r0, lr, r5
 800032e:	4290      	cmp	r0, r2
 8000330:	d908      	bls.n	8000344 <__udivmoddi4+0x124>
 8000332:	eb1c 0202 	adds.w	r2, ip, r2
 8000336:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x122>
 800033c:	4290      	cmp	r0, r2
 800033e:	f200 80cb 	bhi.w	80004d8 <__udivmoddi4+0x2b8>
 8000342:	4645      	mov	r5, r8
 8000344:	1a12      	subs	r2, r2, r0
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb2 f0f7 	udiv	r0, r2, r7
 800034c:	fb07 2210 	mls	r2, r7, r0, r2
 8000350:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000354:	fb0e fe00 	mul.w	lr, lr, r0
 8000358:	45a6      	cmp	lr, r4
 800035a:	d908      	bls.n	800036e <__udivmoddi4+0x14e>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x14c>
 8000366:	45a6      	cmp	lr, r4
 8000368:	f200 80bb 	bhi.w	80004e2 <__udivmoddi4+0x2c2>
 800036c:	4610      	mov	r0, r2
 800036e:	eba4 040e 	sub.w	r4, r4, lr
 8000372:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000376:	e79f      	b.n	80002b8 <__udivmoddi4+0x98>
 8000378:	f1c1 0720 	rsb	r7, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000382:	ea4c 0c03 	orr.w	ip, ip, r3
 8000386:	fa05 f401 	lsl.w	r4, r5, r1
 800038a:	fa20 f307 	lsr.w	r3, r0, r7
 800038e:	40fd      	lsrs	r5, r7
 8000390:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fbb5 f8f9 	udiv	r8, r5, r9
 800039a:	fa1f fe8c 	uxth.w	lr, ip
 800039e:	fb09 5518 	mls	r5, r9, r8, r5
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003a8:	fb08 f50e 	mul.w	r5, r8, lr
 80003ac:	42a5      	cmp	r5, r4
 80003ae:	fa02 f201 	lsl.w	r2, r2, r1
 80003b2:	fa00 f001 	lsl.w	r0, r0, r1
 80003b6:	d90b      	bls.n	80003d0 <__udivmoddi4+0x1b0>
 80003b8:	eb1c 0404 	adds.w	r4, ip, r4
 80003bc:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003c0:	f080 8088 	bcs.w	80004d4 <__udivmoddi4+0x2b4>
 80003c4:	42a5      	cmp	r5, r4
 80003c6:	f240 8085 	bls.w	80004d4 <__udivmoddi4+0x2b4>
 80003ca:	f1a8 0802 	sub.w	r8, r8, #2
 80003ce:	4464      	add	r4, ip
 80003d0:	1b64      	subs	r4, r4, r5
 80003d2:	b29d      	uxth	r5, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80003e4:	45a6      	cmp	lr, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1da>
 80003e8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ec:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80003f0:	d26c      	bcs.n	80004cc <__udivmoddi4+0x2ac>
 80003f2:	45a6      	cmp	lr, r4
 80003f4:	d96a      	bls.n	80004cc <__udivmoddi4+0x2ac>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	4464      	add	r4, ip
 80003fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000402:	eba4 040e 	sub.w	r4, r4, lr
 8000406:	42ac      	cmp	r4, r5
 8000408:	46c8      	mov	r8, r9
 800040a:	46ae      	mov	lr, r5
 800040c:	d356      	bcc.n	80004bc <__udivmoddi4+0x29c>
 800040e:	d053      	beq.n	80004b8 <__udivmoddi4+0x298>
 8000410:	b156      	cbz	r6, 8000428 <__udivmoddi4+0x208>
 8000412:	ebb0 0208 	subs.w	r2, r0, r8
 8000416:	eb64 040e 	sbc.w	r4, r4, lr
 800041a:	fa04 f707 	lsl.w	r7, r4, r7
 800041e:	40ca      	lsrs	r2, r1
 8000420:	40cc      	lsrs	r4, r1
 8000422:	4317      	orrs	r7, r2
 8000424:	e9c6 7400 	strd	r7, r4, [r6]
 8000428:	4618      	mov	r0, r3
 800042a:	2100      	movs	r1, #0
 800042c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000430:	f1c3 0120 	rsb	r1, r3, #32
 8000434:	fa02 fc03 	lsl.w	ip, r2, r3
 8000438:	fa20 f201 	lsr.w	r2, r0, r1
 800043c:	fa25 f101 	lsr.w	r1, r5, r1
 8000440:	409d      	lsls	r5, r3
 8000442:	432a      	orrs	r2, r5
 8000444:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000450:	fb07 1510 	mls	r5, r7, r0, r1
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800045a:	fb00 f50e 	mul.w	r5, r0, lr
 800045e:	428d      	cmp	r5, r1
 8000460:	fa04 f403 	lsl.w	r4, r4, r3
 8000464:	d908      	bls.n	8000478 <__udivmoddi4+0x258>
 8000466:	eb1c 0101 	adds.w	r1, ip, r1
 800046a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800046e:	d22f      	bcs.n	80004d0 <__udivmoddi4+0x2b0>
 8000470:	428d      	cmp	r5, r1
 8000472:	d92d      	bls.n	80004d0 <__udivmoddi4+0x2b0>
 8000474:	3802      	subs	r0, #2
 8000476:	4461      	add	r1, ip
 8000478:	1b49      	subs	r1, r1, r5
 800047a:	b292      	uxth	r2, r2
 800047c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000480:	fb07 1115 	mls	r1, r7, r5, r1
 8000484:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000488:	fb05 f10e 	mul.w	r1, r5, lr
 800048c:	4291      	cmp	r1, r2
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x282>
 8000490:	eb1c 0202 	adds.w	r2, ip, r2
 8000494:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000498:	d216      	bcs.n	80004c8 <__udivmoddi4+0x2a8>
 800049a:	4291      	cmp	r1, r2
 800049c:	d914      	bls.n	80004c8 <__udivmoddi4+0x2a8>
 800049e:	3d02      	subs	r5, #2
 80004a0:	4462      	add	r2, ip
 80004a2:	1a52      	subs	r2, r2, r1
 80004a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004a8:	e738      	b.n	800031c <__udivmoddi4+0xfc>
 80004aa:	4631      	mov	r1, r6
 80004ac:	4630      	mov	r0, r6
 80004ae:	e708      	b.n	80002c2 <__udivmoddi4+0xa2>
 80004b0:	4639      	mov	r1, r7
 80004b2:	e6e6      	b.n	8000282 <__udivmoddi4+0x62>
 80004b4:	4610      	mov	r0, r2
 80004b6:	e6fb      	b.n	80002b0 <__udivmoddi4+0x90>
 80004b8:	4548      	cmp	r0, r9
 80004ba:	d2a9      	bcs.n	8000410 <__udivmoddi4+0x1f0>
 80004bc:	ebb9 0802 	subs.w	r8, r9, r2
 80004c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004c4:	3b01      	subs	r3, #1
 80004c6:	e7a3      	b.n	8000410 <__udivmoddi4+0x1f0>
 80004c8:	4645      	mov	r5, r8
 80004ca:	e7ea      	b.n	80004a2 <__udivmoddi4+0x282>
 80004cc:	462b      	mov	r3, r5
 80004ce:	e794      	b.n	80003fa <__udivmoddi4+0x1da>
 80004d0:	4640      	mov	r0, r8
 80004d2:	e7d1      	b.n	8000478 <__udivmoddi4+0x258>
 80004d4:	46d0      	mov	r8, sl
 80004d6:	e77b      	b.n	80003d0 <__udivmoddi4+0x1b0>
 80004d8:	3d02      	subs	r5, #2
 80004da:	4462      	add	r2, ip
 80004dc:	e732      	b.n	8000344 <__udivmoddi4+0x124>
 80004de:	4608      	mov	r0, r1
 80004e0:	e70a      	b.n	80002f8 <__udivmoddi4+0xd8>
 80004e2:	4464      	add	r4, ip
 80004e4:	3802      	subs	r0, #2
 80004e6:	e742      	b.n	800036e <__udivmoddi4+0x14e>

080004e8 <__aeabi_idiv0>:
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop

080004ec <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 80004ec:	b480      	push	{r7}
 80004ee:	b083      	sub	sp, #12
 80004f0:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80004f2:	4b25      	ldr	r3, [pc, #148]	; (8000588 <_DoInit+0x9c>)
 80004f4:	603b      	str	r3, [r7, #0]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80004f6:	683b      	ldr	r3, [r7, #0]
 80004f8:	2203      	movs	r2, #3
 80004fa:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80004fc:	683b      	ldr	r3, [r7, #0]
 80004fe:	2203      	movs	r2, #3
 8000500:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8000502:	683b      	ldr	r3, [r7, #0]
 8000504:	4a21      	ldr	r2, [pc, #132]	; (800058c <_DoInit+0xa0>)
 8000506:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8000508:	683b      	ldr	r3, [r7, #0]
 800050a:	4a21      	ldr	r2, [pc, #132]	; (8000590 <_DoInit+0xa4>)
 800050c:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800050e:	683b      	ldr	r3, [r7, #0]
 8000510:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000514:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8000516:	683b      	ldr	r3, [r7, #0]
 8000518:	2200      	movs	r2, #0
 800051a:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 800051c:	683b      	ldr	r3, [r7, #0]
 800051e:	2200      	movs	r2, #0
 8000520:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8000522:	683b      	ldr	r3, [r7, #0]
 8000524:	2200      	movs	r2, #0
 8000526:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8000528:	683b      	ldr	r3, [r7, #0]
 800052a:	4a18      	ldr	r2, [pc, #96]	; (800058c <_DoInit+0xa0>)
 800052c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800052e:	683b      	ldr	r3, [r7, #0]
 8000530:	4a18      	ldr	r2, [pc, #96]	; (8000594 <_DoInit+0xa8>)
 8000532:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8000534:	683b      	ldr	r3, [r7, #0]
 8000536:	2210      	movs	r2, #16
 8000538:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 800053a:	683b      	ldr	r3, [r7, #0]
 800053c:	2200      	movs	r2, #0
 800053e:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	2200      	movs	r2, #0
 8000544:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8000546:	683b      	ldr	r3, [r7, #0]
 8000548:	2200      	movs	r2, #0
 800054a:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800054c:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8000550:	2300      	movs	r3, #0
 8000552:	607b      	str	r3, [r7, #4]
 8000554:	e00c      	b.n	8000570 <_DoInit+0x84>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	f1c3 030f 	rsb	r3, r3, #15
 800055c:	4a0e      	ldr	r2, [pc, #56]	; (8000598 <_DoInit+0xac>)
 800055e:	5cd1      	ldrb	r1, [r2, r3]
 8000560:	683a      	ldr	r2, [r7, #0]
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	4413      	add	r3, r2
 8000566:	460a      	mov	r2, r1
 8000568:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	3301      	adds	r3, #1
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	2b0f      	cmp	r3, #15
 8000574:	d9ef      	bls.n	8000556 <_DoInit+0x6a>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8000576:	f3bf 8f5f 	dmb	sy
}
 800057a:	bf00      	nop
 800057c:	370c      	adds	r7, #12
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	2000007c 	.word	0x2000007c
 800058c:	08007148 	.word	0x08007148
 8000590:	20000124 	.word	0x20000124
 8000594:	20000524 	.word	0x20000524
 8000598:	08007228 	.word	0x08007228

0800059c <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 800059c:	b580      	push	{r7, lr}
 800059e:	b08a      	sub	sp, #40	; 0x28
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 80005a8:	2300      	movs	r3, #0
 80005aa:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	68db      	ldr	r3, [r3, #12]
 80005b0:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	691b      	ldr	r3, [r3, #16]
 80005b6:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 80005b8:	69ba      	ldr	r2, [r7, #24]
 80005ba:	69fb      	ldr	r3, [r7, #28]
 80005bc:	429a      	cmp	r2, r3
 80005be:	d905      	bls.n	80005cc <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 80005c0:	69ba      	ldr	r2, [r7, #24]
 80005c2:	69fb      	ldr	r3, [r7, #28]
 80005c4:	1ad3      	subs	r3, r2, r3
 80005c6:	3b01      	subs	r3, #1
 80005c8:	627b      	str	r3, [r7, #36]	; 0x24
 80005ca:	e007      	b.n	80005dc <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	689a      	ldr	r2, [r3, #8]
 80005d0:	69b9      	ldr	r1, [r7, #24]
 80005d2:	69fb      	ldr	r3, [r7, #28]
 80005d4:	1acb      	subs	r3, r1, r3
 80005d6:	4413      	add	r3, r2
 80005d8:	3b01      	subs	r3, #1
 80005da:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	689a      	ldr	r2, [r3, #8]
 80005e0:	69fb      	ldr	r3, [r7, #28]
 80005e2:	1ad3      	subs	r3, r2, r3
 80005e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005e6:	4293      	cmp	r3, r2
 80005e8:	bf28      	it	cs
 80005ea:	4613      	movcs	r3, r2
 80005ec:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 80005ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	4293      	cmp	r3, r2
 80005f4:	bf28      	it	cs
 80005f6:	4613      	movcs	r3, r2
 80005f8:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	685a      	ldr	r2, [r3, #4]
 80005fe:	69fb      	ldr	r3, [r7, #28]
 8000600:	4413      	add	r3, r2
 8000602:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8000604:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000606:	68b9      	ldr	r1, [r7, #8]
 8000608:	6978      	ldr	r0, [r7, #20]
 800060a:	f006 fd2b 	bl	8007064 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 800060e:	6a3a      	ldr	r2, [r7, #32]
 8000610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000612:	4413      	add	r3, r2
 8000614:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8000616:	68ba      	ldr	r2, [r7, #8]
 8000618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800061a:	4413      	add	r3, r2
 800061c:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 800061e:	687a      	ldr	r2, [r7, #4]
 8000620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000622:	1ad3      	subs	r3, r2, r3
 8000624:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8000626:	69fa      	ldr	r2, [r7, #28]
 8000628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800062a:	4413      	add	r3, r2
 800062c:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	689b      	ldr	r3, [r3, #8]
 8000632:	69fa      	ldr	r2, [r7, #28]
 8000634:	429a      	cmp	r2, r3
 8000636:	d101      	bne.n	800063c <_WriteBlocking+0xa0>
      WrOff = 0u;
 8000638:	2300      	movs	r3, #0
 800063a:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800063c:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	69fa      	ldr	r2, [r7, #28]
 8000644:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	2b00      	cmp	r3, #0
 800064a:	d1b2      	bne.n	80005b2 <_WriteBlocking+0x16>
  return NumBytesWritten;
 800064c:	6a3b      	ldr	r3, [r7, #32]
}
 800064e:	4618      	mov	r0, r3
 8000650:	3728      	adds	r7, #40	; 0x28
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}

08000656 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8000656:	b580      	push	{r7, lr}
 8000658:	b088      	sub	sp, #32
 800065a:	af00      	add	r7, sp, #0
 800065c:	60f8      	str	r0, [r7, #12]
 800065e:	60b9      	str	r1, [r7, #8]
 8000660:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	68db      	ldr	r3, [r3, #12]
 8000666:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	689a      	ldr	r2, [r3, #8]
 800066c:	69fb      	ldr	r3, [r7, #28]
 800066e:	1ad3      	subs	r3, r2, r3
 8000670:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8000672:	69ba      	ldr	r2, [r7, #24]
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	429a      	cmp	r2, r3
 8000678:	d911      	bls.n	800069e <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	685a      	ldr	r2, [r3, #4]
 800067e:	69fb      	ldr	r3, [r7, #28]
 8000680:	4413      	add	r3, r2
 8000682:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8000684:	687a      	ldr	r2, [r7, #4]
 8000686:	68b9      	ldr	r1, [r7, #8]
 8000688:	6938      	ldr	r0, [r7, #16]
 800068a:	f006 fceb 	bl	8007064 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800068e:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8000692:	69fa      	ldr	r2, [r7, #28]
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	441a      	add	r2, r3
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 800069c:	e01f      	b.n	80006de <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 800069e:	69bb      	ldr	r3, [r7, #24]
 80006a0:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	685a      	ldr	r2, [r3, #4]
 80006a6:	69fb      	ldr	r3, [r7, #28]
 80006a8:	4413      	add	r3, r2
 80006aa:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 80006ac:	697a      	ldr	r2, [r7, #20]
 80006ae:	68b9      	ldr	r1, [r7, #8]
 80006b0:	6938      	ldr	r0, [r7, #16]
 80006b2:	f006 fcd7 	bl	8007064 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 80006b6:	687a      	ldr	r2, [r7, #4]
 80006b8:	69bb      	ldr	r3, [r7, #24]
 80006ba:	1ad3      	subs	r3, r2, r3
 80006bc:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	685b      	ldr	r3, [r3, #4]
 80006c2:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 80006c4:	68ba      	ldr	r2, [r7, #8]
 80006c6:	69bb      	ldr	r3, [r7, #24]
 80006c8:	4413      	add	r3, r2
 80006ca:	697a      	ldr	r2, [r7, #20]
 80006cc:	4619      	mov	r1, r3
 80006ce:	6938      	ldr	r0, [r7, #16]
 80006d0:	f006 fcc8 	bl	8007064 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80006d4:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	697a      	ldr	r2, [r7, #20]
 80006dc:	60da      	str	r2, [r3, #12]
}
 80006de:	bf00      	nop
 80006e0:	3720      	adds	r7, #32
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}

080006e6 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 80006e6:	b480      	push	{r7}
 80006e8:	b087      	sub	sp, #28
 80006ea:	af00      	add	r7, sp, #0
 80006ec:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	691b      	ldr	r3, [r3, #16]
 80006f2:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	68db      	ldr	r3, [r3, #12]
 80006f8:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 80006fa:	693a      	ldr	r2, [r7, #16]
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	429a      	cmp	r2, r3
 8000700:	d808      	bhi.n	8000714 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	689a      	ldr	r2, [r3, #8]
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	1ad2      	subs	r2, r2, r3
 800070a:	693b      	ldr	r3, [r7, #16]
 800070c:	4413      	add	r3, r2
 800070e:	3b01      	subs	r3, #1
 8000710:	617b      	str	r3, [r7, #20]
 8000712:	e004      	b.n	800071e <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8000714:	693a      	ldr	r2, [r7, #16]
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	1ad3      	subs	r3, r2, r3
 800071a:	3b01      	subs	r3, #1
 800071c:	617b      	str	r3, [r7, #20]
  }
  return r;
 800071e:	697b      	ldr	r3, [r7, #20]
}
 8000720:	4618      	mov	r0, r3
 8000722:	371c      	adds	r7, #28
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr

0800072c <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800072c:	b580      	push	{r7, lr}
 800072e:	b088      	sub	sp, #32
 8000730:	af00      	add	r7, sp, #0
 8000732:	60f8      	str	r0, [r7, #12]
 8000734:	60b9      	str	r1, [r7, #8]
 8000736:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8000738:	68bb      	ldr	r3, [r7, #8]
 800073a:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	1c5a      	adds	r2, r3, #1
 8000740:	4613      	mov	r3, r2
 8000742:	005b      	lsls	r3, r3, #1
 8000744:	4413      	add	r3, r2
 8000746:	00db      	lsls	r3, r3, #3
 8000748:	4a1f      	ldr	r2, [pc, #124]	; (80007c8 <SEGGER_RTT_WriteNoLock+0x9c>)
 800074a:	4413      	add	r3, r2
 800074c:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 800074e:	697b      	ldr	r3, [r7, #20]
 8000750:	695b      	ldr	r3, [r3, #20]
 8000752:	2b02      	cmp	r3, #2
 8000754:	d029      	beq.n	80007aa <SEGGER_RTT_WriteNoLock+0x7e>
 8000756:	2b02      	cmp	r3, #2
 8000758:	d82e      	bhi.n	80007b8 <SEGGER_RTT_WriteNoLock+0x8c>
 800075a:	2b00      	cmp	r3, #0
 800075c:	d002      	beq.n	8000764 <SEGGER_RTT_WriteNoLock+0x38>
 800075e:	2b01      	cmp	r3, #1
 8000760:	d013      	beq.n	800078a <SEGGER_RTT_WriteNoLock+0x5e>
 8000762:	e029      	b.n	80007b8 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8000764:	6978      	ldr	r0, [r7, #20]
 8000766:	f7ff ffbe 	bl	80006e6 <_GetAvailWriteSpace>
 800076a:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 800076c:	693a      	ldr	r2, [r7, #16]
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	429a      	cmp	r2, r3
 8000772:	d202      	bcs.n	800077a <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 8000774:	2300      	movs	r3, #0
 8000776:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8000778:	e021      	b.n	80007be <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 800077e:	687a      	ldr	r2, [r7, #4]
 8000780:	69b9      	ldr	r1, [r7, #24]
 8000782:	6978      	ldr	r0, [r7, #20]
 8000784:	f7ff ff67 	bl	8000656 <_WriteNoCheck>
    break;
 8000788:	e019      	b.n	80007be <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800078a:	6978      	ldr	r0, [r7, #20]
 800078c:	f7ff ffab 	bl	80006e6 <_GetAvailWriteSpace>
 8000790:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8000792:	687a      	ldr	r2, [r7, #4]
 8000794:	693b      	ldr	r3, [r7, #16]
 8000796:	4293      	cmp	r3, r2
 8000798:	bf28      	it	cs
 800079a:	4613      	movcs	r3, r2
 800079c:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800079e:	69fa      	ldr	r2, [r7, #28]
 80007a0:	69b9      	ldr	r1, [r7, #24]
 80007a2:	6978      	ldr	r0, [r7, #20]
 80007a4:	f7ff ff57 	bl	8000656 <_WriteNoCheck>
    break;
 80007a8:	e009      	b.n	80007be <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 80007aa:	687a      	ldr	r2, [r7, #4]
 80007ac:	69b9      	ldr	r1, [r7, #24]
 80007ae:	6978      	ldr	r0, [r7, #20]
 80007b0:	f7ff fef4 	bl	800059c <_WriteBlocking>
 80007b4:	61f8      	str	r0, [r7, #28]
    break;
 80007b6:	e002      	b.n	80007be <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 80007b8:	2300      	movs	r3, #0
 80007ba:	61fb      	str	r3, [r7, #28]
    break;
 80007bc:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 80007be:	69fb      	ldr	r3, [r7, #28]
}
 80007c0:	4618      	mov	r0, r3
 80007c2:	3720      	adds	r7, #32
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	2000007c 	.word	0x2000007c

080007cc <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b088      	sub	sp, #32
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	60f8      	str	r0, [r7, #12]
 80007d4:	60b9      	str	r1, [r7, #8]
 80007d6:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 80007d8:	4b0e      	ldr	r3, [pc, #56]	; (8000814 <SEGGER_RTT_Write+0x48>)
 80007da:	61fb      	str	r3, [r7, #28]
 80007dc:	69fb      	ldr	r3, [r7, #28]
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d101      	bne.n	80007ea <SEGGER_RTT_Write+0x1e>
 80007e6:	f7ff fe81 	bl	80004ec <_DoInit>
  SEGGER_RTT_LOCK();
 80007ea:	f3ef 8311 	mrs	r3, BASEPRI
 80007ee:	f04f 0120 	mov.w	r1, #32
 80007f2:	f381 8811 	msr	BASEPRI, r1
 80007f6:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 80007f8:	687a      	ldr	r2, [r7, #4]
 80007fa:	68b9      	ldr	r1, [r7, #8]
 80007fc:	68f8      	ldr	r0, [r7, #12]
 80007fe:	f7ff ff95 	bl	800072c <SEGGER_RTT_WriteNoLock>
 8000802:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8000804:	69bb      	ldr	r3, [r7, #24]
 8000806:	f383 8811 	msr	BASEPRI, r3
  return Status;
 800080a:	697b      	ldr	r3, [r7, #20]
}
 800080c:	4618      	mov	r0, r3
 800080e:	3720      	adds	r7, #32
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	2000007c 	.word	0x2000007c

08000818 <SEGGER_RTT_ConfigUpBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigUpBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8000818:	b580      	push	{r7, lr}
 800081a:	b08a      	sub	sp, #40	; 0x28
 800081c:	af00      	add	r7, sp, #0
 800081e:	60f8      	str	r0, [r7, #12]
 8000820:	60b9      	str	r1, [r7, #8]
 8000822:	607a      	str	r2, [r7, #4]
 8000824:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_UP* pUp;

  INIT();
 8000826:	4b20      	ldr	r3, [pc, #128]	; (80008a8 <SEGGER_RTT_ConfigUpBuffer+0x90>)
 8000828:	623b      	str	r3, [r7, #32]
 800082a:	6a3b      	ldr	r3, [r7, #32]
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	b2db      	uxtb	r3, r3
 8000830:	2b00      	cmp	r3, #0
 8000832:	d101      	bne.n	8000838 <SEGGER_RTT_ConfigUpBuffer+0x20>
 8000834:	f7ff fe5a 	bl	80004ec <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8000838:	4b1b      	ldr	r3, [pc, #108]	; (80008a8 <SEGGER_RTT_ConfigUpBuffer+0x90>)
 800083a:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_UP_BUFFERS) {
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	2b02      	cmp	r3, #2
 8000840:	d82a      	bhi.n	8000898 <SEGGER_RTT_ConfigUpBuffer+0x80>
    SEGGER_RTT_LOCK();
 8000842:	f3ef 8311 	mrs	r3, BASEPRI
 8000846:	f04f 0120 	mov.w	r1, #32
 800084a:	f381 8811 	msr	BASEPRI, r1
 800084e:	61bb      	str	r3, [r7, #24]
    pUp = &pRTTCB->aUp[BufferIndex];
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	1c5a      	adds	r2, r3, #1
 8000854:	4613      	mov	r3, r2
 8000856:	005b      	lsls	r3, r3, #1
 8000858:	4413      	add	r3, r2
 800085a:	00db      	lsls	r3, r3, #3
 800085c:	69fa      	ldr	r2, [r7, #28]
 800085e:	4413      	add	r3, r2
 8000860:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d00e      	beq.n	8000886 <SEGGER_RTT_ConfigUpBuffer+0x6e>
      pUp->sName        = sName;
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	68ba      	ldr	r2, [r7, #8]
 800086c:	601a      	str	r2, [r3, #0]
      pUp->pBuffer      = (char*)pBuffer;
 800086e:	697b      	ldr	r3, [r7, #20]
 8000870:	687a      	ldr	r2, [r7, #4]
 8000872:	605a      	str	r2, [r3, #4]
      pUp->SizeOfBuffer = BufferSize;
 8000874:	697b      	ldr	r3, [r7, #20]
 8000876:	683a      	ldr	r2, [r7, #0]
 8000878:	609a      	str	r2, [r3, #8]
      pUp->RdOff        = 0u;
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	2200      	movs	r2, #0
 800087e:	611a      	str	r2, [r3, #16]
      pUp->WrOff        = 0u;
 8000880:	697b      	ldr	r3, [r7, #20]
 8000882:	2200      	movs	r2, #0
 8000884:	60da      	str	r2, [r3, #12]
    }
    pUp->Flags          = Flags;
 8000886:	697b      	ldr	r3, [r7, #20]
 8000888:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800088a:	615a      	str	r2, [r3, #20]
    SEGGER_RTT_UNLOCK();
 800088c:	69bb      	ldr	r3, [r7, #24]
 800088e:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8000892:	2300      	movs	r3, #0
 8000894:	627b      	str	r3, [r7, #36]	; 0x24
 8000896:	e002      	b.n	800089e <SEGGER_RTT_ConfigUpBuffer+0x86>
  } else {
    r = -1;
 8000898:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800089c:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 800089e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80008a0:	4618      	mov	r0, r3
 80008a2:	3728      	adds	r7, #40	; 0x28
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	2000007c 	.word	0x2000007c

080008ac <_StoreChar>:
*/
/*********************************************************************
*
*       _StoreChar
*/
static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b084      	sub	sp, #16
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
 80008b4:	460b      	mov	r3, r1
 80008b6:	70fb      	strb	r3, [r7, #3]
  unsigned Cnt;

  Cnt = p->Cnt;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	689b      	ldr	r3, [r3, #8]
 80008bc:	60fb      	str	r3, [r7, #12]
  if ((Cnt + 1u) <= p->BufferSize) {
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	1c5a      	adds	r2, r3, #1
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	685b      	ldr	r3, [r3, #4]
 80008c6:	429a      	cmp	r2, r3
 80008c8:	d80e      	bhi.n	80008e8 <_StoreChar+0x3c>
    *(p->pBuffer + Cnt) = c;
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	681a      	ldr	r2, [r3, #0]
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	4413      	add	r3, r2
 80008d2:	78fa      	ldrb	r2, [r7, #3]
 80008d4:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	1c5a      	adds	r2, r3, #1
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	609a      	str	r2, [r3, #8]
    p->ReturnValue++;
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	68db      	ldr	r3, [r3, #12]
 80008e2:	1c5a      	adds	r2, r3, #1
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	60da      	str	r2, [r3, #12]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == p->BufferSize) {
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	689a      	ldr	r2, [r3, #8]
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	685b      	ldr	r3, [r3, #4]
 80008f0:	429a      	cmp	r2, r3
 80008f2:	d115      	bne.n	8000920 <_StoreChar+0x74>
    if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	6918      	ldr	r0, [r3, #16]
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	6819      	ldr	r1, [r3, #0]
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	689b      	ldr	r3, [r3, #8]
 8000900:	461a      	mov	r2, r3
 8000902:	f7ff ff63 	bl	80007cc <SEGGER_RTT_Write>
 8000906:	4602      	mov	r2, r0
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	689b      	ldr	r3, [r3, #8]
 800090c:	429a      	cmp	r2, r3
 800090e:	d004      	beq.n	800091a <_StoreChar+0x6e>
      p->ReturnValue = -1;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000916:	60da      	str	r2, [r3, #12]
    } else {
      p->Cnt = 0u;
    }
  }
}
 8000918:	e002      	b.n	8000920 <_StoreChar+0x74>
      p->Cnt = 0u;
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	2200      	movs	r2, #0
 800091e:	609a      	str	r2, [r3, #8]
}
 8000920:	bf00      	nop
 8000922:	3710      	adds	r7, #16
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}

08000928 <_PrintUnsigned>:

/*********************************************************************
*
*       _PrintUnsigned
*/
static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8000928:	b580      	push	{r7, lr}
 800092a:	b08a      	sub	sp, #40	; 0x28
 800092c:	af00      	add	r7, sp, #0
 800092e:	60f8      	str	r0, [r7, #12]
 8000930:	60b9      	str	r1, [r7, #8]
 8000932:	607a      	str	r2, [r7, #4]
 8000934:	603b      	str	r3, [r7, #0]
  unsigned Digit;
  unsigned Number;
  unsigned Width;
  char c;

  Number = v;
 8000936:	68bb      	ldr	r3, [r7, #8]
 8000938:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 800093a:	2301      	movs	r3, #1
 800093c:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 800093e:	2301      	movs	r3, #1
 8000940:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8000942:	e007      	b.n	8000954 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8000944:	6a3a      	ldr	r2, [r7, #32]
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	fbb2 f3f3 	udiv	r3, r2, r3
 800094c:	623b      	str	r3, [r7, #32]
    Width++;
 800094e:	69fb      	ldr	r3, [r7, #28]
 8000950:	3301      	adds	r3, #1
 8000952:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8000954:	6a3a      	ldr	r2, [r7, #32]
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	429a      	cmp	r2, r3
 800095a:	d2f3      	bcs.n	8000944 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 800095c:	683a      	ldr	r2, [r7, #0]
 800095e:	69fb      	ldr	r3, [r7, #28]
 8000960:	429a      	cmp	r2, r3
 8000962:	d901      	bls.n	8000968 <_PrintUnsigned+0x40>
    Width = NumDigits;
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8000968:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800096a:	f003 0301 	and.w	r3, r3, #1
 800096e:	2b00      	cmp	r3, #0
 8000970:	d125      	bne.n	80009be <_PrintUnsigned+0x96>
    if (FieldWidth != 0u) {
 8000972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000974:	2b00      	cmp	r3, #0
 8000976:	d022      	beq.n	80009be <_PrintUnsigned+0x96>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8000978:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800097a:	f003 0302 	and.w	r3, r3, #2
 800097e:	2b00      	cmp	r3, #0
 8000980:	d005      	beq.n	800098e <_PrintUnsigned+0x66>
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d102      	bne.n	800098e <_PrintUnsigned+0x66>
        c = '0';
 8000988:	2330      	movs	r3, #48	; 0x30
 800098a:	76fb      	strb	r3, [r7, #27]
 800098c:	e001      	b.n	8000992 <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 800098e:	2320      	movs	r3, #32
 8000990:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000992:	e00b      	b.n	80009ac <_PrintUnsigned+0x84>
        FieldWidth--;
 8000994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000996:	3b01      	subs	r3, #1
 8000998:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 800099a:	7efb      	ldrb	r3, [r7, #27]
 800099c:	4619      	mov	r1, r3
 800099e:	68f8      	ldr	r0, [r7, #12]
 80009a0:	f7ff ff84 	bl	80008ac <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	68db      	ldr	r3, [r3, #12]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	db07      	blt.n	80009bc <_PrintUnsigned+0x94>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80009ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d005      	beq.n	80009be <_PrintUnsigned+0x96>
 80009b2:	69fa      	ldr	r2, [r7, #28]
 80009b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009b6:	429a      	cmp	r2, r3
 80009b8:	d3ec      	bcc.n	8000994 <_PrintUnsigned+0x6c>
 80009ba:	e000      	b.n	80009be <_PrintUnsigned+0x96>
          break;
 80009bc:	bf00      	nop
        }
      }
    }
  }
  if (pBufferDesc->ReturnValue >= 0) {
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	68db      	ldr	r3, [r3, #12]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	db55      	blt.n	8000a72 <_PrintUnsigned+0x14a>
    // Compute Digit.
    // Loop until Digit has the value of the highest digit required.
    // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
    //
    while (1) {
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	2b01      	cmp	r3, #1
 80009ca:	d903      	bls.n	80009d4 <_PrintUnsigned+0xac>
        NumDigits--;
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	3b01      	subs	r3, #1
 80009d0:	603b      	str	r3, [r7, #0]
 80009d2:	e009      	b.n	80009e8 <_PrintUnsigned+0xc0>
      } else {
        Div = v / Digit;
 80009d4:	68ba      	ldr	r2, [r7, #8]
 80009d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80009dc:	617b      	str	r3, [r7, #20]
        if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 80009de:	697a      	ldr	r2, [r7, #20]
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	429a      	cmp	r2, r3
 80009e4:	d200      	bcs.n	80009e8 <_PrintUnsigned+0xc0>
          break;
 80009e6:	e005      	b.n	80009f4 <_PrintUnsigned+0xcc>
        }
      }
      Digit *= Base;
 80009e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009ea:	687a      	ldr	r2, [r7, #4]
 80009ec:	fb02 f303 	mul.w	r3, r2, r3
 80009f0:	627b      	str	r3, [r7, #36]	; 0x24
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80009f2:	e7e8      	b.n	80009c6 <_PrintUnsigned+0x9e>
    }
    //
    // Output digits
    //
    do {
      Div = v / Digit;
 80009f4:	68ba      	ldr	r2, [r7, #8]
 80009f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80009fc:	617b      	str	r3, [r7, #20]
      v -= Div * Digit;
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a02:	fb02 f303 	mul.w	r3, r2, r3
 8000a06:	68ba      	ldr	r2, [r7, #8]
 8000a08:	1ad3      	subs	r3, r2, r3
 8000a0a:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, _aV2C[Div]);
 8000a0c:	4a1b      	ldr	r2, [pc, #108]	; (8000a7c <_PrintUnsigned+0x154>)
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	4413      	add	r3, r2
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	4619      	mov	r1, r3
 8000a16:	68f8      	ldr	r0, [r7, #12]
 8000a18:	f7ff ff48 	bl	80008ac <_StoreChar>
      if (pBufferDesc->ReturnValue < 0) {
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	68db      	ldr	r3, [r3, #12]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	db08      	blt.n	8000a36 <_PrintUnsigned+0x10e>
        break;
      }
      Digit /= Base;
 8000a24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a2c:	627b      	str	r3, [r7, #36]	; 0x24
    } while (Digit);
 8000a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d1df      	bne.n	80009f4 <_PrintUnsigned+0xcc>
 8000a34:	e000      	b.n	8000a38 <_PrintUnsigned+0x110>
        break;
 8000a36:	bf00      	nop
    //
    // Print trailing spaces if necessary
    //
    if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8000a38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a3a:	f003 0301 	and.w	r3, r3, #1
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d017      	beq.n	8000a72 <_PrintUnsigned+0x14a>
      if (FieldWidth != 0u) {
 8000a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d014      	beq.n	8000a72 <_PrintUnsigned+0x14a>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000a48:	e00a      	b.n	8000a60 <_PrintUnsigned+0x138>
          FieldWidth--;
 8000a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a4c:	3b01      	subs	r3, #1
 8000a4e:	633b      	str	r3, [r7, #48]	; 0x30
          _StoreChar(pBufferDesc, ' ');
 8000a50:	2120      	movs	r1, #32
 8000a52:	68f8      	ldr	r0, [r7, #12]
 8000a54:	f7ff ff2a 	bl	80008ac <_StoreChar>
          if (pBufferDesc->ReturnValue < 0) {
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	68db      	ldr	r3, [r3, #12]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	db07      	blt.n	8000a70 <_PrintUnsigned+0x148>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d005      	beq.n	8000a72 <_PrintUnsigned+0x14a>
 8000a66:	69fa      	ldr	r2, [r7, #28]
 8000a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a6a:	429a      	cmp	r2, r3
 8000a6c:	d3ed      	bcc.n	8000a4a <_PrintUnsigned+0x122>
          }
        }
      }
    }
  }
}
 8000a6e:	e000      	b.n	8000a72 <_PrintUnsigned+0x14a>
            break;
 8000a70:	bf00      	nop
}
 8000a72:	bf00      	nop
 8000a74:	3728      	adds	r7, #40	; 0x28
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	0800723c 	.word	0x0800723c

08000a80 <_PrintInt>:

/*********************************************************************
*
*       _PrintInt
*/
static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b088      	sub	sp, #32
 8000a84:	af02      	add	r7, sp, #8
 8000a86:	60f8      	str	r0, [r7, #12]
 8000a88:	60b9      	str	r1, [r7, #8]
 8000a8a:	607a      	str	r2, [r7, #4]
 8000a8c:	603b      	str	r3, [r7, #0]
  unsigned Width;
  int Number;

  Number = (v < 0) ? -v : v;
 8000a8e:	68bb      	ldr	r3, [r7, #8]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	bfb8      	it	lt
 8000a94:	425b      	neglt	r3, r3
 8000a96:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8000a98:	2301      	movs	r3, #1
 8000a9a:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8000a9c:	e007      	b.n	8000aae <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	693a      	ldr	r2, [r7, #16]
 8000aa2:	fb92 f3f3 	sdiv	r3, r2, r3
 8000aa6:	613b      	str	r3, [r7, #16]
    Width++;
 8000aa8:	697b      	ldr	r3, [r7, #20]
 8000aaa:	3301      	adds	r3, #1
 8000aac:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	693a      	ldr	r2, [r7, #16]
 8000ab2:	429a      	cmp	r2, r3
 8000ab4:	daf3      	bge.n	8000a9e <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8000ab6:	683a      	ldr	r2, [r7, #0]
 8000ab8:	697b      	ldr	r3, [r7, #20]
 8000aba:	429a      	cmp	r2, r3
 8000abc:	d901      	bls.n	8000ac2 <_PrintInt+0x42>
    Width = NumDigits;
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8000ac2:	6a3b      	ldr	r3, [r7, #32]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d00a      	beq.n	8000ade <_PrintInt+0x5e>
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	db04      	blt.n	8000ad8 <_PrintInt+0x58>
 8000ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad0:	f003 0304 	and.w	r3, r3, #4
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d002      	beq.n	8000ade <_PrintInt+0x5e>
    FieldWidth--;
 8000ad8:	6a3b      	ldr	r3, [r7, #32]
 8000ada:	3b01      	subs	r3, #1
 8000adc:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8000ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ae0:	f003 0302 	and.w	r3, r3, #2
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d002      	beq.n	8000aee <_PrintInt+0x6e>
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d01c      	beq.n	8000b28 <_PrintInt+0xa8>
 8000aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000af0:	f003 0301 	and.w	r3, r3, #1
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d117      	bne.n	8000b28 <_PrintInt+0xa8>
    if (FieldWidth != 0u) {
 8000af8:	6a3b      	ldr	r3, [r7, #32]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d014      	beq.n	8000b28 <_PrintInt+0xa8>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000afe:	e00a      	b.n	8000b16 <_PrintInt+0x96>
        FieldWidth--;
 8000b00:	6a3b      	ldr	r3, [r7, #32]
 8000b02:	3b01      	subs	r3, #1
 8000b04:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8000b06:	2120      	movs	r1, #32
 8000b08:	68f8      	ldr	r0, [r7, #12]
 8000b0a:	f7ff fecf 	bl	80008ac <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	68db      	ldr	r3, [r3, #12]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	db07      	blt.n	8000b26 <_PrintInt+0xa6>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000b16:	6a3b      	ldr	r3, [r7, #32]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d005      	beq.n	8000b28 <_PrintInt+0xa8>
 8000b1c:	697a      	ldr	r2, [r7, #20]
 8000b1e:	6a3b      	ldr	r3, [r7, #32]
 8000b20:	429a      	cmp	r2, r3
 8000b22:	d3ed      	bcc.n	8000b00 <_PrintInt+0x80>
 8000b24:	e000      	b.n	8000b28 <_PrintInt+0xa8>
          break;
 8000b26:	bf00      	nop
    }
  }
  //
  // Print sign if necessary
  //
  if (pBufferDesc->ReturnValue >= 0) {
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	db4a      	blt.n	8000bc6 <_PrintInt+0x146>
    if (v < 0) {
 8000b30:	68bb      	ldr	r3, [r7, #8]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	da07      	bge.n	8000b46 <_PrintInt+0xc6>
      v = -v;
 8000b36:	68bb      	ldr	r3, [r7, #8]
 8000b38:	425b      	negs	r3, r3
 8000b3a:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, '-');
 8000b3c:	212d      	movs	r1, #45	; 0x2d
 8000b3e:	68f8      	ldr	r0, [r7, #12]
 8000b40:	f7ff feb4 	bl	80008ac <_StoreChar>
 8000b44:	e008      	b.n	8000b58 <_PrintInt+0xd8>
    } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8000b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b48:	f003 0304 	and.w	r3, r3, #4
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d003      	beq.n	8000b58 <_PrintInt+0xd8>
      _StoreChar(pBufferDesc, '+');
 8000b50:	212b      	movs	r1, #43	; 0x2b
 8000b52:	68f8      	ldr	r0, [r7, #12]
 8000b54:	f7ff feaa 	bl	80008ac <_StoreChar>
    } else {

    }
    if (pBufferDesc->ReturnValue >= 0) {
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	68db      	ldr	r3, [r3, #12]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	db32      	blt.n	8000bc6 <_PrintInt+0x146>
      //
      // Print leading zeros if necessary
      //
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8000b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b62:	f003 0302 	and.w	r3, r3, #2
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d01f      	beq.n	8000baa <_PrintInt+0x12a>
 8000b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b6c:	f003 0301 	and.w	r3, r3, #1
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d11a      	bne.n	8000baa <_PrintInt+0x12a>
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d117      	bne.n	8000baa <_PrintInt+0x12a>
        if (FieldWidth != 0u) {
 8000b7a:	6a3b      	ldr	r3, [r7, #32]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d014      	beq.n	8000baa <_PrintInt+0x12a>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000b80:	e00a      	b.n	8000b98 <_PrintInt+0x118>
            FieldWidth--;
 8000b82:	6a3b      	ldr	r3, [r7, #32]
 8000b84:	3b01      	subs	r3, #1
 8000b86:	623b      	str	r3, [r7, #32]
            _StoreChar(pBufferDesc, '0');
 8000b88:	2130      	movs	r1, #48	; 0x30
 8000b8a:	68f8      	ldr	r0, [r7, #12]
 8000b8c:	f7ff fe8e 	bl	80008ac <_StoreChar>
            if (pBufferDesc->ReturnValue < 0) {
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	68db      	ldr	r3, [r3, #12]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	db07      	blt.n	8000ba8 <_PrintInt+0x128>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000b98:	6a3b      	ldr	r3, [r7, #32]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d005      	beq.n	8000baa <_PrintInt+0x12a>
 8000b9e:	697a      	ldr	r2, [r7, #20]
 8000ba0:	6a3b      	ldr	r3, [r7, #32]
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	d3ed      	bcc.n	8000b82 <_PrintInt+0x102>
 8000ba6:	e000      	b.n	8000baa <_PrintInt+0x12a>
              break;
 8000ba8:	bf00      	nop
            }
          }
        }
      }
      if (pBufferDesc->ReturnValue >= 0) {
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	68db      	ldr	r3, [r3, #12]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	db09      	blt.n	8000bc6 <_PrintInt+0x146>
        //
        // Print number without sign
        //
        _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
 8000bb2:	68b9      	ldr	r1, [r7, #8]
 8000bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb6:	9301      	str	r3, [sp, #4]
 8000bb8:	6a3b      	ldr	r3, [r7, #32]
 8000bba:	9300      	str	r3, [sp, #0]
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	687a      	ldr	r2, [r7, #4]
 8000bc0:	68f8      	ldr	r0, [r7, #12]
 8000bc2:	f7ff feb1 	bl	8000928 <_PrintUnsigned>
      }
    }
  }
}
 8000bc6:	bf00      	nop
 8000bc8:	3718      	adds	r7, #24
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
	...

08000bd0 <SEGGER_RTT_vprintf>:
*
*  Return values
*    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
*     < 0:  Error
*/
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b0a2      	sub	sp, #136	; 0x88
 8000bd4:	af02      	add	r7, sp, #8
 8000bd6:	60f8      	str	r0, [r7, #12]
 8000bd8:	60b9      	str	r1, [r7, #8]
 8000bda:	607a      	str	r2, [r7, #4]
  unsigned NumDigits;
  unsigned FormatFlags;
  unsigned FieldWidth;
  char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];

  BufferDesc.pBuffer        = acBuffer;
 8000bdc:	f107 0310 	add.w	r3, r7, #16
 8000be0:	653b      	str	r3, [r7, #80]	; 0x50
  BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 8000be2:	2340      	movs	r3, #64	; 0x40
 8000be4:	657b      	str	r3, [r7, #84]	; 0x54
  BufferDesc.Cnt            = 0u;
 8000be6:	2300      	movs	r3, #0
 8000be8:	65bb      	str	r3, [r7, #88]	; 0x58
  BufferDesc.RTTBufferIndex = BufferIndex;
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	663b      	str	r3, [r7, #96]	; 0x60
  BufferDesc.ReturnValue    = 0;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	65fb      	str	r3, [r7, #92]	; 0x5c

  do {
    c = *sFormat;
 8000bf2:	68bb      	ldr	r3, [r7, #8]
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    sFormat++;
 8000bfa:	68bb      	ldr	r3, [r7, #8]
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	60bb      	str	r3, [r7, #8]
    if (c == 0u) {
 8000c00:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	f000 819f 	beq.w	8000f48 <SEGGER_RTT_vprintf+0x378>
      break;
    }
    if (c == '%') {
 8000c0a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000c0e:	2b25      	cmp	r3, #37	; 0x25
 8000c10:	f040 818d 	bne.w	8000f2e <SEGGER_RTT_vprintf+0x35e>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8000c14:	2300      	movs	r3, #0
 8000c16:	673b      	str	r3, [r7, #112]	; 0x70
      v = 1;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	67bb      	str	r3, [r7, #120]	; 0x78
      do {
        c = *sFormat;
 8000c1c:	68bb      	ldr	r3, [r7, #8]
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
        switch (c) {
 8000c24:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000c28:	3b23      	subs	r3, #35	; 0x23
 8000c2a:	2b0d      	cmp	r3, #13
 8000c2c:	d83e      	bhi.n	8000cac <SEGGER_RTT_vprintf+0xdc>
 8000c2e:	a201      	add	r2, pc, #4	; (adr r2, 8000c34 <SEGGER_RTT_vprintf+0x64>)
 8000c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c34:	08000c9d 	.word	0x08000c9d
 8000c38:	08000cad 	.word	0x08000cad
 8000c3c:	08000cad 	.word	0x08000cad
 8000c40:	08000cad 	.word	0x08000cad
 8000c44:	08000cad 	.word	0x08000cad
 8000c48:	08000cad 	.word	0x08000cad
 8000c4c:	08000cad 	.word	0x08000cad
 8000c50:	08000cad 	.word	0x08000cad
 8000c54:	08000c8d 	.word	0x08000c8d
 8000c58:	08000cad 	.word	0x08000cad
 8000c5c:	08000c6d 	.word	0x08000c6d
 8000c60:	08000cad 	.word	0x08000cad
 8000c64:	08000cad 	.word	0x08000cad
 8000c68:	08000c7d 	.word	0x08000c7d
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8000c6c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000c6e:	f043 0301 	orr.w	r3, r3, #1
 8000c72:	673b      	str	r3, [r7, #112]	; 0x70
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	3301      	adds	r3, #1
 8000c78:	60bb      	str	r3, [r7, #8]
 8000c7a:	e01a      	b.n	8000cb2 <SEGGER_RTT_vprintf+0xe2>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8000c7c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000c7e:	f043 0302 	orr.w	r3, r3, #2
 8000c82:	673b      	str	r3, [r7, #112]	; 0x70
 8000c84:	68bb      	ldr	r3, [r7, #8]
 8000c86:	3301      	adds	r3, #1
 8000c88:	60bb      	str	r3, [r7, #8]
 8000c8a:	e012      	b.n	8000cb2 <SEGGER_RTT_vprintf+0xe2>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8000c8c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000c8e:	f043 0304 	orr.w	r3, r3, #4
 8000c92:	673b      	str	r3, [r7, #112]	; 0x70
 8000c94:	68bb      	ldr	r3, [r7, #8]
 8000c96:	3301      	adds	r3, #1
 8000c98:	60bb      	str	r3, [r7, #8]
 8000c9a:	e00a      	b.n	8000cb2 <SEGGER_RTT_vprintf+0xe2>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8000c9c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000c9e:	f043 0308 	orr.w	r3, r3, #8
 8000ca2:	673b      	str	r3, [r7, #112]	; 0x70
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	3301      	adds	r3, #1
 8000ca8:	60bb      	str	r3, [r7, #8]
 8000caa:	e002      	b.n	8000cb2 <SEGGER_RTT_vprintf+0xe2>
        default:  v = 0; break;
 8000cac:	2300      	movs	r3, #0
 8000cae:	67bb      	str	r3, [r7, #120]	; 0x78
 8000cb0:	bf00      	nop
        }
      } while (v);
 8000cb2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d1b1      	bne.n	8000c1c <SEGGER_RTT_vprintf+0x4c>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	66fb      	str	r3, [r7, #108]	; 0x6c
      do {
        c = *sFormat;
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
        if ((c < '0') || (c > '9')) {
 8000cc4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000cc8:	2b2f      	cmp	r3, #47	; 0x2f
 8000cca:	d912      	bls.n	8000cf2 <SEGGER_RTT_vprintf+0x122>
 8000ccc:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000cd0:	2b39      	cmp	r3, #57	; 0x39
 8000cd2:	d80e      	bhi.n	8000cf2 <SEGGER_RTT_vprintf+0x122>
          break;
        }
        sFormat++;
 8000cd4:	68bb      	ldr	r3, [r7, #8]
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	60bb      	str	r3, [r7, #8]
        FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 8000cda:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000cdc:	4613      	mov	r3, r2
 8000cde:	009b      	lsls	r3, r3, #2
 8000ce0:	4413      	add	r3, r2
 8000ce2:	005b      	lsls	r3, r3, #1
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000cea:	4413      	add	r3, r2
 8000cec:	3b30      	subs	r3, #48	; 0x30
 8000cee:	66fb      	str	r3, [r7, #108]	; 0x6c
        c = *sFormat;
 8000cf0:	e7e4      	b.n	8000cbc <SEGGER_RTT_vprintf+0xec>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	677b      	str	r3, [r7, #116]	; 0x74
      c = *sFormat;
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
      if (c == '.') {
 8000cfe:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000d02:	2b2e      	cmp	r3, #46	; 0x2e
 8000d04:	d11d      	bne.n	8000d42 <SEGGER_RTT_vprintf+0x172>
        sFormat++;
 8000d06:	68bb      	ldr	r3, [r7, #8]
 8000d08:	3301      	adds	r3, #1
 8000d0a:	60bb      	str	r3, [r7, #8]
        do {
          c = *sFormat;
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
          if ((c < '0') || (c > '9')) {
 8000d14:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000d18:	2b2f      	cmp	r3, #47	; 0x2f
 8000d1a:	d912      	bls.n	8000d42 <SEGGER_RTT_vprintf+0x172>
 8000d1c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000d20:	2b39      	cmp	r3, #57	; 0x39
 8000d22:	d80e      	bhi.n	8000d42 <SEGGER_RTT_vprintf+0x172>
            break;
          }
          sFormat++;
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	3301      	adds	r3, #1
 8000d28:	60bb      	str	r3, [r7, #8]
          NumDigits = NumDigits * 10u + ((unsigned)c - '0');
 8000d2a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8000d2c:	4613      	mov	r3, r2
 8000d2e:	009b      	lsls	r3, r3, #2
 8000d30:	4413      	add	r3, r2
 8000d32:	005b      	lsls	r3, r3, #1
 8000d34:	461a      	mov	r2, r3
 8000d36:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000d3a:	4413      	add	r3, r2
 8000d3c:	3b30      	subs	r3, #48	; 0x30
 8000d3e:	677b      	str	r3, [r7, #116]	; 0x74
          c = *sFormat;
 8000d40:	e7e4      	b.n	8000d0c <SEGGER_RTT_vprintf+0x13c>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8000d42:	68bb      	ldr	r3, [r7, #8]
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
      do {
        if ((c == 'l') || (c == 'h')) {
 8000d4a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000d4e:	2b6c      	cmp	r3, #108	; 0x6c
 8000d50:	d003      	beq.n	8000d5a <SEGGER_RTT_vprintf+0x18a>
 8000d52:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000d56:	2b68      	cmp	r3, #104	; 0x68
 8000d58:	d107      	bne.n	8000d6a <SEGGER_RTT_vprintf+0x19a>
          sFormat++;
 8000d5a:	68bb      	ldr	r3, [r7, #8]
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	60bb      	str	r3, [r7, #8]
          c = *sFormat;
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
        if ((c == 'l') || (c == 'h')) {
 8000d68:	e7ef      	b.n	8000d4a <SEGGER_RTT_vprintf+0x17a>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8000d6a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000d6e:	2b25      	cmp	r3, #37	; 0x25
 8000d70:	f000 80d1 	beq.w	8000f16 <SEGGER_RTT_vprintf+0x346>
 8000d74:	2b25      	cmp	r3, #37	; 0x25
 8000d76:	f2c0 80d5 	blt.w	8000f24 <SEGGER_RTT_vprintf+0x354>
 8000d7a:	2b78      	cmp	r3, #120	; 0x78
 8000d7c:	f300 80d2 	bgt.w	8000f24 <SEGGER_RTT_vprintf+0x354>
 8000d80:	2b58      	cmp	r3, #88	; 0x58
 8000d82:	f2c0 80cf 	blt.w	8000f24 <SEGGER_RTT_vprintf+0x354>
 8000d86:	3b58      	subs	r3, #88	; 0x58
 8000d88:	2b20      	cmp	r3, #32
 8000d8a:	f200 80cb 	bhi.w	8000f24 <SEGGER_RTT_vprintf+0x354>
 8000d8e:	a201      	add	r2, pc, #4	; (adr r2, 8000d94 <SEGGER_RTT_vprintf+0x1c4>)
 8000d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d94:	08000e8b 	.word	0x08000e8b
 8000d98:	08000f25 	.word	0x08000f25
 8000d9c:	08000f25 	.word	0x08000f25
 8000da0:	08000f25 	.word	0x08000f25
 8000da4:	08000f25 	.word	0x08000f25
 8000da8:	08000f25 	.word	0x08000f25
 8000dac:	08000f25 	.word	0x08000f25
 8000db0:	08000f25 	.word	0x08000f25
 8000db4:	08000f25 	.word	0x08000f25
 8000db8:	08000f25 	.word	0x08000f25
 8000dbc:	08000f25 	.word	0x08000f25
 8000dc0:	08000e19 	.word	0x08000e19
 8000dc4:	08000e3f 	.word	0x08000e3f
 8000dc8:	08000f25 	.word	0x08000f25
 8000dcc:	08000f25 	.word	0x08000f25
 8000dd0:	08000f25 	.word	0x08000f25
 8000dd4:	08000f25 	.word	0x08000f25
 8000dd8:	08000f25 	.word	0x08000f25
 8000ddc:	08000f25 	.word	0x08000f25
 8000de0:	08000f25 	.word	0x08000f25
 8000de4:	08000f25 	.word	0x08000f25
 8000de8:	08000f25 	.word	0x08000f25
 8000dec:	08000f25 	.word	0x08000f25
 8000df0:	08000f25 	.word	0x08000f25
 8000df4:	08000ef1 	.word	0x08000ef1
 8000df8:	08000f25 	.word	0x08000f25
 8000dfc:	08000f25 	.word	0x08000f25
 8000e00:	08000eb1 	.word	0x08000eb1
 8000e04:	08000f25 	.word	0x08000f25
 8000e08:	08000e65 	.word	0x08000e65
 8000e0c:	08000f25 	.word	0x08000f25
 8000e10:	08000f25 	.word	0x08000f25
 8000e14:	08000e8b 	.word	0x08000e8b
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	1d19      	adds	r1, r3, #4
 8000e1e:	687a      	ldr	r2, [r7, #4]
 8000e20:	6011      	str	r1, [r2, #0]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	67bb      	str	r3, [r7, #120]	; 0x78
        c0 = (char)v;
 8000e26:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000e28:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        _StoreChar(&BufferDesc, c0);
 8000e2c:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 8000e30:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000e34:	4611      	mov	r1, r2
 8000e36:	4618      	mov	r0, r3
 8000e38:	f7ff fd38 	bl	80008ac <_StoreChar>
        break;
 8000e3c:	e073      	b.n	8000f26 <SEGGER_RTT_vprintf+0x356>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	1d19      	adds	r1, r3, #4
 8000e44:	687a      	ldr	r2, [r7, #4]
 8000e46:	6011      	str	r1, [r2, #0]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	67bb      	str	r3, [r7, #120]	; 0x78
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8000e4c:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8000e50:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000e52:	9301      	str	r3, [sp, #4]
 8000e54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000e56:	9300      	str	r3, [sp, #0]
 8000e58:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000e5a:	220a      	movs	r2, #10
 8000e5c:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8000e5e:	f7ff fe0f 	bl	8000a80 <_PrintInt>
        break;
 8000e62:	e060      	b.n	8000f26 <SEGGER_RTT_vprintf+0x356>
      case 'u':
        v = va_arg(*pParamList, int);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	1d19      	adds	r1, r3, #4
 8000e6a:	687a      	ldr	r2, [r7, #4]
 8000e6c:	6011      	str	r1, [r2, #0]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	67bb      	str	r3, [r7, #120]	; 0x78
        _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8000e72:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8000e74:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8000e78:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000e7a:	9301      	str	r3, [sp, #4]
 8000e7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000e7e:	9300      	str	r3, [sp, #0]
 8000e80:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000e82:	220a      	movs	r2, #10
 8000e84:	f7ff fd50 	bl	8000928 <_PrintUnsigned>
        break;
 8000e88:	e04d      	b.n	8000f26 <SEGGER_RTT_vprintf+0x356>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	1d19      	adds	r1, r3, #4
 8000e90:	687a      	ldr	r2, [r7, #4]
 8000e92:	6011      	str	r1, [r2, #0]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	67bb      	str	r3, [r7, #120]	; 0x78
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8000e98:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8000e9a:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8000e9e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000ea0:	9301      	str	r3, [sp, #4]
 8000ea2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000ea4:	9300      	str	r3, [sp, #0]
 8000ea6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000ea8:	2210      	movs	r2, #16
 8000eaa:	f7ff fd3d 	bl	8000928 <_PrintUnsigned>
        break;
 8000eae:	e03a      	b.n	8000f26 <SEGGER_RTT_vprintf+0x356>
      case 's':
        {
          const char * s = va_arg(*pParamList, const char *);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	1d19      	adds	r1, r3, #4
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	6011      	str	r1, [r2, #0]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	66bb      	str	r3, [r7, #104]	; 0x68
          do {
            c = *s;
 8000ebe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
            s++;
 8000ec6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000ec8:	3301      	adds	r3, #1
 8000eca:	66bb      	str	r3, [r7, #104]	; 0x68
            if (c == '\0') {
 8000ecc:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d00b      	beq.n	8000eec <SEGGER_RTT_vprintf+0x31c>
              break;
            }
           _StoreChar(&BufferDesc, c);
 8000ed4:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8000ed8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000edc:	4611      	mov	r1, r2
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f7ff fce4 	bl	80008ac <_StoreChar>
          } while (BufferDesc.ReturnValue >= 0);
 8000ee4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	dae9      	bge.n	8000ebe <SEGGER_RTT_vprintf+0x2ee>
        }
        break;
 8000eea:	e01c      	b.n	8000f26 <SEGGER_RTT_vprintf+0x356>
              break;
 8000eec:	bf00      	nop
        break;
 8000eee:	e01a      	b.n	8000f26 <SEGGER_RTT_vprintf+0x356>
      case 'p':
        v = va_arg(*pParamList, int);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	1d19      	adds	r1, r3, #4
 8000ef6:	687a      	ldr	r2, [r7, #4]
 8000ef8:	6011      	str	r1, [r2, #0]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	67bb      	str	r3, [r7, #120]	; 0x78
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 8000efe:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8000f00:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8000f04:	2300      	movs	r3, #0
 8000f06:	9301      	str	r3, [sp, #4]
 8000f08:	2308      	movs	r3, #8
 8000f0a:	9300      	str	r3, [sp, #0]
 8000f0c:	2308      	movs	r3, #8
 8000f0e:	2210      	movs	r2, #16
 8000f10:	f7ff fd0a 	bl	8000928 <_PrintUnsigned>
        break;
 8000f14:	e007      	b.n	8000f26 <SEGGER_RTT_vprintf+0x356>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8000f16:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000f1a:	2125      	movs	r1, #37	; 0x25
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f7ff fcc5 	bl	80008ac <_StoreChar>
        break;
 8000f22:	e000      	b.n	8000f26 <SEGGER_RTT_vprintf+0x356>
      default:
        break;
 8000f24:	bf00      	nop
      }
      sFormat++;
 8000f26:	68bb      	ldr	r3, [r7, #8]
 8000f28:	3301      	adds	r3, #1
 8000f2a:	60bb      	str	r3, [r7, #8]
 8000f2c:	e007      	b.n	8000f3e <SEGGER_RTT_vprintf+0x36e>
    } else {
      _StoreChar(&BufferDesc, c);
 8000f2e:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8000f32:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000f36:	4611      	mov	r1, r2
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f7ff fcb7 	bl	80008ac <_StoreChar>
    }
  } while (BufferDesc.ReturnValue >= 0);
 8000f3e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	f6bf ae56 	bge.w	8000bf2 <SEGGER_RTT_vprintf+0x22>
 8000f46:	e000      	b.n	8000f4a <SEGGER_RTT_vprintf+0x37a>
      break;
 8000f48:	bf00      	nop

  if (BufferDesc.ReturnValue > 0) {
 8000f4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	dd0d      	ble.n	8000f6c <SEGGER_RTT_vprintf+0x39c>
    //
    // Write remaining data, if any
    //
    if (BufferDesc.Cnt != 0u) {
 8000f50:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d006      	beq.n	8000f64 <SEGGER_RTT_vprintf+0x394>
      SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 8000f56:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000f58:	f107 0310 	add.w	r3, r7, #16
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	68f8      	ldr	r0, [r7, #12]
 8000f60:	f7ff fc34 	bl	80007cc <SEGGER_RTT_Write>
    }
    BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
 8000f64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000f66:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000f68:	4413      	add	r3, r2
 8000f6a:	65fb      	str	r3, [r7, #92]	; 0x5c
  }
  return BufferDesc.ReturnValue;
 8000f6c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3780      	adds	r7, #128	; 0x80
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop

08000f78 <SEGGER_RTT_printf>:
*          u: Print the argument as an unsigned integer
*          x: Print the argument as an hexadecimal integer
*          s: Print the string pointed to by the argument
*          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to void.)
*/
int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 8000f78:	b40e      	push	{r1, r2, r3}
 8000f7a:	b580      	push	{r7, lr}
 8000f7c:	b085      	sub	sp, #20
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
  int r;
  va_list ParamList;

  va_start(ParamList, sFormat);
 8000f82:	f107 0320 	add.w	r3, r7, #32
 8000f86:	60bb      	str	r3, [r7, #8]
  r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 8000f88:	f107 0308 	add.w	r3, r7, #8
 8000f8c:	461a      	mov	r2, r3
 8000f8e:	69f9      	ldr	r1, [r7, #28]
 8000f90:	6878      	ldr	r0, [r7, #4]
 8000f92:	f7ff fe1d 	bl	8000bd0 <SEGGER_RTT_vprintf>
 8000f96:	60f8      	str	r0, [r7, #12]
  va_end(ParamList);
  return r;
 8000f98:	68fb      	ldr	r3, [r7, #12]
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3714      	adds	r7, #20
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000fa4:	b003      	add	sp, #12
 8000fa6:	4770      	bx	lr

08000fa8 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0

}
 8000fac:	bf00      	nop
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr

08000fb6 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000fb6:	b480      	push	{r7}
 8000fb8:	af00      	add	r7, sp, #0
return 0;
 8000fba:	2300      	movs	r3, #0
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
	...

08000fc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fce:	f000 fcf3 	bl	80019b8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fd2:	f000 f849 	bl	8001068 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fd6:	f000 f957 	bl	8001288 <MX_GPIO_Init>
  MX_ETH_Init();
 8000fda:	f000 f8af 	bl	800113c <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000fde:	f000 f8fb 	bl	80011d8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000fe2:	f000 f923 	bl	800122c <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  SEGGER_RTT_ConfigUpBuffer(0, NULL, NULL, 0, SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	9300      	str	r3, [sp, #0]
 8000fea:	2300      	movs	r3, #0
 8000fec:	2200      	movs	r2, #0
 8000fee:	2100      	movs	r1, #0
 8000ff0:	2000      	movs	r0, #0
 8000ff2:	f7ff fc11 	bl	8000818 <SEGGER_RTT_ConfigUpBuffer>
  SEGGER_RTT_printf(0,"Starting... \r\n");
 8000ff6:	4913      	ldr	r1, [pc, #76]	; (8001044 <main+0x7c>)
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	f7ff ffbd 	bl	8000f78 <SEGGER_RTT_printf>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000ffe:	f003 f9ad 	bl	800435c <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  myQueue = xQueueCreate(8, sizeof(uint8_t)); // #include queue.h is deleted upon code generation
 8001002:	2200      	movs	r2, #0
 8001004:	2101      	movs	r1, #1
 8001006:	2008      	movs	r0, #8
 8001008:	f003 fc68 	bl	80048dc <xQueueGenericCreate>
 800100c:	4603      	mov	r3, r0
 800100e:	4a0e      	ldr	r2, [pc, #56]	; (8001048 <main+0x80>)
 8001010:	6013      	str	r3, [r2, #0]
  vQueueAddToRegistry(myQueue, "myQueue");
 8001012:	4b0d      	ldr	r3, [pc, #52]	; (8001048 <main+0x80>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	490d      	ldr	r1, [pc, #52]	; (800104c <main+0x84>)
 8001018:	4618      	mov	r0, r3
 800101a:	f004 f847 	bl	80050ac <vQueueAddToRegistry>

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of TransmitterTask */
  TransmitterTaskHandle = osThreadNew(StartTransmitterTask, NULL, &TransmitterTask_attributes);
 800101e:	4a0c      	ldr	r2, [pc, #48]	; (8001050 <main+0x88>)
 8001020:	2100      	movs	r1, #0
 8001022:	480c      	ldr	r0, [pc, #48]	; (8001054 <main+0x8c>)
 8001024:	f003 f9e4 	bl	80043f0 <osThreadNew>
 8001028:	4603      	mov	r3, r0
 800102a:	4a0b      	ldr	r2, [pc, #44]	; (8001058 <main+0x90>)
 800102c:	6013      	str	r3, [r2, #0]

  /* creation of ReceiverTask */
  ReceiverTaskHandle = osThreadNew(StartReceiverTask, NULL, &ReceiverTask_attributes);
 800102e:	4a0b      	ldr	r2, [pc, #44]	; (800105c <main+0x94>)
 8001030:	2100      	movs	r1, #0
 8001032:	480b      	ldr	r0, [pc, #44]	; (8001060 <main+0x98>)
 8001034:	f003 f9dc 	bl	80043f0 <osThreadNew>
 8001038:	4603      	mov	r3, r0
 800103a:	4a0a      	ldr	r2, [pc, #40]	; (8001064 <main+0x9c>)
 800103c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800103e:	f003 f9b1 	bl	80043a4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001042:	e7fe      	b.n	8001042 <main+0x7a>
 8001044:	08007174 	.word	0x08007174
 8001048:	20000cac 	.word	0x20000cac
 800104c:	08007184 	.word	0x08007184
 8001050:	0800724c 	.word	0x0800724c
 8001054:	080013e5 	.word	0x080013e5
 8001058:	20000cb0 	.word	0x20000cb0
 800105c:	08007270 	.word	0x08007270
 8001060:	08001455 	.word	0x08001455
 8001064:	20000cb4 	.word	0x20000cb4

08001068 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b094      	sub	sp, #80	; 0x50
 800106c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800106e:	f107 0320 	add.w	r3, r7, #32
 8001072:	2230      	movs	r2, #48	; 0x30
 8001074:	2100      	movs	r1, #0
 8001076:	4618      	mov	r0, r3
 8001078:	f005 ff70 	bl	8006f5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800107c:	f107 030c 	add.w	r3, r7, #12
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	605a      	str	r2, [r3, #4]
 8001086:	609a      	str	r2, [r3, #8]
 8001088:	60da      	str	r2, [r3, #12]
 800108a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800108c:	2300      	movs	r3, #0
 800108e:	60bb      	str	r3, [r7, #8]
 8001090:	4b28      	ldr	r3, [pc, #160]	; (8001134 <SystemClock_Config+0xcc>)
 8001092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001094:	4a27      	ldr	r2, [pc, #156]	; (8001134 <SystemClock_Config+0xcc>)
 8001096:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800109a:	6413      	str	r3, [r2, #64]	; 0x40
 800109c:	4b25      	ldr	r3, [pc, #148]	; (8001134 <SystemClock_Config+0xcc>)
 800109e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010a4:	60bb      	str	r3, [r7, #8]
 80010a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010a8:	2300      	movs	r3, #0
 80010aa:	607b      	str	r3, [r7, #4]
 80010ac:	4b22      	ldr	r3, [pc, #136]	; (8001138 <SystemClock_Config+0xd0>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a21      	ldr	r2, [pc, #132]	; (8001138 <SystemClock_Config+0xd0>)
 80010b2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80010b6:	6013      	str	r3, [r2, #0]
 80010b8:	4b1f      	ldr	r3, [pc, #124]	; (8001138 <SystemClock_Config+0xd0>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80010c0:	607b      	str	r3, [r7, #4]
 80010c2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010c4:	2301      	movs	r3, #1
 80010c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80010c8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80010cc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010ce:	2302      	movs	r3, #2
 80010d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010d2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80010d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80010d8:	2304      	movs	r3, #4
 80010da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80010dc:	23a8      	movs	r3, #168	; 0xa8
 80010de:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010e0:	2302      	movs	r3, #2
 80010e2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80010e4:	2307      	movs	r3, #7
 80010e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010e8:	f107 0320 	add.w	r3, r7, #32
 80010ec:	4618      	mov	r0, r3
 80010ee:	f001 fbb5 	bl	800285c <HAL_RCC_OscConfig>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010f8:	f000 f9ec 	bl	80014d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010fc:	230f      	movs	r3, #15
 80010fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001100:	2302      	movs	r3, #2
 8001102:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001104:	2300      	movs	r3, #0
 8001106:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001108:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800110c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800110e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001112:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001114:	f107 030c 	add.w	r3, r7, #12
 8001118:	2105      	movs	r1, #5
 800111a:	4618      	mov	r0, r3
 800111c:	f001 fe16 	bl	8002d4c <HAL_RCC_ClockConfig>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001126:	f000 f9d5 	bl	80014d4 <Error_Handler>
  }
}
 800112a:	bf00      	nop
 800112c:	3750      	adds	r7, #80	; 0x50
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40023800 	.word	0x40023800
 8001138:	40007000 	.word	0x40007000

0800113c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001140:	4b1f      	ldr	r3, [pc, #124]	; (80011c0 <MX_ETH_Init+0x84>)
 8001142:	4a20      	ldr	r2, [pc, #128]	; (80011c4 <MX_ETH_Init+0x88>)
 8001144:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001146:	4b20      	ldr	r3, [pc, #128]	; (80011c8 <MX_ETH_Init+0x8c>)
 8001148:	2200      	movs	r2, #0
 800114a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800114c:	4b1e      	ldr	r3, [pc, #120]	; (80011c8 <MX_ETH_Init+0x8c>)
 800114e:	2280      	movs	r2, #128	; 0x80
 8001150:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001152:	4b1d      	ldr	r3, [pc, #116]	; (80011c8 <MX_ETH_Init+0x8c>)
 8001154:	22e1      	movs	r2, #225	; 0xe1
 8001156:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001158:	4b1b      	ldr	r3, [pc, #108]	; (80011c8 <MX_ETH_Init+0x8c>)
 800115a:	2200      	movs	r2, #0
 800115c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800115e:	4b1a      	ldr	r3, [pc, #104]	; (80011c8 <MX_ETH_Init+0x8c>)
 8001160:	2200      	movs	r2, #0
 8001162:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001164:	4b18      	ldr	r3, [pc, #96]	; (80011c8 <MX_ETH_Init+0x8c>)
 8001166:	2200      	movs	r2, #0
 8001168:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800116a:	4b15      	ldr	r3, [pc, #84]	; (80011c0 <MX_ETH_Init+0x84>)
 800116c:	4a16      	ldr	r2, [pc, #88]	; (80011c8 <MX_ETH_Init+0x8c>)
 800116e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001170:	4b13      	ldr	r3, [pc, #76]	; (80011c0 <MX_ETH_Init+0x84>)
 8001172:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001176:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001178:	4b11      	ldr	r3, [pc, #68]	; (80011c0 <MX_ETH_Init+0x84>)
 800117a:	4a14      	ldr	r2, [pc, #80]	; (80011cc <MX_ETH_Init+0x90>)
 800117c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800117e:	4b10      	ldr	r3, [pc, #64]	; (80011c0 <MX_ETH_Init+0x84>)
 8001180:	4a13      	ldr	r2, [pc, #76]	; (80011d0 <MX_ETH_Init+0x94>)
 8001182:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001184:	4b0e      	ldr	r3, [pc, #56]	; (80011c0 <MX_ETH_Init+0x84>)
 8001186:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800118a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800118c:	480c      	ldr	r0, [pc, #48]	; (80011c0 <MX_ETH_Init+0x84>)
 800118e:	f000 fd5b 	bl	8001c48 <HAL_ETH_Init>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001198:	f000 f99c 	bl	80014d4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800119c:	2238      	movs	r2, #56	; 0x38
 800119e:	2100      	movs	r1, #0
 80011a0:	480c      	ldr	r0, [pc, #48]	; (80011d4 <MX_ETH_Init+0x98>)
 80011a2:	f005 fedb 	bl	8006f5c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80011a6:	4b0b      	ldr	r3, [pc, #44]	; (80011d4 <MX_ETH_Init+0x98>)
 80011a8:	2221      	movs	r2, #33	; 0x21
 80011aa:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80011ac:	4b09      	ldr	r3, [pc, #36]	; (80011d4 <MX_ETH_Init+0x98>)
 80011ae:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 80011b2:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80011b4:	4b07      	ldr	r3, [pc, #28]	; (80011d4 <MX_ETH_Init+0x98>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	200006ac 	.word	0x200006ac
 80011c4:	40028000 	.word	0x40028000
 80011c8:	20000cb8 	.word	0x20000cb8
 80011cc:	2000060c 	.word	0x2000060c
 80011d0:	2000056c 	.word	0x2000056c
 80011d4:	20000534 	.word	0x20000534

080011d8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80011dc:	4b11      	ldr	r3, [pc, #68]	; (8001224 <MX_USART3_UART_Init+0x4c>)
 80011de:	4a12      	ldr	r2, [pc, #72]	; (8001228 <MX_USART3_UART_Init+0x50>)
 80011e0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80011e2:	4b10      	ldr	r3, [pc, #64]	; (8001224 <MX_USART3_UART_Init+0x4c>)
 80011e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011e8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80011ea:	4b0e      	ldr	r3, [pc, #56]	; (8001224 <MX_USART3_UART_Init+0x4c>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80011f0:	4b0c      	ldr	r3, [pc, #48]	; (8001224 <MX_USART3_UART_Init+0x4c>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80011f6:	4b0b      	ldr	r3, [pc, #44]	; (8001224 <MX_USART3_UART_Init+0x4c>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80011fc:	4b09      	ldr	r3, [pc, #36]	; (8001224 <MX_USART3_UART_Init+0x4c>)
 80011fe:	220c      	movs	r2, #12
 8001200:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001202:	4b08      	ldr	r3, [pc, #32]	; (8001224 <MX_USART3_UART_Init+0x4c>)
 8001204:	2200      	movs	r2, #0
 8001206:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001208:	4b06      	ldr	r3, [pc, #24]	; (8001224 <MX_USART3_UART_Init+0x4c>)
 800120a:	2200      	movs	r2, #0
 800120c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800120e:	4805      	ldr	r0, [pc, #20]	; (8001224 <MX_USART3_UART_Init+0x4c>)
 8001210:	f002 fa9c 	bl	800374c <HAL_UART_Init>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800121a:	f000 f95b 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800121e:	bf00      	nop
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	2000075c 	.word	0x2000075c
 8001228:	40004800 	.word	0x40004800

0800122c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001230:	4b14      	ldr	r3, [pc, #80]	; (8001284 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001232:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001236:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001238:	4b12      	ldr	r3, [pc, #72]	; (8001284 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800123a:	2204      	movs	r2, #4
 800123c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800123e:	4b11      	ldr	r3, [pc, #68]	; (8001284 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001240:	2202      	movs	r2, #2
 8001242:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001244:	4b0f      	ldr	r3, [pc, #60]	; (8001284 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001246:	2200      	movs	r2, #0
 8001248:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800124a:	4b0e      	ldr	r3, [pc, #56]	; (8001284 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800124c:	2202      	movs	r2, #2
 800124e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001250:	4b0c      	ldr	r3, [pc, #48]	; (8001284 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001252:	2201      	movs	r2, #1
 8001254:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001256:	4b0b      	ldr	r3, [pc, #44]	; (8001284 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001258:	2200      	movs	r2, #0
 800125a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800125c:	4b09      	ldr	r3, [pc, #36]	; (8001284 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800125e:	2200      	movs	r2, #0
 8001260:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001262:	4b08      	ldr	r3, [pc, #32]	; (8001284 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001264:	2201      	movs	r2, #1
 8001266:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001268:	4b06      	ldr	r3, [pc, #24]	; (8001284 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800126a:	2200      	movs	r2, #0
 800126c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800126e:	4805      	ldr	r0, [pc, #20]	; (8001284 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001270:	f001 f9d7 	bl	8002622 <HAL_PCD_Init>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800127a:	f000 f92b 	bl	80014d4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800127e:	bf00      	nop
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	200007a0 	.word	0x200007a0

08001288 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b08c      	sub	sp, #48	; 0x30
 800128c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800128e:	f107 031c 	add.w	r3, r7, #28
 8001292:	2200      	movs	r2, #0
 8001294:	601a      	str	r2, [r3, #0]
 8001296:	605a      	str	r2, [r3, #4]
 8001298:	609a      	str	r2, [r3, #8]
 800129a:	60da      	str	r2, [r3, #12]
 800129c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	61bb      	str	r3, [r7, #24]
 80012a2:	4b4c      	ldr	r3, [pc, #304]	; (80013d4 <MX_GPIO_Init+0x14c>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	4a4b      	ldr	r2, [pc, #300]	; (80013d4 <MX_GPIO_Init+0x14c>)
 80012a8:	f043 0304 	orr.w	r3, r3, #4
 80012ac:	6313      	str	r3, [r2, #48]	; 0x30
 80012ae:	4b49      	ldr	r3, [pc, #292]	; (80013d4 <MX_GPIO_Init+0x14c>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b2:	f003 0304 	and.w	r3, r3, #4
 80012b6:	61bb      	str	r3, [r7, #24]
 80012b8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	617b      	str	r3, [r7, #20]
 80012be:	4b45      	ldr	r3, [pc, #276]	; (80013d4 <MX_GPIO_Init+0x14c>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	4a44      	ldr	r2, [pc, #272]	; (80013d4 <MX_GPIO_Init+0x14c>)
 80012c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012c8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ca:	4b42      	ldr	r3, [pc, #264]	; (80013d4 <MX_GPIO_Init+0x14c>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012d2:	617b      	str	r3, [r7, #20]
 80012d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012d6:	2300      	movs	r3, #0
 80012d8:	613b      	str	r3, [r7, #16]
 80012da:	4b3e      	ldr	r3, [pc, #248]	; (80013d4 <MX_GPIO_Init+0x14c>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	4a3d      	ldr	r2, [pc, #244]	; (80013d4 <MX_GPIO_Init+0x14c>)
 80012e0:	f043 0301 	orr.w	r3, r3, #1
 80012e4:	6313      	str	r3, [r2, #48]	; 0x30
 80012e6:	4b3b      	ldr	r3, [pc, #236]	; (80013d4 <MX_GPIO_Init+0x14c>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ea:	f003 0301 	and.w	r3, r3, #1
 80012ee:	613b      	str	r3, [r7, #16]
 80012f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012f2:	2300      	movs	r3, #0
 80012f4:	60fb      	str	r3, [r7, #12]
 80012f6:	4b37      	ldr	r3, [pc, #220]	; (80013d4 <MX_GPIO_Init+0x14c>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fa:	4a36      	ldr	r2, [pc, #216]	; (80013d4 <MX_GPIO_Init+0x14c>)
 80012fc:	f043 0302 	orr.w	r3, r3, #2
 8001300:	6313      	str	r3, [r2, #48]	; 0x30
 8001302:	4b34      	ldr	r3, [pc, #208]	; (80013d4 <MX_GPIO_Init+0x14c>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001306:	f003 0302 	and.w	r3, r3, #2
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]
 8001312:	4b30      	ldr	r3, [pc, #192]	; (80013d4 <MX_GPIO_Init+0x14c>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001316:	4a2f      	ldr	r2, [pc, #188]	; (80013d4 <MX_GPIO_Init+0x14c>)
 8001318:	f043 0308 	orr.w	r3, r3, #8
 800131c:	6313      	str	r3, [r2, #48]	; 0x30
 800131e:	4b2d      	ldr	r3, [pc, #180]	; (80013d4 <MX_GPIO_Init+0x14c>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001322:	f003 0308 	and.w	r3, r3, #8
 8001326:	60bb      	str	r3, [r7, #8]
 8001328:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	607b      	str	r3, [r7, #4]
 800132e:	4b29      	ldr	r3, [pc, #164]	; (80013d4 <MX_GPIO_Init+0x14c>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001332:	4a28      	ldr	r2, [pc, #160]	; (80013d4 <MX_GPIO_Init+0x14c>)
 8001334:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001338:	6313      	str	r3, [r2, #48]	; 0x30
 800133a:	4b26      	ldr	r3, [pc, #152]	; (80013d4 <MX_GPIO_Init+0x14c>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001346:	2200      	movs	r2, #0
 8001348:	f244 0181 	movw	r1, #16513	; 0x4081
 800134c:	4822      	ldr	r0, [pc, #136]	; (80013d8 <MX_GPIO_Init+0x150>)
 800134e:	f001 f94f 	bl	80025f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001352:	2200      	movs	r2, #0
 8001354:	2140      	movs	r1, #64	; 0x40
 8001356:	4821      	ldr	r0, [pc, #132]	; (80013dc <MX_GPIO_Init+0x154>)
 8001358:	f001 f94a 	bl	80025f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800135c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001360:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001362:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001366:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001368:	2300      	movs	r3, #0
 800136a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800136c:	f107 031c 	add.w	r3, r7, #28
 8001370:	4619      	mov	r1, r3
 8001372:	481b      	ldr	r0, [pc, #108]	; (80013e0 <MX_GPIO_Init+0x158>)
 8001374:	f000 ff90 	bl	8002298 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001378:	f244 0381 	movw	r3, #16513	; 0x4081
 800137c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800137e:	2301      	movs	r3, #1
 8001380:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001382:	2300      	movs	r3, #0
 8001384:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001386:	2300      	movs	r3, #0
 8001388:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800138a:	f107 031c 	add.w	r3, r7, #28
 800138e:	4619      	mov	r1, r3
 8001390:	4811      	ldr	r0, [pc, #68]	; (80013d8 <MX_GPIO_Init+0x150>)
 8001392:	f000 ff81 	bl	8002298 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001396:	2340      	movs	r3, #64	; 0x40
 8001398:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139a:	2301      	movs	r3, #1
 800139c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139e:	2300      	movs	r3, #0
 80013a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a2:	2300      	movs	r3, #0
 80013a4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80013a6:	f107 031c 	add.w	r3, r7, #28
 80013aa:	4619      	mov	r1, r3
 80013ac:	480b      	ldr	r0, [pc, #44]	; (80013dc <MX_GPIO_Init+0x154>)
 80013ae:	f000 ff73 	bl	8002298 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80013b2:	2380      	movs	r3, #128	; 0x80
 80013b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013b6:	2300      	movs	r3, #0
 80013b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80013be:	f107 031c 	add.w	r3, r7, #28
 80013c2:	4619      	mov	r1, r3
 80013c4:	4805      	ldr	r0, [pc, #20]	; (80013dc <MX_GPIO_Init+0x154>)
 80013c6:	f000 ff67 	bl	8002298 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80013ca:	bf00      	nop
 80013cc:	3730      	adds	r7, #48	; 0x30
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	40023800 	.word	0x40023800
 80013d8:	40020400 	.word	0x40020400
 80013dc:	40021800 	.word	0x40021800
 80013e0:	40020800 	.word	0x40020800

080013e4 <StartTransmitterTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTransmitterTask */
void StartTransmitterTask(void *argument)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	uint8_t count = 0;
 80013ec:	2300      	movs	r3, #0
 80013ee:	73fb      	strb	r3, [r7, #15]
	for(;;)
	{
		count >= 20 ? count = 0 : count++;
 80013f0:	7bfb      	ldrb	r3, [r7, #15]
 80013f2:	2b13      	cmp	r3, #19
 80013f4:	d902      	bls.n	80013fc <StartTransmitterTask+0x18>
 80013f6:	2300      	movs	r3, #0
 80013f8:	73fb      	strb	r3, [r7, #15]
 80013fa:	e003      	b.n	8001404 <StartTransmitterTask+0x20>
 80013fc:	7bfb      	ldrb	r3, [r7, #15]
 80013fe:	3301      	adds	r3, #1
 8001400:	b2db      	uxtb	r3, r3
 8001402:	73fb      	strb	r3, [r7, #15]
		if (xQueueSend(myQueue, &count, 0) != pdPASS){
 8001404:	4b10      	ldr	r3, [pc, #64]	; (8001448 <StartTransmitterTask+0x64>)
 8001406:	6818      	ldr	r0, [r3, #0]
 8001408:	f107 010f 	add.w	r1, r7, #15
 800140c:	2300      	movs	r3, #0
 800140e:	2200      	movs	r2, #0
 8001410:	f003 fac2 	bl	8004998 <xQueueGenericSend>
 8001414:	4603      	mov	r3, r0
 8001416:	2b01      	cmp	r3, #1
 8001418:	d00b      	beq.n	8001432 <StartTransmitterTask+0x4e>
			SEGGER_RTT_printf(0, "TX error: %s is full (%d not sent)!\r\n", pcQueueGetName(myQueue), count);;  // xQueueSend(queueHandle, void* pvItemToQueue, xTickstoWait)
 800141a:	4b0b      	ldr	r3, [pc, #44]	; (8001448 <StartTransmitterTask+0x64>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4618      	mov	r0, r3
 8001420:	f003 fe6e 	bl	8005100 <pcQueueGetName>
 8001424:	4602      	mov	r2, r0
 8001426:	7bfb      	ldrb	r3, [r7, #15]
 8001428:	4908      	ldr	r1, [pc, #32]	; (800144c <StartTransmitterTask+0x68>)
 800142a:	2000      	movs	r0, #0
 800142c:	f7ff fda4 	bl	8000f78 <SEGGER_RTT_printf>
 8001430:	e005      	b.n	800143e <StartTransmitterTask+0x5a>
		}
		else SEGGER_RTT_printf(0, "TX: %d\r\n", count);
 8001432:	7bfb      	ldrb	r3, [r7, #15]
 8001434:	461a      	mov	r2, r3
 8001436:	4906      	ldr	r1, [pc, #24]	; (8001450 <StartTransmitterTask+0x6c>)
 8001438:	2000      	movs	r0, #0
 800143a:	f7ff fd9d 	bl	8000f78 <SEGGER_RTT_printf>
		osDelay(1000);
 800143e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001442:	f003 f867 	bl	8004514 <osDelay>
		count >= 20 ? count = 0 : count++;
 8001446:	e7d3      	b.n	80013f0 <StartTransmitterTask+0xc>
 8001448:	20000cac 	.word	0x20000cac
 800144c:	08007190 	.word	0x08007190
 8001450:	080071b8 	.word	0x080071b8

08001454 <StartReceiverTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartReceiverTask */
void StartReceiverTask(void *argument)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartReceiverTask */
	/* Infinite loop */
	uint8_t count = -1;
 800145c:	23ff      	movs	r3, #255	; 0xff
 800145e:	73fb      	strb	r3, [r7, #15]
	for(;;)
	{
		if (xQueueReceive(myQueue, &count, 0) != pdPASS){
 8001460:	4b10      	ldr	r3, [pc, #64]	; (80014a4 <StartReceiverTask+0x50>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f107 010f 	add.w	r1, r7, #15
 8001468:	2200      	movs	r2, #0
 800146a:	4618      	mov	r0, r3
 800146c:	f003 fc2e 	bl	8004ccc <xQueueReceive>
 8001470:	4603      	mov	r3, r0
 8001472:	2b01      	cmp	r3, #1
 8001474:	d00b      	beq.n	800148e <StartReceiverTask+0x3a>
			SEGGER_RTT_printf(0, "RX ERROR: %s is empty\r\n", (char*)pcQueueGetName(myQueue));
 8001476:	4b0b      	ldr	r3, [pc, #44]	; (80014a4 <StartReceiverTask+0x50>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4618      	mov	r0, r3
 800147c:	f003 fe40 	bl	8005100 <pcQueueGetName>
 8001480:	4603      	mov	r3, r0
 8001482:	461a      	mov	r2, r3
 8001484:	4908      	ldr	r1, [pc, #32]	; (80014a8 <StartReceiverTask+0x54>)
 8001486:	2000      	movs	r0, #0
 8001488:	f7ff fd76 	bl	8000f78 <SEGGER_RTT_printf>
 800148c:	e005      	b.n	800149a <StartReceiverTask+0x46>
		}
		else SEGGER_RTT_printf(0, "RX: %d\r\n", count);
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	461a      	mov	r2, r3
 8001492:	4906      	ldr	r1, [pc, #24]	; (80014ac <StartReceiverTask+0x58>)
 8001494:	2000      	movs	r0, #0
 8001496:	f7ff fd6f 	bl	8000f78 <SEGGER_RTT_printf>
		osDelay(500);
 800149a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800149e:	f003 f839 	bl	8004514 <osDelay>
		if (xQueueReceive(myQueue, &count, 0) != pdPASS){
 80014a2:	e7dd      	b.n	8001460 <StartReceiverTask+0xc>
 80014a4:	20000cac 	.word	0x20000cac
 80014a8:	080071c4 	.word	0x080071c4
 80014ac:	080071dc 	.word	0x080071dc

080014b0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a04      	ldr	r2, [pc, #16]	; (80014d0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d101      	bne.n	80014c6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80014c2:	f000 fa9b 	bl	80019fc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80014c6:	bf00      	nop
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	40001000 	.word	0x40001000

080014d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014d8:	b672      	cpsid	i
}
 80014da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014dc:	e7fe      	b.n	80014dc <Error_Handler+0x8>
	...

080014e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014e6:	2300      	movs	r3, #0
 80014e8:	607b      	str	r3, [r7, #4]
 80014ea:	4b12      	ldr	r3, [pc, #72]	; (8001534 <HAL_MspInit+0x54>)
 80014ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014ee:	4a11      	ldr	r2, [pc, #68]	; (8001534 <HAL_MspInit+0x54>)
 80014f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014f4:	6453      	str	r3, [r2, #68]	; 0x44
 80014f6:	4b0f      	ldr	r3, [pc, #60]	; (8001534 <HAL_MspInit+0x54>)
 80014f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014fe:	607b      	str	r3, [r7, #4]
 8001500:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001502:	2300      	movs	r3, #0
 8001504:	603b      	str	r3, [r7, #0]
 8001506:	4b0b      	ldr	r3, [pc, #44]	; (8001534 <HAL_MspInit+0x54>)
 8001508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150a:	4a0a      	ldr	r2, [pc, #40]	; (8001534 <HAL_MspInit+0x54>)
 800150c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001510:	6413      	str	r3, [r2, #64]	; 0x40
 8001512:	4b08      	ldr	r3, [pc, #32]	; (8001534 <HAL_MspInit+0x54>)
 8001514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001516:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800151a:	603b      	str	r3, [r7, #0]
 800151c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800151e:	2200      	movs	r2, #0
 8001520:	210f      	movs	r1, #15
 8001522:	f06f 0001 	mvn.w	r0, #1
 8001526:	f000 fb65 	bl	8001bf4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800152a:	bf00      	nop
 800152c:	3708      	adds	r7, #8
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40023800 	.word	0x40023800

08001538 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b08e      	sub	sp, #56	; 0x38
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001540:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	605a      	str	r2, [r3, #4]
 800154a:	609a      	str	r2, [r3, #8]
 800154c:	60da      	str	r2, [r3, #12]
 800154e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a55      	ldr	r2, [pc, #340]	; (80016ac <HAL_ETH_MspInit+0x174>)
 8001556:	4293      	cmp	r3, r2
 8001558:	f040 80a4 	bne.w	80016a4 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800155c:	2300      	movs	r3, #0
 800155e:	623b      	str	r3, [r7, #32]
 8001560:	4b53      	ldr	r3, [pc, #332]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 8001562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001564:	4a52      	ldr	r2, [pc, #328]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 8001566:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800156a:	6313      	str	r3, [r2, #48]	; 0x30
 800156c:	4b50      	ldr	r3, [pc, #320]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 800156e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001570:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001574:	623b      	str	r3, [r7, #32]
 8001576:	6a3b      	ldr	r3, [r7, #32]
 8001578:	2300      	movs	r3, #0
 800157a:	61fb      	str	r3, [r7, #28]
 800157c:	4b4c      	ldr	r3, [pc, #304]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 800157e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001580:	4a4b      	ldr	r2, [pc, #300]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 8001582:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001586:	6313      	str	r3, [r2, #48]	; 0x30
 8001588:	4b49      	ldr	r3, [pc, #292]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 800158a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001590:	61fb      	str	r3, [r7, #28]
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	2300      	movs	r3, #0
 8001596:	61bb      	str	r3, [r7, #24]
 8001598:	4b45      	ldr	r3, [pc, #276]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 800159a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159c:	4a44      	ldr	r2, [pc, #272]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 800159e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80015a2:	6313      	str	r3, [r2, #48]	; 0x30
 80015a4:	4b42      	ldr	r3, [pc, #264]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 80015a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80015ac:	61bb      	str	r3, [r7, #24]
 80015ae:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015b0:	2300      	movs	r3, #0
 80015b2:	617b      	str	r3, [r7, #20]
 80015b4:	4b3e      	ldr	r3, [pc, #248]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 80015b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b8:	4a3d      	ldr	r2, [pc, #244]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 80015ba:	f043 0304 	orr.w	r3, r3, #4
 80015be:	6313      	str	r3, [r2, #48]	; 0x30
 80015c0:	4b3b      	ldr	r3, [pc, #236]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 80015c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c4:	f003 0304 	and.w	r3, r3, #4
 80015c8:	617b      	str	r3, [r7, #20]
 80015ca:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015cc:	2300      	movs	r3, #0
 80015ce:	613b      	str	r3, [r7, #16]
 80015d0:	4b37      	ldr	r3, [pc, #220]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 80015d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d4:	4a36      	ldr	r2, [pc, #216]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 80015d6:	f043 0301 	orr.w	r3, r3, #1
 80015da:	6313      	str	r3, [r2, #48]	; 0x30
 80015dc:	4b34      	ldr	r3, [pc, #208]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 80015de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e0:	f003 0301 	and.w	r3, r3, #1
 80015e4:	613b      	str	r3, [r7, #16]
 80015e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e8:	2300      	movs	r3, #0
 80015ea:	60fb      	str	r3, [r7, #12]
 80015ec:	4b30      	ldr	r3, [pc, #192]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 80015ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f0:	4a2f      	ldr	r2, [pc, #188]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 80015f2:	f043 0302 	orr.w	r3, r3, #2
 80015f6:	6313      	str	r3, [r2, #48]	; 0x30
 80015f8:	4b2d      	ldr	r3, [pc, #180]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 80015fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fc:	f003 0302 	and.w	r3, r3, #2
 8001600:	60fb      	str	r3, [r7, #12]
 8001602:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001604:	2300      	movs	r3, #0
 8001606:	60bb      	str	r3, [r7, #8]
 8001608:	4b29      	ldr	r3, [pc, #164]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 800160a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160c:	4a28      	ldr	r2, [pc, #160]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 800160e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001612:	6313      	str	r3, [r2, #48]	; 0x30
 8001614:	4b26      	ldr	r3, [pc, #152]	; (80016b0 <HAL_ETH_MspInit+0x178>)
 8001616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001618:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800161c:	60bb      	str	r3, [r7, #8]
 800161e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001620:	2332      	movs	r3, #50	; 0x32
 8001622:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001624:	2302      	movs	r3, #2
 8001626:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001628:	2300      	movs	r3, #0
 800162a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162c:	2303      	movs	r3, #3
 800162e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001630:	230b      	movs	r3, #11
 8001632:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001634:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001638:	4619      	mov	r1, r3
 800163a:	481e      	ldr	r0, [pc, #120]	; (80016b4 <HAL_ETH_MspInit+0x17c>)
 800163c:	f000 fe2c 	bl	8002298 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001640:	2386      	movs	r3, #134	; 0x86
 8001642:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001644:	2302      	movs	r3, #2
 8001646:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	2300      	movs	r3, #0
 800164a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800164c:	2303      	movs	r3, #3
 800164e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001650:	230b      	movs	r3, #11
 8001652:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001654:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001658:	4619      	mov	r1, r3
 800165a:	4817      	ldr	r0, [pc, #92]	; (80016b8 <HAL_ETH_MspInit+0x180>)
 800165c:	f000 fe1c 	bl	8002298 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001660:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001664:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001666:	2302      	movs	r3, #2
 8001668:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166a:	2300      	movs	r3, #0
 800166c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800166e:	2303      	movs	r3, #3
 8001670:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001672:	230b      	movs	r3, #11
 8001674:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001676:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800167a:	4619      	mov	r1, r3
 800167c:	480f      	ldr	r0, [pc, #60]	; (80016bc <HAL_ETH_MspInit+0x184>)
 800167e:	f000 fe0b 	bl	8002298 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001682:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001686:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001688:	2302      	movs	r3, #2
 800168a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168c:	2300      	movs	r3, #0
 800168e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001690:	2303      	movs	r3, #3
 8001692:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001694:	230b      	movs	r3, #11
 8001696:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001698:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800169c:	4619      	mov	r1, r3
 800169e:	4808      	ldr	r0, [pc, #32]	; (80016c0 <HAL_ETH_MspInit+0x188>)
 80016a0:	f000 fdfa 	bl	8002298 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80016a4:	bf00      	nop
 80016a6:	3738      	adds	r7, #56	; 0x38
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40028000 	.word	0x40028000
 80016b0:	40023800 	.word	0x40023800
 80016b4:	40020800 	.word	0x40020800
 80016b8:	40020000 	.word	0x40020000
 80016bc:	40020400 	.word	0x40020400
 80016c0:	40021800 	.word	0x40021800

080016c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b08a      	sub	sp, #40	; 0x28
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016cc:	f107 0314 	add.w	r3, r7, #20
 80016d0:	2200      	movs	r2, #0
 80016d2:	601a      	str	r2, [r3, #0]
 80016d4:	605a      	str	r2, [r3, #4]
 80016d6:	609a      	str	r2, [r3, #8]
 80016d8:	60da      	str	r2, [r3, #12]
 80016da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a19      	ldr	r2, [pc, #100]	; (8001748 <HAL_UART_MspInit+0x84>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d12c      	bne.n	8001740 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	613b      	str	r3, [r7, #16]
 80016ea:	4b18      	ldr	r3, [pc, #96]	; (800174c <HAL_UART_MspInit+0x88>)
 80016ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ee:	4a17      	ldr	r2, [pc, #92]	; (800174c <HAL_UART_MspInit+0x88>)
 80016f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016f4:	6413      	str	r3, [r2, #64]	; 0x40
 80016f6:	4b15      	ldr	r3, [pc, #84]	; (800174c <HAL_UART_MspInit+0x88>)
 80016f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016fe:	613b      	str	r3, [r7, #16]
 8001700:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	60fb      	str	r3, [r7, #12]
 8001706:	4b11      	ldr	r3, [pc, #68]	; (800174c <HAL_UART_MspInit+0x88>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170a:	4a10      	ldr	r2, [pc, #64]	; (800174c <HAL_UART_MspInit+0x88>)
 800170c:	f043 0308 	orr.w	r3, r3, #8
 8001710:	6313      	str	r3, [r2, #48]	; 0x30
 8001712:	4b0e      	ldr	r3, [pc, #56]	; (800174c <HAL_UART_MspInit+0x88>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001716:	f003 0308 	and.w	r3, r3, #8
 800171a:	60fb      	str	r3, [r7, #12]
 800171c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800171e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001722:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001724:	2302      	movs	r3, #2
 8001726:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001728:	2300      	movs	r3, #0
 800172a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800172c:	2303      	movs	r3, #3
 800172e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001730:	2307      	movs	r3, #7
 8001732:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001734:	f107 0314 	add.w	r3, r7, #20
 8001738:	4619      	mov	r1, r3
 800173a:	4805      	ldr	r0, [pc, #20]	; (8001750 <HAL_UART_MspInit+0x8c>)
 800173c:	f000 fdac 	bl	8002298 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001740:	bf00      	nop
 8001742:	3728      	adds	r7, #40	; 0x28
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	40004800 	.word	0x40004800
 800174c:	40023800 	.word	0x40023800
 8001750:	40020c00 	.word	0x40020c00

08001754 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b08a      	sub	sp, #40	; 0x28
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800175c:	f107 0314 	add.w	r3, r7, #20
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	605a      	str	r2, [r3, #4]
 8001766:	609a      	str	r2, [r3, #8]
 8001768:	60da      	str	r2, [r3, #12]
 800176a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001774:	d13f      	bne.n	80017f6 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001776:	2300      	movs	r3, #0
 8001778:	613b      	str	r3, [r7, #16]
 800177a:	4b21      	ldr	r3, [pc, #132]	; (8001800 <HAL_PCD_MspInit+0xac>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	4a20      	ldr	r2, [pc, #128]	; (8001800 <HAL_PCD_MspInit+0xac>)
 8001780:	f043 0301 	orr.w	r3, r3, #1
 8001784:	6313      	str	r3, [r2, #48]	; 0x30
 8001786:	4b1e      	ldr	r3, [pc, #120]	; (8001800 <HAL_PCD_MspInit+0xac>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	f003 0301 	and.w	r3, r3, #1
 800178e:	613b      	str	r3, [r7, #16]
 8001790:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001792:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001796:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001798:	2302      	movs	r3, #2
 800179a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179c:	2300      	movs	r3, #0
 800179e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017a0:	2303      	movs	r3, #3
 80017a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80017a4:	230a      	movs	r3, #10
 80017a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a8:	f107 0314 	add.w	r3, r7, #20
 80017ac:	4619      	mov	r1, r3
 80017ae:	4815      	ldr	r0, [pc, #84]	; (8001804 <HAL_PCD_MspInit+0xb0>)
 80017b0:	f000 fd72 	bl	8002298 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80017b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017ba:	2300      	movs	r3, #0
 80017bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017be:	2300      	movs	r3, #0
 80017c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80017c2:	f107 0314 	add.w	r3, r7, #20
 80017c6:	4619      	mov	r1, r3
 80017c8:	480e      	ldr	r0, [pc, #56]	; (8001804 <HAL_PCD_MspInit+0xb0>)
 80017ca:	f000 fd65 	bl	8002298 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80017ce:	4b0c      	ldr	r3, [pc, #48]	; (8001800 <HAL_PCD_MspInit+0xac>)
 80017d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017d2:	4a0b      	ldr	r2, [pc, #44]	; (8001800 <HAL_PCD_MspInit+0xac>)
 80017d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017d8:	6353      	str	r3, [r2, #52]	; 0x34
 80017da:	2300      	movs	r3, #0
 80017dc:	60fb      	str	r3, [r7, #12]
 80017de:	4b08      	ldr	r3, [pc, #32]	; (8001800 <HAL_PCD_MspInit+0xac>)
 80017e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017e2:	4a07      	ldr	r2, [pc, #28]	; (8001800 <HAL_PCD_MspInit+0xac>)
 80017e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017e8:	6453      	str	r3, [r2, #68]	; 0x44
 80017ea:	4b05      	ldr	r3, [pc, #20]	; (8001800 <HAL_PCD_MspInit+0xac>)
 80017ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017f2:	60fb      	str	r3, [r7, #12]
 80017f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80017f6:	bf00      	nop
 80017f8:	3728      	adds	r7, #40	; 0x28
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	40023800 	.word	0x40023800
 8001804:	40020000 	.word	0x40020000

08001808 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b08e      	sub	sp, #56	; 0x38
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001810:	2300      	movs	r3, #0
 8001812:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001814:	2300      	movs	r3, #0
 8001816:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001818:	2300      	movs	r3, #0
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	4b33      	ldr	r3, [pc, #204]	; (80018ec <HAL_InitTick+0xe4>)
 800181e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001820:	4a32      	ldr	r2, [pc, #200]	; (80018ec <HAL_InitTick+0xe4>)
 8001822:	f043 0310 	orr.w	r3, r3, #16
 8001826:	6413      	str	r3, [r2, #64]	; 0x40
 8001828:	4b30      	ldr	r3, [pc, #192]	; (80018ec <HAL_InitTick+0xe4>)
 800182a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182c:	f003 0310 	and.w	r3, r3, #16
 8001830:	60fb      	str	r3, [r7, #12]
 8001832:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001834:	f107 0210 	add.w	r2, r7, #16
 8001838:	f107 0314 	add.w	r3, r7, #20
 800183c:	4611      	mov	r1, r2
 800183e:	4618      	mov	r0, r3
 8001840:	f001 fca4 	bl	800318c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001844:	6a3b      	ldr	r3, [r7, #32]
 8001846:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800184a:	2b00      	cmp	r3, #0
 800184c:	d103      	bne.n	8001856 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800184e:	f001 fc75 	bl	800313c <HAL_RCC_GetPCLK1Freq>
 8001852:	6378      	str	r0, [r7, #52]	; 0x34
 8001854:	e004      	b.n	8001860 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001856:	f001 fc71 	bl	800313c <HAL_RCC_GetPCLK1Freq>
 800185a:	4603      	mov	r3, r0
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001860:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001862:	4a23      	ldr	r2, [pc, #140]	; (80018f0 <HAL_InitTick+0xe8>)
 8001864:	fba2 2303 	umull	r2, r3, r2, r3
 8001868:	0c9b      	lsrs	r3, r3, #18
 800186a:	3b01      	subs	r3, #1
 800186c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800186e:	4b21      	ldr	r3, [pc, #132]	; (80018f4 <HAL_InitTick+0xec>)
 8001870:	4a21      	ldr	r2, [pc, #132]	; (80018f8 <HAL_InitTick+0xf0>)
 8001872:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001874:	4b1f      	ldr	r3, [pc, #124]	; (80018f4 <HAL_InitTick+0xec>)
 8001876:	f240 32e7 	movw	r2, #999	; 0x3e7
 800187a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800187c:	4a1d      	ldr	r2, [pc, #116]	; (80018f4 <HAL_InitTick+0xec>)
 800187e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001880:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001882:	4b1c      	ldr	r3, [pc, #112]	; (80018f4 <HAL_InitTick+0xec>)
 8001884:	2200      	movs	r2, #0
 8001886:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001888:	4b1a      	ldr	r3, [pc, #104]	; (80018f4 <HAL_InitTick+0xec>)
 800188a:	2200      	movs	r2, #0
 800188c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800188e:	4b19      	ldr	r3, [pc, #100]	; (80018f4 <HAL_InitTick+0xec>)
 8001890:	2200      	movs	r2, #0
 8001892:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001894:	4817      	ldr	r0, [pc, #92]	; (80018f4 <HAL_InitTick+0xec>)
 8001896:	f001 fcab 	bl	80031f0 <HAL_TIM_Base_Init>
 800189a:	4603      	mov	r3, r0
 800189c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80018a0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d11b      	bne.n	80018e0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80018a8:	4812      	ldr	r0, [pc, #72]	; (80018f4 <HAL_InitTick+0xec>)
 80018aa:	f001 fcfb 	bl	80032a4 <HAL_TIM_Base_Start_IT>
 80018ae:	4603      	mov	r3, r0
 80018b0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80018b4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d111      	bne.n	80018e0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80018bc:	2036      	movs	r0, #54	; 0x36
 80018be:	f000 f9b5 	bl	8001c2c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2b0f      	cmp	r3, #15
 80018c6:	d808      	bhi.n	80018da <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80018c8:	2200      	movs	r2, #0
 80018ca:	6879      	ldr	r1, [r7, #4]
 80018cc:	2036      	movs	r0, #54	; 0x36
 80018ce:	f000 f991 	bl	8001bf4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018d2:	4a0a      	ldr	r2, [pc, #40]	; (80018fc <HAL_InitTick+0xf4>)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6013      	str	r3, [r2, #0]
 80018d8:	e002      	b.n	80018e0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80018e0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3738      	adds	r7, #56	; 0x38
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	40023800 	.word	0x40023800
 80018f0:	431bde83 	.word	0x431bde83
 80018f4:	20000cc0 	.word	0x20000cc0
 80018f8:	40001000 	.word	0x40001000
 80018fc:	20000004 	.word	0x20000004

08001900 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001904:	e7fe      	b.n	8001904 <NMI_Handler+0x4>

08001906 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001906:	b480      	push	{r7}
 8001908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800190a:	e7fe      	b.n	800190a <HardFault_Handler+0x4>

0800190c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001910:	e7fe      	b.n	8001910 <MemManage_Handler+0x4>

08001912 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001912:	b480      	push	{r7}
 8001914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001916:	e7fe      	b.n	8001916 <BusFault_Handler+0x4>

08001918 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800191c:	e7fe      	b.n	800191c <UsageFault_Handler+0x4>

0800191e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800191e:	b480      	push	{r7}
 8001920:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001922:	bf00      	nop
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001930:	4802      	ldr	r0, [pc, #8]	; (800193c <TIM6_DAC_IRQHandler+0x10>)
 8001932:	f001 fd27 	bl	8003384 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001936:	bf00      	nop
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	20000cc0 	.word	0x20000cc0

08001940 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001944:	4b06      	ldr	r3, [pc, #24]	; (8001960 <SystemInit+0x20>)
 8001946:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800194a:	4a05      	ldr	r2, [pc, #20]	; (8001960 <SystemInit+0x20>)
 800194c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001950:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001954:	bf00      	nop
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	e000ed00 	.word	0xe000ed00

08001964 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001964:	f8df d034 	ldr.w	sp, [pc, #52]	; 800199c <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001968:	480d      	ldr	r0, [pc, #52]	; (80019a0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800196a:	490e      	ldr	r1, [pc, #56]	; (80019a4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800196c:	4a0e      	ldr	r2, [pc, #56]	; (80019a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800196e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001970:	e002      	b.n	8001978 <LoopCopyDataInit>

08001972 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001972:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001974:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001976:	3304      	adds	r3, #4

08001978 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001978:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800197a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800197c:	d3f9      	bcc.n	8001972 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800197e:	4a0b      	ldr	r2, [pc, #44]	; (80019ac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001980:	4c0b      	ldr	r4, [pc, #44]	; (80019b0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001982:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001984:	e001      	b.n	800198a <LoopFillZerobss>

08001986 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001986:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001988:	3204      	adds	r2, #4

0800198a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800198a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800198c:	d3fb      	bcc.n	8001986 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800198e:	f7ff ffd7 	bl	8001940 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001992:	f005 fb41 	bl	8007018 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001996:	f7ff fb17 	bl	8000fc8 <main>
  bx  lr    
 800199a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800199c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80019a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019a4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80019a8:	080072bc 	.word	0x080072bc
  ldr r2, =_sbss
 80019ac:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80019b0:	20005854 	.word	0x20005854

080019b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019b4:	e7fe      	b.n	80019b4 <ADC_IRQHandler>
	...

080019b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019bc:	4b0e      	ldr	r3, [pc, #56]	; (80019f8 <HAL_Init+0x40>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a0d      	ldr	r2, [pc, #52]	; (80019f8 <HAL_Init+0x40>)
 80019c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019c8:	4b0b      	ldr	r3, [pc, #44]	; (80019f8 <HAL_Init+0x40>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a0a      	ldr	r2, [pc, #40]	; (80019f8 <HAL_Init+0x40>)
 80019ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019d4:	4b08      	ldr	r3, [pc, #32]	; (80019f8 <HAL_Init+0x40>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a07      	ldr	r2, [pc, #28]	; (80019f8 <HAL_Init+0x40>)
 80019da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019e0:	2003      	movs	r0, #3
 80019e2:	f000 f8fc 	bl	8001bde <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019e6:	200f      	movs	r0, #15
 80019e8:	f7ff ff0e 	bl	8001808 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019ec:	f7ff fd78 	bl	80014e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	40023c00 	.word	0x40023c00

080019fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a00:	4b06      	ldr	r3, [pc, #24]	; (8001a1c <HAL_IncTick+0x20>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	461a      	mov	r2, r3
 8001a06:	4b06      	ldr	r3, [pc, #24]	; (8001a20 <HAL_IncTick+0x24>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	4a04      	ldr	r2, [pc, #16]	; (8001a20 <HAL_IncTick+0x24>)
 8001a0e:	6013      	str	r3, [r2, #0]
}
 8001a10:	bf00      	nop
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	20000008 	.word	0x20000008
 8001a20:	20000d08 	.word	0x20000d08

08001a24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
  return uwTick;
 8001a28:	4b03      	ldr	r3, [pc, #12]	; (8001a38 <HAL_GetTick+0x14>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	20000d08 	.word	0x20000d08

08001a3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b084      	sub	sp, #16
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a44:	f7ff ffee 	bl	8001a24 <HAL_GetTick>
 8001a48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001a54:	d005      	beq.n	8001a62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a56:	4b0a      	ldr	r3, [pc, #40]	; (8001a80 <HAL_Delay+0x44>)
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	4413      	add	r3, r2
 8001a60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a62:	bf00      	nop
 8001a64:	f7ff ffde 	bl	8001a24 <HAL_GetTick>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	68fa      	ldr	r2, [r7, #12]
 8001a70:	429a      	cmp	r2, r3
 8001a72:	d8f7      	bhi.n	8001a64 <HAL_Delay+0x28>
  {
  }
}
 8001a74:	bf00      	nop
 8001a76:	bf00      	nop
 8001a78:	3710      	adds	r7, #16
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	20000008 	.word	0x20000008

08001a84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b085      	sub	sp, #20
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a94:	4b0c      	ldr	r3, [pc, #48]	; (8001ac8 <__NVIC_SetPriorityGrouping+0x44>)
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a9a:	68ba      	ldr	r2, [r7, #8]
 8001a9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001aac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ab0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ab4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ab6:	4a04      	ldr	r2, [pc, #16]	; (8001ac8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	60d3      	str	r3, [r2, #12]
}
 8001abc:	bf00      	nop
 8001abe:	3714      	adds	r7, #20
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr
 8001ac8:	e000ed00 	.word	0xe000ed00

08001acc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ad0:	4b04      	ldr	r3, [pc, #16]	; (8001ae4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	0a1b      	lsrs	r3, r3, #8
 8001ad6:	f003 0307 	and.w	r3, r3, #7
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr
 8001ae4:	e000ed00 	.word	0xe000ed00

08001ae8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	4603      	mov	r3, r0
 8001af0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	db0b      	blt.n	8001b12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001afa:	79fb      	ldrb	r3, [r7, #7]
 8001afc:	f003 021f 	and.w	r2, r3, #31
 8001b00:	4907      	ldr	r1, [pc, #28]	; (8001b20 <__NVIC_EnableIRQ+0x38>)
 8001b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b06:	095b      	lsrs	r3, r3, #5
 8001b08:	2001      	movs	r0, #1
 8001b0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b12:	bf00      	nop
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	e000e100 	.word	0xe000e100

08001b24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	6039      	str	r1, [r7, #0]
 8001b2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	db0a      	blt.n	8001b4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	b2da      	uxtb	r2, r3
 8001b3c:	490c      	ldr	r1, [pc, #48]	; (8001b70 <__NVIC_SetPriority+0x4c>)
 8001b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b42:	0112      	lsls	r2, r2, #4
 8001b44:	b2d2      	uxtb	r2, r2
 8001b46:	440b      	add	r3, r1
 8001b48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b4c:	e00a      	b.n	8001b64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	b2da      	uxtb	r2, r3
 8001b52:	4908      	ldr	r1, [pc, #32]	; (8001b74 <__NVIC_SetPriority+0x50>)
 8001b54:	79fb      	ldrb	r3, [r7, #7]
 8001b56:	f003 030f 	and.w	r3, r3, #15
 8001b5a:	3b04      	subs	r3, #4
 8001b5c:	0112      	lsls	r2, r2, #4
 8001b5e:	b2d2      	uxtb	r2, r2
 8001b60:	440b      	add	r3, r1
 8001b62:	761a      	strb	r2, [r3, #24]
}
 8001b64:	bf00      	nop
 8001b66:	370c      	adds	r7, #12
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr
 8001b70:	e000e100 	.word	0xe000e100
 8001b74:	e000ed00 	.word	0xe000ed00

08001b78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b089      	sub	sp, #36	; 0x24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	60f8      	str	r0, [r7, #12]
 8001b80:	60b9      	str	r1, [r7, #8]
 8001b82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	f003 0307 	and.w	r3, r3, #7
 8001b8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b8c:	69fb      	ldr	r3, [r7, #28]
 8001b8e:	f1c3 0307 	rsb	r3, r3, #7
 8001b92:	2b04      	cmp	r3, #4
 8001b94:	bf28      	it	cs
 8001b96:	2304      	movcs	r3, #4
 8001b98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	3304      	adds	r3, #4
 8001b9e:	2b06      	cmp	r3, #6
 8001ba0:	d902      	bls.n	8001ba8 <NVIC_EncodePriority+0x30>
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	3b03      	subs	r3, #3
 8001ba6:	e000      	b.n	8001baa <NVIC_EncodePriority+0x32>
 8001ba8:	2300      	movs	r3, #0
 8001baa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001bb0:	69bb      	ldr	r3, [r7, #24]
 8001bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb6:	43da      	mvns	r2, r3
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	401a      	ands	r2, r3
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bc0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bca:	43d9      	mvns	r1, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bd0:	4313      	orrs	r3, r2
         );
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3724      	adds	r7, #36	; 0x24
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr

08001bde <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b082      	sub	sp, #8
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f7ff ff4c 	bl	8001a84 <__NVIC_SetPriorityGrouping>
}
 8001bec:	bf00      	nop
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}

08001bf4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b086      	sub	sp, #24
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	60b9      	str	r1, [r7, #8]
 8001bfe:	607a      	str	r2, [r7, #4]
 8001c00:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c02:	2300      	movs	r3, #0
 8001c04:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c06:	f7ff ff61 	bl	8001acc <__NVIC_GetPriorityGrouping>
 8001c0a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	68b9      	ldr	r1, [r7, #8]
 8001c10:	6978      	ldr	r0, [r7, #20]
 8001c12:	f7ff ffb1 	bl	8001b78 <NVIC_EncodePriority>
 8001c16:	4602      	mov	r2, r0
 8001c18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c1c:	4611      	mov	r1, r2
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff ff80 	bl	8001b24 <__NVIC_SetPriority>
}
 8001c24:	bf00      	nop
 8001c26:	3718      	adds	r7, #24
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}

08001c2c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	4603      	mov	r3, r0
 8001c34:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7ff ff54 	bl	8001ae8 <__NVIC_EnableIRQ>
}
 8001c40:	bf00      	nop
 8001c42:	3708      	adds	r7, #8
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}

08001c48 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d101      	bne.n	8001c5a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e06c      	b.n	8001d34 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d106      	bne.n	8001c72 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2223      	movs	r2, #35	; 0x23
 8001c68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	f7ff fc63 	bl	8001538 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c72:	2300      	movs	r3, #0
 8001c74:	60bb      	str	r3, [r7, #8]
 8001c76:	4b31      	ldr	r3, [pc, #196]	; (8001d3c <HAL_ETH_Init+0xf4>)
 8001c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c7a:	4a30      	ldr	r2, [pc, #192]	; (8001d3c <HAL_ETH_Init+0xf4>)
 8001c7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c80:	6453      	str	r3, [r2, #68]	; 0x44
 8001c82:	4b2e      	ldr	r3, [pc, #184]	; (8001d3c <HAL_ETH_Init+0xf4>)
 8001c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c8a:	60bb      	str	r3, [r7, #8]
 8001c8c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001c8e:	4b2c      	ldr	r3, [pc, #176]	; (8001d40 <HAL_ETH_Init+0xf8>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	4a2b      	ldr	r2, [pc, #172]	; (8001d40 <HAL_ETH_Init+0xf8>)
 8001c94:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001c98:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001c9a:	4b29      	ldr	r3, [pc, #164]	; (8001d40 <HAL_ETH_Init+0xf8>)
 8001c9c:	685a      	ldr	r2, [r3, #4]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	4927      	ldr	r1, [pc, #156]	; (8001d40 <HAL_ETH_Init+0xf8>)
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001ca8:	4b25      	ldr	r3, [pc, #148]	; (8001d40 <HAL_ETH_Init+0xf8>)
 8001caa:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	6812      	ldr	r2, [r2, #0]
 8001cba:	f043 0301 	orr.w	r3, r3, #1
 8001cbe:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001cc2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001cc4:	f7ff feae 	bl	8001a24 <HAL_GetTick>
 8001cc8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001cca:	e011      	b.n	8001cf0 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001ccc:	f7ff feaa 	bl	8001a24 <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001cda:	d909      	bls.n	8001cf0 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2204      	movs	r2, #4
 8001ce0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	22e0      	movs	r2, #224	; 0xe0
 8001ce8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001cec:	2301      	movs	r3, #1
 8001cee:	e021      	b.n	8001d34 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f003 0301 	and.w	r3, r3, #1
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d1e4      	bne.n	8001ccc <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f000 f958 	bl	8001fb8 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f000 f9ff 	bl	800210c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f000 fa55 	bl	80021be <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	461a      	mov	r2, r3
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f000 f9bd 	bl	800209c <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2210      	movs	r2, #16
 8001d2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8001d32:	2300      	movs	r3, #0
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3710      	adds	r7, #16
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	40013800 	.word	0x40013800

08001d44 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001d56:	68fa      	ldr	r2, [r7, #12]
 8001d58:	4b51      	ldr	r3, [pc, #324]	; (8001ea0 <ETH_SetMACConfig+0x15c>)
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	7c1b      	ldrb	r3, [r3, #16]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d102      	bne.n	8001d6c <ETH_SetMACConfig+0x28>
 8001d66:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001d6a:	e000      	b.n	8001d6e <ETH_SetMACConfig+0x2a>
 8001d6c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	7c5b      	ldrb	r3, [r3, #17]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d102      	bne.n	8001d7c <ETH_SetMACConfig+0x38>
 8001d76:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001d7a:	e000      	b.n	8001d7e <ETH_SetMACConfig+0x3a>
 8001d7c:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001d7e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001d84:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	7fdb      	ldrb	r3, [r3, #31]
 8001d8a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001d8c:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001d92:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001d94:	683a      	ldr	r2, [r7, #0]
 8001d96:	7f92      	ldrb	r2, [r2, #30]
 8001d98:	2a00      	cmp	r2, #0
 8001d9a:	d102      	bne.n	8001da2 <ETH_SetMACConfig+0x5e>
 8001d9c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001da0:	e000      	b.n	8001da4 <ETH_SetMACConfig+0x60>
 8001da2:	2200      	movs	r2, #0
                        macconf->Speed |
 8001da4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	7f1b      	ldrb	r3, [r3, #28]
 8001daa:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001dac:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001db2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	791b      	ldrb	r3, [r3, #4]
 8001db8:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001dba:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001dbc:	683a      	ldr	r2, [r7, #0]
 8001dbe:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001dc2:	2a00      	cmp	r2, #0
 8001dc4:	d102      	bne.n	8001dcc <ETH_SetMACConfig+0x88>
 8001dc6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001dca:	e000      	b.n	8001dce <ETH_SetMACConfig+0x8a>
 8001dcc:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001dce:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	7bdb      	ldrb	r3, [r3, #15]
 8001dd4:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001dd6:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001ddc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001de4:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001de6:	4313      	orrs	r3, r2
 8001de8:	68fa      	ldr	r2, [r7, #12]
 8001dea:	4313      	orrs	r3, r2
 8001dec:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	68fa      	ldr	r2, [r7, #12]
 8001df4:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001dfe:	2001      	movs	r0, #1
 8001e00:	f7ff fe1c 	bl	8001a3c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	68fa      	ldr	r2, [r7, #12]
 8001e0a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	699b      	ldr	r3, [r3, #24]
 8001e12:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001e14:	68fa      	ldr	r2, [r7, #12]
 8001e16:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e22:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001e24:	683a      	ldr	r2, [r7, #0]
 8001e26:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001e2a:	2a00      	cmp	r2, #0
 8001e2c:	d101      	bne.n	8001e32 <ETH_SetMACConfig+0xee>
 8001e2e:	2280      	movs	r2, #128	; 0x80
 8001e30:	e000      	b.n	8001e34 <ETH_SetMACConfig+0xf0>
 8001e32:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001e34:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001e3a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001e3c:	683a      	ldr	r2, [r7, #0]
 8001e3e:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8001e42:	2a01      	cmp	r2, #1
 8001e44:	d101      	bne.n	8001e4a <ETH_SetMACConfig+0x106>
 8001e46:	2208      	movs	r2, #8
 8001e48:	e000      	b.n	8001e4c <ETH_SetMACConfig+0x108>
 8001e4a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001e4c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001e4e:	683a      	ldr	r2, [r7, #0]
 8001e50:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8001e54:	2a01      	cmp	r2, #1
 8001e56:	d101      	bne.n	8001e5c <ETH_SetMACConfig+0x118>
 8001e58:	2204      	movs	r2, #4
 8001e5a:	e000      	b.n	8001e5e <ETH_SetMACConfig+0x11a>
 8001e5c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001e5e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001e60:	683a      	ldr	r2, [r7, #0]
 8001e62:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8001e66:	2a01      	cmp	r2, #1
 8001e68:	d101      	bne.n	8001e6e <ETH_SetMACConfig+0x12a>
 8001e6a:	2202      	movs	r2, #2
 8001e6c:	e000      	b.n	8001e70 <ETH_SetMACConfig+0x12c>
 8001e6e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001e70:	4313      	orrs	r3, r2
 8001e72:	68fa      	ldr	r2, [r7, #12]
 8001e74:	4313      	orrs	r3, r2
 8001e76:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	68fa      	ldr	r2, [r7, #12]
 8001e7e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	699b      	ldr	r3, [r3, #24]
 8001e86:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001e88:	2001      	movs	r0, #1
 8001e8a:	f7ff fdd7 	bl	8001a3c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	68fa      	ldr	r2, [r7, #12]
 8001e94:	619a      	str	r2, [r3, #24]
}
 8001e96:	bf00      	nop
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	ff20810f 	.word	0xff20810f

08001ea4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b084      	sub	sp, #16
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001eb6:	699b      	ldr	r3, [r3, #24]
 8001eb8:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001eba:	68fa      	ldr	r2, [r7, #12]
 8001ebc:	4b3d      	ldr	r3, [pc, #244]	; (8001fb4 <ETH_SetDMAConfig+0x110>)
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	7b1b      	ldrb	r3, [r3, #12]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d102      	bne.n	8001ed0 <ETH_SetDMAConfig+0x2c>
 8001eca:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001ece:	e000      	b.n	8001ed2 <ETH_SetDMAConfig+0x2e>
 8001ed0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	7b5b      	ldrb	r3, [r3, #13]
 8001ed6:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001ed8:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001eda:	683a      	ldr	r2, [r7, #0]
 8001edc:	7f52      	ldrb	r2, [r2, #29]
 8001ede:	2a00      	cmp	r2, #0
 8001ee0:	d102      	bne.n	8001ee8 <ETH_SetDMAConfig+0x44>
 8001ee2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001ee6:	e000      	b.n	8001eea <ETH_SetDMAConfig+0x46>
 8001ee8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001eea:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	7b9b      	ldrb	r3, [r3, #14]
 8001ef0:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001ef2:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001ef8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	7f1b      	ldrb	r3, [r3, #28]
 8001efe:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001f00:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	7f9b      	ldrb	r3, [r3, #30]
 8001f06:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001f08:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001f0e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f16:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	68fa      	ldr	r2, [r7, #12]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f28:	461a      	mov	r2, r3
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f36:	699b      	ldr	r3, [r3, #24]
 8001f38:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001f3a:	2001      	movs	r0, #1
 8001f3c:	f7ff fd7e 	bl	8001a3c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f48:	461a      	mov	r2, r3
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	791b      	ldrb	r3, [r3, #4]
 8001f52:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001f58:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001f5e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001f64:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001f6c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001f6e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f74:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001f76:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001f7c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	6812      	ldr	r2, [r2, #0]
 8001f82:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001f86:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001f8a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001f98:	2001      	movs	r0, #1
 8001f9a:	f7ff fd4f 	bl	8001a3c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	6013      	str	r3, [r2, #0]
}
 8001fac:	bf00      	nop
 8001fae:	3710      	adds	r7, #16
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	f8de3f23 	.word	0xf8de3f23

08001fb8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b0a6      	sub	sp, #152	; 0x98
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001ffe:	2300      	movs	r3, #0
 8002000:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002002:	2300      	movs	r3, #0
 8002004:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002008:	2300      	movs	r3, #0
 800200a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800200e:	2300      	movs	r3, #0
 8002010:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002014:	2300      	movs	r3, #0
 8002016:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800201a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800201e:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002020:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002024:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002026:	2300      	movs	r3, #0
 8002028:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800202c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002030:	4619      	mov	r1, r3
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f7ff fe86 	bl	8001d44 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002038:	2301      	movs	r3, #1
 800203a:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800203c:	2301      	movs	r3, #1
 800203e:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002040:	2301      	movs	r3, #1
 8002042:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002046:	2301      	movs	r3, #1
 8002048:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800204a:	2300      	movs	r3, #0
 800204c:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800204e:	2300      	movs	r3, #0
 8002050:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002054:	2300      	movs	r3, #0
 8002056:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800205a:	2300      	movs	r3, #0
 800205c:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800205e:	2301      	movs	r3, #1
 8002060:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002064:	2301      	movs	r3, #1
 8002066:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002068:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800206c:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800206e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002072:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002074:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002078:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800207a:	2301      	movs	r3, #1
 800207c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002080:	2300      	movs	r3, #0
 8002082:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002084:	2300      	movs	r3, #0
 8002086:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002088:	f107 0308 	add.w	r3, r7, #8
 800208c:	4619      	mov	r1, r3
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f7ff ff08 	bl	8001ea4 <ETH_SetDMAConfig>
}
 8002094:	bf00      	nop
 8002096:	3798      	adds	r7, #152	; 0x98
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}

0800209c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800209c:	b480      	push	{r7}
 800209e:	b087      	sub	sp, #28
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	60f8      	str	r0, [r7, #12]
 80020a4:	60b9      	str	r1, [r7, #8]
 80020a6:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	3305      	adds	r3, #5
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	021b      	lsls	r3, r3, #8
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	3204      	adds	r2, #4
 80020b4:	7812      	ldrb	r2, [r2, #0]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80020ba:	68ba      	ldr	r2, [r7, #8]
 80020bc:	4b11      	ldr	r3, [pc, #68]	; (8002104 <ETH_MACAddressConfig+0x68>)
 80020be:	4413      	add	r3, r2
 80020c0:	461a      	mov	r2, r3
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	3303      	adds	r3, #3
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	061a      	lsls	r2, r3, #24
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	3302      	adds	r3, #2
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	041b      	lsls	r3, r3, #16
 80020d6:	431a      	orrs	r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	3301      	adds	r3, #1
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	021b      	lsls	r3, r3, #8
 80020e0:	4313      	orrs	r3, r2
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	7812      	ldrb	r2, [r2, #0]
 80020e6:	4313      	orrs	r3, r2
 80020e8:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80020ea:	68ba      	ldr	r2, [r7, #8]
 80020ec:	4b06      	ldr	r3, [pc, #24]	; (8002108 <ETH_MACAddressConfig+0x6c>)
 80020ee:	4413      	add	r3, r2
 80020f0:	461a      	mov	r2, r3
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	6013      	str	r3, [r2, #0]
}
 80020f6:	bf00      	nop
 80020f8:	371c      	adds	r7, #28
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	40028040 	.word	0x40028040
 8002108:	40028044 	.word	0x40028044

0800210c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002114:	2300      	movs	r3, #0
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	e03e      	b.n	8002198 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	68d9      	ldr	r1, [r3, #12]
 800211e:	68fa      	ldr	r2, [r7, #12]
 8002120:	4613      	mov	r3, r2
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	4413      	add	r3, r2
 8002126:	00db      	lsls	r3, r3, #3
 8002128:	440b      	add	r3, r1
 800212a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	2200      	movs	r2, #0
 8002130:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	2200      	movs	r2, #0
 8002136:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	2200      	movs	r2, #0
 800213c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	2200      	movs	r2, #0
 8002142:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002144:	68b9      	ldr	r1, [r7, #8]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	68fa      	ldr	r2, [r7, #12]
 800214a:	3206      	adds	r2, #6
 800214c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2b02      	cmp	r3, #2
 8002160:	d80c      	bhi.n	800217c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	68d9      	ldr	r1, [r3, #12]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	1c5a      	adds	r2, r3, #1
 800216a:	4613      	mov	r3, r2
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	4413      	add	r3, r2
 8002170:	00db      	lsls	r3, r3, #3
 8002172:	440b      	add	r3, r1
 8002174:	461a      	mov	r2, r3
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	60da      	str	r2, [r3, #12]
 800217a:	e004      	b.n	8002186 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	461a      	mov	r2, r3
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	3301      	adds	r3, #1
 8002196:	60fb      	str	r3, [r7, #12]
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2b03      	cmp	r3, #3
 800219c:	d9bd      	bls.n	800211a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	68da      	ldr	r2, [r3, #12]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80021b0:	611a      	str	r2, [r3, #16]
}
 80021b2:	bf00      	nop
 80021b4:	3714      	adds	r7, #20
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr

080021be <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80021be:	b480      	push	{r7}
 80021c0:	b085      	sub	sp, #20
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80021c6:	2300      	movs	r3, #0
 80021c8:	60fb      	str	r3, [r7, #12]
 80021ca:	e046      	b.n	800225a <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6919      	ldr	r1, [r3, #16]
 80021d0:	68fa      	ldr	r2, [r7, #12]
 80021d2:	4613      	mov	r3, r2
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	4413      	add	r3, r2
 80021d8:	00db      	lsls	r3, r3, #3
 80021da:	440b      	add	r3, r1
 80021dc:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	2200      	movs	r2, #0
 80021e8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	2200      	movs	r2, #0
 80021ee:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	2200      	movs	r2, #0
 80021f4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	2200      	movs	r2, #0
 80021fa:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	2200      	movs	r2, #0
 8002200:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002208:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8002210:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800221e:	68b9      	ldr	r1, [r7, #8]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	68fa      	ldr	r2, [r7, #12]
 8002224:	3212      	adds	r2, #18
 8002226:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2b02      	cmp	r3, #2
 800222e:	d80c      	bhi.n	800224a <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6919      	ldr	r1, [r3, #16]
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	1c5a      	adds	r2, r3, #1
 8002238:	4613      	mov	r3, r2
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	4413      	add	r3, r2
 800223e:	00db      	lsls	r3, r3, #3
 8002240:	440b      	add	r3, r1
 8002242:	461a      	mov	r2, r3
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	60da      	str	r2, [r3, #12]
 8002248:	e004      	b.n	8002254 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	691b      	ldr	r3, [r3, #16]
 800224e:	461a      	mov	r2, r3
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	3301      	adds	r3, #1
 8002258:	60fb      	str	r3, [r7, #12]
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	2b03      	cmp	r3, #3
 800225e:	d9b5      	bls.n	80021cc <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2200      	movs	r2, #0
 8002276:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	691a      	ldr	r2, [r3, #16]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800228a:	60da      	str	r2, [r3, #12]
}
 800228c:	bf00      	nop
 800228e:	3714      	adds	r7, #20
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002298:	b480      	push	{r7}
 800229a:	b089      	sub	sp, #36	; 0x24
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022a2:	2300      	movs	r3, #0
 80022a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022a6:	2300      	movs	r3, #0
 80022a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022aa:	2300      	movs	r3, #0
 80022ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022ae:	2300      	movs	r3, #0
 80022b0:	61fb      	str	r3, [r7, #28]
 80022b2:	e177      	b.n	80025a4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022b4:	2201      	movs	r2, #1
 80022b6:	69fb      	ldr	r3, [r7, #28]
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	697a      	ldr	r2, [r7, #20]
 80022c4:	4013      	ands	r3, r2
 80022c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022c8:	693a      	ldr	r2, [r7, #16]
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	f040 8166 	bne.w	800259e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f003 0303 	and.w	r3, r3, #3
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d005      	beq.n	80022ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022e6:	2b02      	cmp	r3, #2
 80022e8:	d130      	bne.n	800234c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	005b      	lsls	r3, r3, #1
 80022f4:	2203      	movs	r2, #3
 80022f6:	fa02 f303 	lsl.w	r3, r2, r3
 80022fa:	43db      	mvns	r3, r3
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	4013      	ands	r3, r2
 8002300:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	68da      	ldr	r2, [r3, #12]
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	005b      	lsls	r3, r3, #1
 800230a:	fa02 f303 	lsl.w	r3, r2, r3
 800230e:	69ba      	ldr	r2, [r7, #24]
 8002310:	4313      	orrs	r3, r2
 8002312:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	69ba      	ldr	r2, [r7, #24]
 8002318:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002320:	2201      	movs	r2, #1
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	fa02 f303 	lsl.w	r3, r2, r3
 8002328:	43db      	mvns	r3, r3
 800232a:	69ba      	ldr	r2, [r7, #24]
 800232c:	4013      	ands	r3, r2
 800232e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	091b      	lsrs	r3, r3, #4
 8002336:	f003 0201 	and.w	r2, r3, #1
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	fa02 f303 	lsl.w	r3, r2, r3
 8002340:	69ba      	ldr	r2, [r7, #24]
 8002342:	4313      	orrs	r3, r2
 8002344:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	69ba      	ldr	r2, [r7, #24]
 800234a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f003 0303 	and.w	r3, r3, #3
 8002354:	2b03      	cmp	r3, #3
 8002356:	d017      	beq.n	8002388 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	005b      	lsls	r3, r3, #1
 8002362:	2203      	movs	r2, #3
 8002364:	fa02 f303 	lsl.w	r3, r2, r3
 8002368:	43db      	mvns	r3, r3
 800236a:	69ba      	ldr	r2, [r7, #24]
 800236c:	4013      	ands	r3, r2
 800236e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	689a      	ldr	r2, [r3, #8]
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	fa02 f303 	lsl.w	r3, r2, r3
 800237c:	69ba      	ldr	r2, [r7, #24]
 800237e:	4313      	orrs	r3, r2
 8002380:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	69ba      	ldr	r2, [r7, #24]
 8002386:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f003 0303 	and.w	r3, r3, #3
 8002390:	2b02      	cmp	r3, #2
 8002392:	d123      	bne.n	80023dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	08da      	lsrs	r2, r3, #3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	3208      	adds	r2, #8
 800239c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	f003 0307 	and.w	r3, r3, #7
 80023a8:	009b      	lsls	r3, r3, #2
 80023aa:	220f      	movs	r2, #15
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	43db      	mvns	r3, r3
 80023b2:	69ba      	ldr	r2, [r7, #24]
 80023b4:	4013      	ands	r3, r2
 80023b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	691a      	ldr	r2, [r3, #16]
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	f003 0307 	and.w	r3, r3, #7
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	fa02 f303 	lsl.w	r3, r2, r3
 80023c8:	69ba      	ldr	r2, [r7, #24]
 80023ca:	4313      	orrs	r3, r2
 80023cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023ce:	69fb      	ldr	r3, [r7, #28]
 80023d0:	08da      	lsrs	r2, r3, #3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	3208      	adds	r2, #8
 80023d6:	69b9      	ldr	r1, [r7, #24]
 80023d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	005b      	lsls	r3, r3, #1
 80023e6:	2203      	movs	r2, #3
 80023e8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ec:	43db      	mvns	r3, r3
 80023ee:	69ba      	ldr	r2, [r7, #24]
 80023f0:	4013      	ands	r3, r2
 80023f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f003 0203 	and.w	r2, r3, #3
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	005b      	lsls	r3, r3, #1
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	69ba      	ldr	r2, [r7, #24]
 8002406:	4313      	orrs	r3, r2
 8002408:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	69ba      	ldr	r2, [r7, #24]
 800240e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002418:	2b00      	cmp	r3, #0
 800241a:	f000 80c0 	beq.w	800259e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800241e:	2300      	movs	r3, #0
 8002420:	60fb      	str	r3, [r7, #12]
 8002422:	4b66      	ldr	r3, [pc, #408]	; (80025bc <HAL_GPIO_Init+0x324>)
 8002424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002426:	4a65      	ldr	r2, [pc, #404]	; (80025bc <HAL_GPIO_Init+0x324>)
 8002428:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800242c:	6453      	str	r3, [r2, #68]	; 0x44
 800242e:	4b63      	ldr	r3, [pc, #396]	; (80025bc <HAL_GPIO_Init+0x324>)
 8002430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002432:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002436:	60fb      	str	r3, [r7, #12]
 8002438:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800243a:	4a61      	ldr	r2, [pc, #388]	; (80025c0 <HAL_GPIO_Init+0x328>)
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	089b      	lsrs	r3, r3, #2
 8002440:	3302      	adds	r3, #2
 8002442:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002446:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	f003 0303 	and.w	r3, r3, #3
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	220f      	movs	r2, #15
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	43db      	mvns	r3, r3
 8002458:	69ba      	ldr	r2, [r7, #24]
 800245a:	4013      	ands	r3, r2
 800245c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a58      	ldr	r2, [pc, #352]	; (80025c4 <HAL_GPIO_Init+0x32c>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d037      	beq.n	80024d6 <HAL_GPIO_Init+0x23e>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4a57      	ldr	r2, [pc, #348]	; (80025c8 <HAL_GPIO_Init+0x330>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d031      	beq.n	80024d2 <HAL_GPIO_Init+0x23a>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4a56      	ldr	r2, [pc, #344]	; (80025cc <HAL_GPIO_Init+0x334>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d02b      	beq.n	80024ce <HAL_GPIO_Init+0x236>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	4a55      	ldr	r2, [pc, #340]	; (80025d0 <HAL_GPIO_Init+0x338>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d025      	beq.n	80024ca <HAL_GPIO_Init+0x232>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a54      	ldr	r2, [pc, #336]	; (80025d4 <HAL_GPIO_Init+0x33c>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d01f      	beq.n	80024c6 <HAL_GPIO_Init+0x22e>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a53      	ldr	r2, [pc, #332]	; (80025d8 <HAL_GPIO_Init+0x340>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d019      	beq.n	80024c2 <HAL_GPIO_Init+0x22a>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a52      	ldr	r2, [pc, #328]	; (80025dc <HAL_GPIO_Init+0x344>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d013      	beq.n	80024be <HAL_GPIO_Init+0x226>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a51      	ldr	r2, [pc, #324]	; (80025e0 <HAL_GPIO_Init+0x348>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d00d      	beq.n	80024ba <HAL_GPIO_Init+0x222>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a50      	ldr	r2, [pc, #320]	; (80025e4 <HAL_GPIO_Init+0x34c>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d007      	beq.n	80024b6 <HAL_GPIO_Init+0x21e>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4a4f      	ldr	r2, [pc, #316]	; (80025e8 <HAL_GPIO_Init+0x350>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d101      	bne.n	80024b2 <HAL_GPIO_Init+0x21a>
 80024ae:	2309      	movs	r3, #9
 80024b0:	e012      	b.n	80024d8 <HAL_GPIO_Init+0x240>
 80024b2:	230a      	movs	r3, #10
 80024b4:	e010      	b.n	80024d8 <HAL_GPIO_Init+0x240>
 80024b6:	2308      	movs	r3, #8
 80024b8:	e00e      	b.n	80024d8 <HAL_GPIO_Init+0x240>
 80024ba:	2307      	movs	r3, #7
 80024bc:	e00c      	b.n	80024d8 <HAL_GPIO_Init+0x240>
 80024be:	2306      	movs	r3, #6
 80024c0:	e00a      	b.n	80024d8 <HAL_GPIO_Init+0x240>
 80024c2:	2305      	movs	r3, #5
 80024c4:	e008      	b.n	80024d8 <HAL_GPIO_Init+0x240>
 80024c6:	2304      	movs	r3, #4
 80024c8:	e006      	b.n	80024d8 <HAL_GPIO_Init+0x240>
 80024ca:	2303      	movs	r3, #3
 80024cc:	e004      	b.n	80024d8 <HAL_GPIO_Init+0x240>
 80024ce:	2302      	movs	r3, #2
 80024d0:	e002      	b.n	80024d8 <HAL_GPIO_Init+0x240>
 80024d2:	2301      	movs	r3, #1
 80024d4:	e000      	b.n	80024d8 <HAL_GPIO_Init+0x240>
 80024d6:	2300      	movs	r3, #0
 80024d8:	69fa      	ldr	r2, [r7, #28]
 80024da:	f002 0203 	and.w	r2, r2, #3
 80024de:	0092      	lsls	r2, r2, #2
 80024e0:	4093      	lsls	r3, r2
 80024e2:	69ba      	ldr	r2, [r7, #24]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024e8:	4935      	ldr	r1, [pc, #212]	; (80025c0 <HAL_GPIO_Init+0x328>)
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	089b      	lsrs	r3, r3, #2
 80024ee:	3302      	adds	r3, #2
 80024f0:	69ba      	ldr	r2, [r7, #24]
 80024f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024f6:	4b3d      	ldr	r3, [pc, #244]	; (80025ec <HAL_GPIO_Init+0x354>)
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	43db      	mvns	r3, r3
 8002500:	69ba      	ldr	r2, [r7, #24]
 8002502:	4013      	ands	r3, r2
 8002504:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d003      	beq.n	800251a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	4313      	orrs	r3, r2
 8002518:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800251a:	4a34      	ldr	r2, [pc, #208]	; (80025ec <HAL_GPIO_Init+0x354>)
 800251c:	69bb      	ldr	r3, [r7, #24]
 800251e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002520:	4b32      	ldr	r3, [pc, #200]	; (80025ec <HAL_GPIO_Init+0x354>)
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	43db      	mvns	r3, r3
 800252a:	69ba      	ldr	r2, [r7, #24]
 800252c:	4013      	ands	r3, r2
 800252e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d003      	beq.n	8002544 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800253c:	69ba      	ldr	r2, [r7, #24]
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	4313      	orrs	r3, r2
 8002542:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002544:	4a29      	ldr	r2, [pc, #164]	; (80025ec <HAL_GPIO_Init+0x354>)
 8002546:	69bb      	ldr	r3, [r7, #24]
 8002548:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800254a:	4b28      	ldr	r3, [pc, #160]	; (80025ec <HAL_GPIO_Init+0x354>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	43db      	mvns	r3, r3
 8002554:	69ba      	ldr	r2, [r7, #24]
 8002556:	4013      	ands	r3, r2
 8002558:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d003      	beq.n	800256e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	4313      	orrs	r3, r2
 800256c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800256e:	4a1f      	ldr	r2, [pc, #124]	; (80025ec <HAL_GPIO_Init+0x354>)
 8002570:	69bb      	ldr	r3, [r7, #24]
 8002572:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002574:	4b1d      	ldr	r3, [pc, #116]	; (80025ec <HAL_GPIO_Init+0x354>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	43db      	mvns	r3, r3
 800257e:	69ba      	ldr	r2, [r7, #24]
 8002580:	4013      	ands	r3, r2
 8002582:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d003      	beq.n	8002598 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	4313      	orrs	r3, r2
 8002596:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002598:	4a14      	ldr	r2, [pc, #80]	; (80025ec <HAL_GPIO_Init+0x354>)
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	3301      	adds	r3, #1
 80025a2:	61fb      	str	r3, [r7, #28]
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	2b0f      	cmp	r3, #15
 80025a8:	f67f ae84 	bls.w	80022b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80025ac:	bf00      	nop
 80025ae:	bf00      	nop
 80025b0:	3724      	adds	r7, #36	; 0x24
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	40023800 	.word	0x40023800
 80025c0:	40013800 	.word	0x40013800
 80025c4:	40020000 	.word	0x40020000
 80025c8:	40020400 	.word	0x40020400
 80025cc:	40020800 	.word	0x40020800
 80025d0:	40020c00 	.word	0x40020c00
 80025d4:	40021000 	.word	0x40021000
 80025d8:	40021400 	.word	0x40021400
 80025dc:	40021800 	.word	0x40021800
 80025e0:	40021c00 	.word	0x40021c00
 80025e4:	40022000 	.word	0x40022000
 80025e8:	40022400 	.word	0x40022400
 80025ec:	40013c00 	.word	0x40013c00

080025f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	460b      	mov	r3, r1
 80025fa:	807b      	strh	r3, [r7, #2]
 80025fc:	4613      	mov	r3, r2
 80025fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002600:	787b      	ldrb	r3, [r7, #1]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d003      	beq.n	800260e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002606:	887a      	ldrh	r2, [r7, #2]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800260c:	e003      	b.n	8002616 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800260e:	887b      	ldrh	r3, [r7, #2]
 8002610:	041a      	lsls	r2, r3, #16
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	619a      	str	r2, [r3, #24]
}
 8002616:	bf00      	nop
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr

08002622 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002622:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002624:	b08f      	sub	sp, #60	; 0x3c
 8002626:	af0a      	add	r7, sp, #40	; 0x28
 8002628:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d101      	bne.n	8002634 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e10f      	b.n	8002854 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002640:	b2db      	uxtb	r3, r3
 8002642:	2b00      	cmp	r3, #0
 8002644:	d106      	bne.n	8002654 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f7ff f880 	bl	8001754 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2203      	movs	r2, #3
 8002658:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002660:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002664:	2b00      	cmp	r3, #0
 8002666:	d102      	bne.n	800266e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4618      	mov	r0, r3
 8002674:	f001 fb8d 	bl	8003d92 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	603b      	str	r3, [r7, #0]
 800267e:	687e      	ldr	r6, [r7, #4]
 8002680:	466d      	mov	r5, sp
 8002682:	f106 0410 	add.w	r4, r6, #16
 8002686:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002688:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800268a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800268c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800268e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002692:	e885 0003 	stmia.w	r5, {r0, r1}
 8002696:	1d33      	adds	r3, r6, #4
 8002698:	cb0e      	ldmia	r3, {r1, r2, r3}
 800269a:	6838      	ldr	r0, [r7, #0]
 800269c:	f001 fb18 	bl	8003cd0 <USB_CoreInit>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d005      	beq.n	80026b2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2202      	movs	r2, #2
 80026aa:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e0d0      	b.n	8002854 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	2100      	movs	r1, #0
 80026b8:	4618      	mov	r0, r3
 80026ba:	f001 fb7b 	bl	8003db4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026be:	2300      	movs	r3, #0
 80026c0:	73fb      	strb	r3, [r7, #15]
 80026c2:	e04a      	b.n	800275a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80026c4:	7bfa      	ldrb	r2, [r7, #15]
 80026c6:	6879      	ldr	r1, [r7, #4]
 80026c8:	4613      	mov	r3, r2
 80026ca:	00db      	lsls	r3, r3, #3
 80026cc:	4413      	add	r3, r2
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	440b      	add	r3, r1
 80026d2:	333d      	adds	r3, #61	; 0x3d
 80026d4:	2201      	movs	r2, #1
 80026d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80026d8:	7bfa      	ldrb	r2, [r7, #15]
 80026da:	6879      	ldr	r1, [r7, #4]
 80026dc:	4613      	mov	r3, r2
 80026de:	00db      	lsls	r3, r3, #3
 80026e0:	4413      	add	r3, r2
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	440b      	add	r3, r1
 80026e6:	333c      	adds	r3, #60	; 0x3c
 80026e8:	7bfa      	ldrb	r2, [r7, #15]
 80026ea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80026ec:	7bfa      	ldrb	r2, [r7, #15]
 80026ee:	7bfb      	ldrb	r3, [r7, #15]
 80026f0:	b298      	uxth	r0, r3
 80026f2:	6879      	ldr	r1, [r7, #4]
 80026f4:	4613      	mov	r3, r2
 80026f6:	00db      	lsls	r3, r3, #3
 80026f8:	4413      	add	r3, r2
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	440b      	add	r3, r1
 80026fe:	3344      	adds	r3, #68	; 0x44
 8002700:	4602      	mov	r2, r0
 8002702:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002704:	7bfa      	ldrb	r2, [r7, #15]
 8002706:	6879      	ldr	r1, [r7, #4]
 8002708:	4613      	mov	r3, r2
 800270a:	00db      	lsls	r3, r3, #3
 800270c:	4413      	add	r3, r2
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	440b      	add	r3, r1
 8002712:	3340      	adds	r3, #64	; 0x40
 8002714:	2200      	movs	r2, #0
 8002716:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002718:	7bfa      	ldrb	r2, [r7, #15]
 800271a:	6879      	ldr	r1, [r7, #4]
 800271c:	4613      	mov	r3, r2
 800271e:	00db      	lsls	r3, r3, #3
 8002720:	4413      	add	r3, r2
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	440b      	add	r3, r1
 8002726:	3348      	adds	r3, #72	; 0x48
 8002728:	2200      	movs	r2, #0
 800272a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800272c:	7bfa      	ldrb	r2, [r7, #15]
 800272e:	6879      	ldr	r1, [r7, #4]
 8002730:	4613      	mov	r3, r2
 8002732:	00db      	lsls	r3, r3, #3
 8002734:	4413      	add	r3, r2
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	440b      	add	r3, r1
 800273a:	334c      	adds	r3, #76	; 0x4c
 800273c:	2200      	movs	r2, #0
 800273e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002740:	7bfa      	ldrb	r2, [r7, #15]
 8002742:	6879      	ldr	r1, [r7, #4]
 8002744:	4613      	mov	r3, r2
 8002746:	00db      	lsls	r3, r3, #3
 8002748:	4413      	add	r3, r2
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	440b      	add	r3, r1
 800274e:	3354      	adds	r3, #84	; 0x54
 8002750:	2200      	movs	r2, #0
 8002752:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002754:	7bfb      	ldrb	r3, [r7, #15]
 8002756:	3301      	adds	r3, #1
 8002758:	73fb      	strb	r3, [r7, #15]
 800275a:	7bfa      	ldrb	r2, [r7, #15]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	429a      	cmp	r2, r3
 8002762:	d3af      	bcc.n	80026c4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002764:	2300      	movs	r3, #0
 8002766:	73fb      	strb	r3, [r7, #15]
 8002768:	e044      	b.n	80027f4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800276a:	7bfa      	ldrb	r2, [r7, #15]
 800276c:	6879      	ldr	r1, [r7, #4]
 800276e:	4613      	mov	r3, r2
 8002770:	00db      	lsls	r3, r3, #3
 8002772:	4413      	add	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	440b      	add	r3, r1
 8002778:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800277c:	2200      	movs	r2, #0
 800277e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002780:	7bfa      	ldrb	r2, [r7, #15]
 8002782:	6879      	ldr	r1, [r7, #4]
 8002784:	4613      	mov	r3, r2
 8002786:	00db      	lsls	r3, r3, #3
 8002788:	4413      	add	r3, r2
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	440b      	add	r3, r1
 800278e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002792:	7bfa      	ldrb	r2, [r7, #15]
 8002794:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002796:	7bfa      	ldrb	r2, [r7, #15]
 8002798:	6879      	ldr	r1, [r7, #4]
 800279a:	4613      	mov	r3, r2
 800279c:	00db      	lsls	r3, r3, #3
 800279e:	4413      	add	r3, r2
 80027a0:	009b      	lsls	r3, r3, #2
 80027a2:	440b      	add	r3, r1
 80027a4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80027a8:	2200      	movs	r2, #0
 80027aa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80027ac:	7bfa      	ldrb	r2, [r7, #15]
 80027ae:	6879      	ldr	r1, [r7, #4]
 80027b0:	4613      	mov	r3, r2
 80027b2:	00db      	lsls	r3, r3, #3
 80027b4:	4413      	add	r3, r2
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	440b      	add	r3, r1
 80027ba:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80027be:	2200      	movs	r2, #0
 80027c0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80027c2:	7bfa      	ldrb	r2, [r7, #15]
 80027c4:	6879      	ldr	r1, [r7, #4]
 80027c6:	4613      	mov	r3, r2
 80027c8:	00db      	lsls	r3, r3, #3
 80027ca:	4413      	add	r3, r2
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	440b      	add	r3, r1
 80027d0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80027d4:	2200      	movs	r2, #0
 80027d6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80027d8:	7bfa      	ldrb	r2, [r7, #15]
 80027da:	6879      	ldr	r1, [r7, #4]
 80027dc:	4613      	mov	r3, r2
 80027de:	00db      	lsls	r3, r3, #3
 80027e0:	4413      	add	r3, r2
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	440b      	add	r3, r1
 80027e6:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80027ea:	2200      	movs	r2, #0
 80027ec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027ee:	7bfb      	ldrb	r3, [r7, #15]
 80027f0:	3301      	adds	r3, #1
 80027f2:	73fb      	strb	r3, [r7, #15]
 80027f4:	7bfa      	ldrb	r2, [r7, #15]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d3b5      	bcc.n	800276a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	603b      	str	r3, [r7, #0]
 8002804:	687e      	ldr	r6, [r7, #4]
 8002806:	466d      	mov	r5, sp
 8002808:	f106 0410 	add.w	r4, r6, #16
 800280c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800280e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002810:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002812:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002814:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002818:	e885 0003 	stmia.w	r5, {r0, r1}
 800281c:	1d33      	adds	r3, r6, #4
 800281e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002820:	6838      	ldr	r0, [r7, #0]
 8002822:	f001 fb13 	bl	8003e4c <USB_DevInit>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d005      	beq.n	8002838 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2202      	movs	r2, #2
 8002830:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e00d      	b.n	8002854 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2200      	movs	r2, #0
 800283c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4618      	mov	r0, r3
 800284e:	f001 fcde 	bl	800420e <USB_DevDisconnect>

  return HAL_OK;
 8002852:	2300      	movs	r3, #0
}
 8002854:	4618      	mov	r0, r3
 8002856:	3714      	adds	r7, #20
 8002858:	46bd      	mov	sp, r7
 800285a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800285c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b086      	sub	sp, #24
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d101      	bne.n	800286e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e267      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	2b00      	cmp	r3, #0
 8002878:	d075      	beq.n	8002966 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800287a:	4b88      	ldr	r3, [pc, #544]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	f003 030c 	and.w	r3, r3, #12
 8002882:	2b04      	cmp	r3, #4
 8002884:	d00c      	beq.n	80028a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002886:	4b85      	ldr	r3, [pc, #532]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800288e:	2b08      	cmp	r3, #8
 8002890:	d112      	bne.n	80028b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002892:	4b82      	ldr	r3, [pc, #520]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800289a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800289e:	d10b      	bne.n	80028b8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028a0:	4b7e      	ldr	r3, [pc, #504]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d05b      	beq.n	8002964 <HAL_RCC_OscConfig+0x108>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d157      	bne.n	8002964 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e242      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028c0:	d106      	bne.n	80028d0 <HAL_RCC_OscConfig+0x74>
 80028c2:	4b76      	ldr	r3, [pc, #472]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a75      	ldr	r2, [pc, #468]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80028c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028cc:	6013      	str	r3, [r2, #0]
 80028ce:	e01d      	b.n	800290c <HAL_RCC_OscConfig+0xb0>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028d8:	d10c      	bne.n	80028f4 <HAL_RCC_OscConfig+0x98>
 80028da:	4b70      	ldr	r3, [pc, #448]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a6f      	ldr	r2, [pc, #444]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80028e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028e4:	6013      	str	r3, [r2, #0]
 80028e6:	4b6d      	ldr	r3, [pc, #436]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a6c      	ldr	r2, [pc, #432]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80028ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028f0:	6013      	str	r3, [r2, #0]
 80028f2:	e00b      	b.n	800290c <HAL_RCC_OscConfig+0xb0>
 80028f4:	4b69      	ldr	r3, [pc, #420]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a68      	ldr	r2, [pc, #416]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80028fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028fe:	6013      	str	r3, [r2, #0]
 8002900:	4b66      	ldr	r3, [pc, #408]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a65      	ldr	r2, [pc, #404]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002906:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800290a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d013      	beq.n	800293c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002914:	f7ff f886 	bl	8001a24 <HAL_GetTick>
 8002918:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800291a:	e008      	b.n	800292e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800291c:	f7ff f882 	bl	8001a24 <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	2b64      	cmp	r3, #100	; 0x64
 8002928:	d901      	bls.n	800292e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e207      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800292e:	4b5b      	ldr	r3, [pc, #364]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d0f0      	beq.n	800291c <HAL_RCC_OscConfig+0xc0>
 800293a:	e014      	b.n	8002966 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800293c:	f7ff f872 	bl	8001a24 <HAL_GetTick>
 8002940:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002942:	e008      	b.n	8002956 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002944:	f7ff f86e 	bl	8001a24 <HAL_GetTick>
 8002948:	4602      	mov	r2, r0
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	2b64      	cmp	r3, #100	; 0x64
 8002950:	d901      	bls.n	8002956 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002952:	2303      	movs	r3, #3
 8002954:	e1f3      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002956:	4b51      	ldr	r3, [pc, #324]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800295e:	2b00      	cmp	r3, #0
 8002960:	d1f0      	bne.n	8002944 <HAL_RCC_OscConfig+0xe8>
 8002962:	e000      	b.n	8002966 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002964:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0302 	and.w	r3, r3, #2
 800296e:	2b00      	cmp	r3, #0
 8002970:	d063      	beq.n	8002a3a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002972:	4b4a      	ldr	r3, [pc, #296]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f003 030c 	and.w	r3, r3, #12
 800297a:	2b00      	cmp	r3, #0
 800297c:	d00b      	beq.n	8002996 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800297e:	4b47      	ldr	r3, [pc, #284]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002986:	2b08      	cmp	r3, #8
 8002988:	d11c      	bne.n	80029c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800298a:	4b44      	ldr	r3, [pc, #272]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d116      	bne.n	80029c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002996:	4b41      	ldr	r3, [pc, #260]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0302 	and.w	r3, r3, #2
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d005      	beq.n	80029ae <HAL_RCC_OscConfig+0x152>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d001      	beq.n	80029ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e1c7      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ae:	4b3b      	ldr	r3, [pc, #236]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	691b      	ldr	r3, [r3, #16]
 80029ba:	00db      	lsls	r3, r3, #3
 80029bc:	4937      	ldr	r1, [pc, #220]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80029be:	4313      	orrs	r3, r2
 80029c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029c2:	e03a      	b.n	8002a3a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d020      	beq.n	8002a0e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029cc:	4b34      	ldr	r3, [pc, #208]	; (8002aa0 <HAL_RCC_OscConfig+0x244>)
 80029ce:	2201      	movs	r2, #1
 80029d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d2:	f7ff f827 	bl	8001a24 <HAL_GetTick>
 80029d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029d8:	e008      	b.n	80029ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029da:	f7ff f823 	bl	8001a24 <HAL_GetTick>
 80029de:	4602      	mov	r2, r0
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	1ad3      	subs	r3, r2, r3
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d901      	bls.n	80029ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80029e8:	2303      	movs	r3, #3
 80029ea:	e1a8      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029ec:	4b2b      	ldr	r3, [pc, #172]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0302 	and.w	r3, r3, #2
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d0f0      	beq.n	80029da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029f8:	4b28      	ldr	r3, [pc, #160]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	691b      	ldr	r3, [r3, #16]
 8002a04:	00db      	lsls	r3, r3, #3
 8002a06:	4925      	ldr	r1, [pc, #148]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	600b      	str	r3, [r1, #0]
 8002a0c:	e015      	b.n	8002a3a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a0e:	4b24      	ldr	r3, [pc, #144]	; (8002aa0 <HAL_RCC_OscConfig+0x244>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a14:	f7ff f806 	bl	8001a24 <HAL_GetTick>
 8002a18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a1a:	e008      	b.n	8002a2e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a1c:	f7ff f802 	bl	8001a24 <HAL_GetTick>
 8002a20:	4602      	mov	r2, r0
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d901      	bls.n	8002a2e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e187      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a2e:	4b1b      	ldr	r3, [pc, #108]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0302 	and.w	r3, r3, #2
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d1f0      	bne.n	8002a1c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0308 	and.w	r3, r3, #8
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d036      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	695b      	ldr	r3, [r3, #20]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d016      	beq.n	8002a7c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a4e:	4b15      	ldr	r3, [pc, #84]	; (8002aa4 <HAL_RCC_OscConfig+0x248>)
 8002a50:	2201      	movs	r2, #1
 8002a52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a54:	f7fe ffe6 	bl	8001a24 <HAL_GetTick>
 8002a58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a5a:	e008      	b.n	8002a6e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a5c:	f7fe ffe2 	bl	8001a24 <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d901      	bls.n	8002a6e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e167      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a6e:	4b0b      	ldr	r3, [pc, #44]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002a70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d0f0      	beq.n	8002a5c <HAL_RCC_OscConfig+0x200>
 8002a7a:	e01b      	b.n	8002ab4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a7c:	4b09      	ldr	r3, [pc, #36]	; (8002aa4 <HAL_RCC_OscConfig+0x248>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a82:	f7fe ffcf 	bl	8001a24 <HAL_GetTick>
 8002a86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a88:	e00e      	b.n	8002aa8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a8a:	f7fe ffcb 	bl	8001a24 <HAL_GetTick>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d907      	bls.n	8002aa8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a98:	2303      	movs	r3, #3
 8002a9a:	e150      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
 8002a9c:	40023800 	.word	0x40023800
 8002aa0:	42470000 	.word	0x42470000
 8002aa4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002aa8:	4b88      	ldr	r3, [pc, #544]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002aaa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002aac:	f003 0302 	and.w	r3, r3, #2
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1ea      	bne.n	8002a8a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 0304 	and.w	r3, r3, #4
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	f000 8097 	beq.w	8002bf0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ac6:	4b81      	ldr	r3, [pc, #516]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d10f      	bne.n	8002af2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	60bb      	str	r3, [r7, #8]
 8002ad6:	4b7d      	ldr	r3, [pc, #500]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ada:	4a7c      	ldr	r2, [pc, #496]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002adc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ae0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ae2:	4b7a      	ldr	r3, [pc, #488]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aea:	60bb      	str	r3, [r7, #8]
 8002aec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002aee:	2301      	movs	r3, #1
 8002af0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002af2:	4b77      	ldr	r3, [pc, #476]	; (8002cd0 <HAL_RCC_OscConfig+0x474>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d118      	bne.n	8002b30 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002afe:	4b74      	ldr	r3, [pc, #464]	; (8002cd0 <HAL_RCC_OscConfig+0x474>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a73      	ldr	r2, [pc, #460]	; (8002cd0 <HAL_RCC_OscConfig+0x474>)
 8002b04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b0a:	f7fe ff8b 	bl	8001a24 <HAL_GetTick>
 8002b0e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b10:	e008      	b.n	8002b24 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b12:	f7fe ff87 	bl	8001a24 <HAL_GetTick>
 8002b16:	4602      	mov	r2, r0
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d901      	bls.n	8002b24 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	e10c      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b24:	4b6a      	ldr	r3, [pc, #424]	; (8002cd0 <HAL_RCC_OscConfig+0x474>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d0f0      	beq.n	8002b12 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d106      	bne.n	8002b46 <HAL_RCC_OscConfig+0x2ea>
 8002b38:	4b64      	ldr	r3, [pc, #400]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002b3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b3c:	4a63      	ldr	r2, [pc, #396]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002b3e:	f043 0301 	orr.w	r3, r3, #1
 8002b42:	6713      	str	r3, [r2, #112]	; 0x70
 8002b44:	e01c      	b.n	8002b80 <HAL_RCC_OscConfig+0x324>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	2b05      	cmp	r3, #5
 8002b4c:	d10c      	bne.n	8002b68 <HAL_RCC_OscConfig+0x30c>
 8002b4e:	4b5f      	ldr	r3, [pc, #380]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b52:	4a5e      	ldr	r2, [pc, #376]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002b54:	f043 0304 	orr.w	r3, r3, #4
 8002b58:	6713      	str	r3, [r2, #112]	; 0x70
 8002b5a:	4b5c      	ldr	r3, [pc, #368]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002b5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b5e:	4a5b      	ldr	r2, [pc, #364]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002b60:	f043 0301 	orr.w	r3, r3, #1
 8002b64:	6713      	str	r3, [r2, #112]	; 0x70
 8002b66:	e00b      	b.n	8002b80 <HAL_RCC_OscConfig+0x324>
 8002b68:	4b58      	ldr	r3, [pc, #352]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002b6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b6c:	4a57      	ldr	r2, [pc, #348]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002b6e:	f023 0301 	bic.w	r3, r3, #1
 8002b72:	6713      	str	r3, [r2, #112]	; 0x70
 8002b74:	4b55      	ldr	r3, [pc, #340]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002b76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b78:	4a54      	ldr	r2, [pc, #336]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002b7a:	f023 0304 	bic.w	r3, r3, #4
 8002b7e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d015      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b88:	f7fe ff4c 	bl	8001a24 <HAL_GetTick>
 8002b8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b8e:	e00a      	b.n	8002ba6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b90:	f7fe ff48 	bl	8001a24 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e0cb      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ba6:	4b49      	ldr	r3, [pc, #292]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002ba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002baa:	f003 0302 	and.w	r3, r3, #2
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d0ee      	beq.n	8002b90 <HAL_RCC_OscConfig+0x334>
 8002bb2:	e014      	b.n	8002bde <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bb4:	f7fe ff36 	bl	8001a24 <HAL_GetTick>
 8002bb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bba:	e00a      	b.n	8002bd2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bbc:	f7fe ff32 	bl	8001a24 <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e0b5      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bd2:	4b3e      	ldr	r3, [pc, #248]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002bd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d1ee      	bne.n	8002bbc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bde:	7dfb      	ldrb	r3, [r7, #23]
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d105      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002be4:	4b39      	ldr	r3, [pc, #228]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be8:	4a38      	ldr	r2, [pc, #224]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002bea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bee:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	699b      	ldr	r3, [r3, #24]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	f000 80a1 	beq.w	8002d3c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002bfa:	4b34      	ldr	r3, [pc, #208]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	f003 030c 	and.w	r3, r3, #12
 8002c02:	2b08      	cmp	r3, #8
 8002c04:	d05c      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	699b      	ldr	r3, [r3, #24]
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d141      	bne.n	8002c92 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c0e:	4b31      	ldr	r3, [pc, #196]	; (8002cd4 <HAL_RCC_OscConfig+0x478>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c14:	f7fe ff06 	bl	8001a24 <HAL_GetTick>
 8002c18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c1a:	e008      	b.n	8002c2e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c1c:	f7fe ff02 	bl	8001a24 <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d901      	bls.n	8002c2e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e087      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c2e:	4b27      	ldr	r3, [pc, #156]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d1f0      	bne.n	8002c1c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	69da      	ldr	r2, [r3, #28]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6a1b      	ldr	r3, [r3, #32]
 8002c42:	431a      	orrs	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c48:	019b      	lsls	r3, r3, #6
 8002c4a:	431a      	orrs	r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c50:	085b      	lsrs	r3, r3, #1
 8002c52:	3b01      	subs	r3, #1
 8002c54:	041b      	lsls	r3, r3, #16
 8002c56:	431a      	orrs	r2, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c5c:	061b      	lsls	r3, r3, #24
 8002c5e:	491b      	ldr	r1, [pc, #108]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002c60:	4313      	orrs	r3, r2
 8002c62:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c64:	4b1b      	ldr	r3, [pc, #108]	; (8002cd4 <HAL_RCC_OscConfig+0x478>)
 8002c66:	2201      	movs	r2, #1
 8002c68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c6a:	f7fe fedb 	bl	8001a24 <HAL_GetTick>
 8002c6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c70:	e008      	b.n	8002c84 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c72:	f7fe fed7 	bl	8001a24 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d901      	bls.n	8002c84 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e05c      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c84:	4b11      	ldr	r3, [pc, #68]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d0f0      	beq.n	8002c72 <HAL_RCC_OscConfig+0x416>
 8002c90:	e054      	b.n	8002d3c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c92:	4b10      	ldr	r3, [pc, #64]	; (8002cd4 <HAL_RCC_OscConfig+0x478>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c98:	f7fe fec4 	bl	8001a24 <HAL_GetTick>
 8002c9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c9e:	e008      	b.n	8002cb2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ca0:	f7fe fec0 	bl	8001a24 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e045      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cb2:	4b06      	ldr	r3, [pc, #24]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1f0      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x444>
 8002cbe:	e03d      	b.n	8002d3c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d107      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e038      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
 8002ccc:	40023800 	.word	0x40023800
 8002cd0:	40007000 	.word	0x40007000
 8002cd4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002cd8:	4b1b      	ldr	r3, [pc, #108]	; (8002d48 <HAL_RCC_OscConfig+0x4ec>)
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	699b      	ldr	r3, [r3, #24]
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d028      	beq.n	8002d38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d121      	bne.n	8002d38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d11a      	bne.n	8002d38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d02:	68fa      	ldr	r2, [r7, #12]
 8002d04:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002d08:	4013      	ands	r3, r2
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d0e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d111      	bne.n	8002d38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d1e:	085b      	lsrs	r3, r3, #1
 8002d20:	3b01      	subs	r3, #1
 8002d22:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d107      	bne.n	8002d38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d32:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d001      	beq.n	8002d3c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e000      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002d3c:	2300      	movs	r3, #0
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	3718      	adds	r7, #24
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	40023800 	.word	0x40023800

08002d4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d101      	bne.n	8002d60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	e0cc      	b.n	8002efa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d60:	4b68      	ldr	r3, [pc, #416]	; (8002f04 <HAL_RCC_ClockConfig+0x1b8>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 030f 	and.w	r3, r3, #15
 8002d68:	683a      	ldr	r2, [r7, #0]
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d90c      	bls.n	8002d88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d6e:	4b65      	ldr	r3, [pc, #404]	; (8002f04 <HAL_RCC_ClockConfig+0x1b8>)
 8002d70:	683a      	ldr	r2, [r7, #0]
 8002d72:	b2d2      	uxtb	r2, r2
 8002d74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d76:	4b63      	ldr	r3, [pc, #396]	; (8002f04 <HAL_RCC_ClockConfig+0x1b8>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 030f 	and.w	r3, r3, #15
 8002d7e:	683a      	ldr	r2, [r7, #0]
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d001      	beq.n	8002d88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e0b8      	b.n	8002efa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0302 	and.w	r3, r3, #2
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d020      	beq.n	8002dd6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0304 	and.w	r3, r3, #4
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d005      	beq.n	8002dac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002da0:	4b59      	ldr	r3, [pc, #356]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	4a58      	ldr	r2, [pc, #352]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002da6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002daa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 0308 	and.w	r3, r3, #8
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d005      	beq.n	8002dc4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002db8:	4b53      	ldr	r3, [pc, #332]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	4a52      	ldr	r2, [pc, #328]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002dbe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002dc2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dc4:	4b50      	ldr	r3, [pc, #320]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	494d      	ldr	r1, [pc, #308]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0301 	and.w	r3, r3, #1
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d044      	beq.n	8002e6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d107      	bne.n	8002dfa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dea:	4b47      	ldr	r3, [pc, #284]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d119      	bne.n	8002e2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e07f      	b.n	8002efa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d003      	beq.n	8002e0a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e06:	2b03      	cmp	r3, #3
 8002e08:	d107      	bne.n	8002e1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e0a:	4b3f      	ldr	r3, [pc, #252]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d109      	bne.n	8002e2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e06f      	b.n	8002efa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e1a:	4b3b      	ldr	r3, [pc, #236]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 0302 	and.w	r3, r3, #2
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d101      	bne.n	8002e2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e067      	b.n	8002efa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e2a:	4b37      	ldr	r3, [pc, #220]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f023 0203 	bic.w	r2, r3, #3
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	4934      	ldr	r1, [pc, #208]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e3c:	f7fe fdf2 	bl	8001a24 <HAL_GetTick>
 8002e40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e42:	e00a      	b.n	8002e5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e44:	f7fe fdee 	bl	8001a24 <HAL_GetTick>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	1ad3      	subs	r3, r2, r3
 8002e4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d901      	bls.n	8002e5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e04f      	b.n	8002efa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e5a:	4b2b      	ldr	r3, [pc, #172]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	f003 020c 	and.w	r2, r3, #12
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d1eb      	bne.n	8002e44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e6c:	4b25      	ldr	r3, [pc, #148]	; (8002f04 <HAL_RCC_ClockConfig+0x1b8>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 030f 	and.w	r3, r3, #15
 8002e74:	683a      	ldr	r2, [r7, #0]
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d20c      	bcs.n	8002e94 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e7a:	4b22      	ldr	r3, [pc, #136]	; (8002f04 <HAL_RCC_ClockConfig+0x1b8>)
 8002e7c:	683a      	ldr	r2, [r7, #0]
 8002e7e:	b2d2      	uxtb	r2, r2
 8002e80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e82:	4b20      	ldr	r3, [pc, #128]	; (8002f04 <HAL_RCC_ClockConfig+0x1b8>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 030f 	and.w	r3, r3, #15
 8002e8a:	683a      	ldr	r2, [r7, #0]
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d001      	beq.n	8002e94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	e032      	b.n	8002efa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f003 0304 	and.w	r3, r3, #4
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d008      	beq.n	8002eb2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ea0:	4b19      	ldr	r3, [pc, #100]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	4916      	ldr	r1, [pc, #88]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 0308 	and.w	r3, r3, #8
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d009      	beq.n	8002ed2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ebe:	4b12      	ldr	r3, [pc, #72]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	691b      	ldr	r3, [r3, #16]
 8002eca:	00db      	lsls	r3, r3, #3
 8002ecc:	490e      	ldr	r1, [pc, #56]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ed2:	f000 f821 	bl	8002f18 <HAL_RCC_GetSysClockFreq>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	4b0b      	ldr	r3, [pc, #44]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	091b      	lsrs	r3, r3, #4
 8002ede:	f003 030f 	and.w	r3, r3, #15
 8002ee2:	490a      	ldr	r1, [pc, #40]	; (8002f0c <HAL_RCC_ClockConfig+0x1c0>)
 8002ee4:	5ccb      	ldrb	r3, [r1, r3]
 8002ee6:	fa22 f303 	lsr.w	r3, r2, r3
 8002eea:	4a09      	ldr	r2, [pc, #36]	; (8002f10 <HAL_RCC_ClockConfig+0x1c4>)
 8002eec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002eee:	4b09      	ldr	r3, [pc, #36]	; (8002f14 <HAL_RCC_ClockConfig+0x1c8>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f7fe fc88 	bl	8001808 <HAL_InitTick>

  return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3710      	adds	r7, #16
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	40023c00 	.word	0x40023c00
 8002f08:	40023800 	.word	0x40023800
 8002f0c:	08007294 	.word	0x08007294
 8002f10:	20000000 	.word	0x20000000
 8002f14:	20000004 	.word	0x20000004

08002f18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f1c:	b094      	sub	sp, #80	; 0x50
 8002f1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002f20:	2300      	movs	r3, #0
 8002f22:	647b      	str	r3, [r7, #68]	; 0x44
 8002f24:	2300      	movs	r3, #0
 8002f26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f28:	2300      	movs	r3, #0
 8002f2a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f30:	4b79      	ldr	r3, [pc, #484]	; (8003118 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f003 030c 	and.w	r3, r3, #12
 8002f38:	2b08      	cmp	r3, #8
 8002f3a:	d00d      	beq.n	8002f58 <HAL_RCC_GetSysClockFreq+0x40>
 8002f3c:	2b08      	cmp	r3, #8
 8002f3e:	f200 80e1 	bhi.w	8003104 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d002      	beq.n	8002f4c <HAL_RCC_GetSysClockFreq+0x34>
 8002f46:	2b04      	cmp	r3, #4
 8002f48:	d003      	beq.n	8002f52 <HAL_RCC_GetSysClockFreq+0x3a>
 8002f4a:	e0db      	b.n	8003104 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f4c:	4b73      	ldr	r3, [pc, #460]	; (800311c <HAL_RCC_GetSysClockFreq+0x204>)
 8002f4e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002f50:	e0db      	b.n	800310a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f52:	4b73      	ldr	r3, [pc, #460]	; (8003120 <HAL_RCC_GetSysClockFreq+0x208>)
 8002f54:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002f56:	e0d8      	b.n	800310a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f58:	4b6f      	ldr	r3, [pc, #444]	; (8003118 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f60:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f62:	4b6d      	ldr	r3, [pc, #436]	; (8003118 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d063      	beq.n	8003036 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f6e:	4b6a      	ldr	r3, [pc, #424]	; (8003118 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	099b      	lsrs	r3, r3, #6
 8002f74:	2200      	movs	r2, #0
 8002f76:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f78:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002f7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f80:	633b      	str	r3, [r7, #48]	; 0x30
 8002f82:	2300      	movs	r3, #0
 8002f84:	637b      	str	r3, [r7, #52]	; 0x34
 8002f86:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002f8a:	4622      	mov	r2, r4
 8002f8c:	462b      	mov	r3, r5
 8002f8e:	f04f 0000 	mov.w	r0, #0
 8002f92:	f04f 0100 	mov.w	r1, #0
 8002f96:	0159      	lsls	r1, r3, #5
 8002f98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f9c:	0150      	lsls	r0, r2, #5
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	4621      	mov	r1, r4
 8002fa4:	1a51      	subs	r1, r2, r1
 8002fa6:	6139      	str	r1, [r7, #16]
 8002fa8:	4629      	mov	r1, r5
 8002faa:	eb63 0301 	sbc.w	r3, r3, r1
 8002fae:	617b      	str	r3, [r7, #20]
 8002fb0:	f04f 0200 	mov.w	r2, #0
 8002fb4:	f04f 0300 	mov.w	r3, #0
 8002fb8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002fbc:	4659      	mov	r1, fp
 8002fbe:	018b      	lsls	r3, r1, #6
 8002fc0:	4651      	mov	r1, sl
 8002fc2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002fc6:	4651      	mov	r1, sl
 8002fc8:	018a      	lsls	r2, r1, #6
 8002fca:	4651      	mov	r1, sl
 8002fcc:	ebb2 0801 	subs.w	r8, r2, r1
 8002fd0:	4659      	mov	r1, fp
 8002fd2:	eb63 0901 	sbc.w	r9, r3, r1
 8002fd6:	f04f 0200 	mov.w	r2, #0
 8002fda:	f04f 0300 	mov.w	r3, #0
 8002fde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002fe2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002fe6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002fea:	4690      	mov	r8, r2
 8002fec:	4699      	mov	r9, r3
 8002fee:	4623      	mov	r3, r4
 8002ff0:	eb18 0303 	adds.w	r3, r8, r3
 8002ff4:	60bb      	str	r3, [r7, #8]
 8002ff6:	462b      	mov	r3, r5
 8002ff8:	eb49 0303 	adc.w	r3, r9, r3
 8002ffc:	60fb      	str	r3, [r7, #12]
 8002ffe:	f04f 0200 	mov.w	r2, #0
 8003002:	f04f 0300 	mov.w	r3, #0
 8003006:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800300a:	4629      	mov	r1, r5
 800300c:	024b      	lsls	r3, r1, #9
 800300e:	4621      	mov	r1, r4
 8003010:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003014:	4621      	mov	r1, r4
 8003016:	024a      	lsls	r2, r1, #9
 8003018:	4610      	mov	r0, r2
 800301a:	4619      	mov	r1, r3
 800301c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800301e:	2200      	movs	r2, #0
 8003020:	62bb      	str	r3, [r7, #40]	; 0x28
 8003022:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003024:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003028:	f7fd f8e2 	bl	80001f0 <__aeabi_uldivmod>
 800302c:	4602      	mov	r2, r0
 800302e:	460b      	mov	r3, r1
 8003030:	4613      	mov	r3, r2
 8003032:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003034:	e058      	b.n	80030e8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003036:	4b38      	ldr	r3, [pc, #224]	; (8003118 <HAL_RCC_GetSysClockFreq+0x200>)
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	099b      	lsrs	r3, r3, #6
 800303c:	2200      	movs	r2, #0
 800303e:	4618      	mov	r0, r3
 8003040:	4611      	mov	r1, r2
 8003042:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003046:	623b      	str	r3, [r7, #32]
 8003048:	2300      	movs	r3, #0
 800304a:	627b      	str	r3, [r7, #36]	; 0x24
 800304c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003050:	4642      	mov	r2, r8
 8003052:	464b      	mov	r3, r9
 8003054:	f04f 0000 	mov.w	r0, #0
 8003058:	f04f 0100 	mov.w	r1, #0
 800305c:	0159      	lsls	r1, r3, #5
 800305e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003062:	0150      	lsls	r0, r2, #5
 8003064:	4602      	mov	r2, r0
 8003066:	460b      	mov	r3, r1
 8003068:	4641      	mov	r1, r8
 800306a:	ebb2 0a01 	subs.w	sl, r2, r1
 800306e:	4649      	mov	r1, r9
 8003070:	eb63 0b01 	sbc.w	fp, r3, r1
 8003074:	f04f 0200 	mov.w	r2, #0
 8003078:	f04f 0300 	mov.w	r3, #0
 800307c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003080:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003084:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003088:	ebb2 040a 	subs.w	r4, r2, sl
 800308c:	eb63 050b 	sbc.w	r5, r3, fp
 8003090:	f04f 0200 	mov.w	r2, #0
 8003094:	f04f 0300 	mov.w	r3, #0
 8003098:	00eb      	lsls	r3, r5, #3
 800309a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800309e:	00e2      	lsls	r2, r4, #3
 80030a0:	4614      	mov	r4, r2
 80030a2:	461d      	mov	r5, r3
 80030a4:	4643      	mov	r3, r8
 80030a6:	18e3      	adds	r3, r4, r3
 80030a8:	603b      	str	r3, [r7, #0]
 80030aa:	464b      	mov	r3, r9
 80030ac:	eb45 0303 	adc.w	r3, r5, r3
 80030b0:	607b      	str	r3, [r7, #4]
 80030b2:	f04f 0200 	mov.w	r2, #0
 80030b6:	f04f 0300 	mov.w	r3, #0
 80030ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80030be:	4629      	mov	r1, r5
 80030c0:	028b      	lsls	r3, r1, #10
 80030c2:	4621      	mov	r1, r4
 80030c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80030c8:	4621      	mov	r1, r4
 80030ca:	028a      	lsls	r2, r1, #10
 80030cc:	4610      	mov	r0, r2
 80030ce:	4619      	mov	r1, r3
 80030d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030d2:	2200      	movs	r2, #0
 80030d4:	61bb      	str	r3, [r7, #24]
 80030d6:	61fa      	str	r2, [r7, #28]
 80030d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030dc:	f7fd f888 	bl	80001f0 <__aeabi_uldivmod>
 80030e0:	4602      	mov	r2, r0
 80030e2:	460b      	mov	r3, r1
 80030e4:	4613      	mov	r3, r2
 80030e6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80030e8:	4b0b      	ldr	r3, [pc, #44]	; (8003118 <HAL_RCC_GetSysClockFreq+0x200>)
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	0c1b      	lsrs	r3, r3, #16
 80030ee:	f003 0303 	and.w	r3, r3, #3
 80030f2:	3301      	adds	r3, #1
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80030f8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80030fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003100:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003102:	e002      	b.n	800310a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003104:	4b05      	ldr	r3, [pc, #20]	; (800311c <HAL_RCC_GetSysClockFreq+0x204>)
 8003106:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003108:	bf00      	nop
    }
  }
  return sysclockfreq;
 800310a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800310c:	4618      	mov	r0, r3
 800310e:	3750      	adds	r7, #80	; 0x50
 8003110:	46bd      	mov	sp, r7
 8003112:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003116:	bf00      	nop
 8003118:	40023800 	.word	0x40023800
 800311c:	00f42400 	.word	0x00f42400
 8003120:	007a1200 	.word	0x007a1200

08003124 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003128:	4b03      	ldr	r3, [pc, #12]	; (8003138 <HAL_RCC_GetHCLKFreq+0x14>)
 800312a:	681b      	ldr	r3, [r3, #0]
}
 800312c:	4618      	mov	r0, r3
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	20000000 	.word	0x20000000

0800313c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003140:	f7ff fff0 	bl	8003124 <HAL_RCC_GetHCLKFreq>
 8003144:	4602      	mov	r2, r0
 8003146:	4b05      	ldr	r3, [pc, #20]	; (800315c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	0a9b      	lsrs	r3, r3, #10
 800314c:	f003 0307 	and.w	r3, r3, #7
 8003150:	4903      	ldr	r1, [pc, #12]	; (8003160 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003152:	5ccb      	ldrb	r3, [r1, r3]
 8003154:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003158:	4618      	mov	r0, r3
 800315a:	bd80      	pop	{r7, pc}
 800315c:	40023800 	.word	0x40023800
 8003160:	080072a4 	.word	0x080072a4

08003164 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003168:	f7ff ffdc 	bl	8003124 <HAL_RCC_GetHCLKFreq>
 800316c:	4602      	mov	r2, r0
 800316e:	4b05      	ldr	r3, [pc, #20]	; (8003184 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	0b5b      	lsrs	r3, r3, #13
 8003174:	f003 0307 	and.w	r3, r3, #7
 8003178:	4903      	ldr	r1, [pc, #12]	; (8003188 <HAL_RCC_GetPCLK2Freq+0x24>)
 800317a:	5ccb      	ldrb	r3, [r1, r3]
 800317c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003180:	4618      	mov	r0, r3
 8003182:	bd80      	pop	{r7, pc}
 8003184:	40023800 	.word	0x40023800
 8003188:	080072a4 	.word	0x080072a4

0800318c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	220f      	movs	r2, #15
 800319a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800319c:	4b12      	ldr	r3, [pc, #72]	; (80031e8 <HAL_RCC_GetClockConfig+0x5c>)
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f003 0203 	and.w	r2, r3, #3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80031a8:	4b0f      	ldr	r3, [pc, #60]	; (80031e8 <HAL_RCC_GetClockConfig+0x5c>)
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80031b4:	4b0c      	ldr	r3, [pc, #48]	; (80031e8 <HAL_RCC_GetClockConfig+0x5c>)
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80031c0:	4b09      	ldr	r3, [pc, #36]	; (80031e8 <HAL_RCC_GetClockConfig+0x5c>)
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	08db      	lsrs	r3, r3, #3
 80031c6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80031ce:	4b07      	ldr	r3, [pc, #28]	; (80031ec <HAL_RCC_GetClockConfig+0x60>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 020f 	and.w	r2, r3, #15
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	601a      	str	r2, [r3, #0]
}
 80031da:	bf00      	nop
 80031dc:	370c      	adds	r7, #12
 80031de:	46bd      	mov	sp, r7
 80031e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop
 80031e8:	40023800 	.word	0x40023800
 80031ec:	40023c00 	.word	0x40023c00

080031f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d101      	bne.n	8003202 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e041      	b.n	8003286 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d106      	bne.n	800321c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2200      	movs	r2, #0
 8003212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f000 f839 	bl	800328e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2202      	movs	r2, #2
 8003220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	3304      	adds	r3, #4
 800322c:	4619      	mov	r1, r3
 800322e:	4610      	mov	r0, r2
 8003230:	f000 f9d8 	bl	80035e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2201      	movs	r2, #1
 8003238:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2201      	movs	r2, #1
 8003248:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2201      	movs	r2, #1
 8003250:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2201      	movs	r2, #1
 8003260:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2201      	movs	r2, #1
 8003268:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2201      	movs	r2, #1
 8003270:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2201      	movs	r2, #1
 8003278:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003284:	2300      	movs	r3, #0
}
 8003286:	4618      	mov	r0, r3
 8003288:	3708      	adds	r7, #8
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}

0800328e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800328e:	b480      	push	{r7}
 8003290:	b083      	sub	sp, #12
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003296:	bf00      	nop
 8003298:	370c      	adds	r7, #12
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
	...

080032a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b085      	sub	sp, #20
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d001      	beq.n	80032bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e04e      	b.n	800335a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2202      	movs	r2, #2
 80032c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	68da      	ldr	r2, [r3, #12]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f042 0201 	orr.w	r2, r2, #1
 80032d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a23      	ldr	r2, [pc, #140]	; (8003368 <HAL_TIM_Base_Start_IT+0xc4>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d022      	beq.n	8003324 <HAL_TIM_Base_Start_IT+0x80>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032e6:	d01d      	beq.n	8003324 <HAL_TIM_Base_Start_IT+0x80>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a1f      	ldr	r2, [pc, #124]	; (800336c <HAL_TIM_Base_Start_IT+0xc8>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d018      	beq.n	8003324 <HAL_TIM_Base_Start_IT+0x80>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a1e      	ldr	r2, [pc, #120]	; (8003370 <HAL_TIM_Base_Start_IT+0xcc>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d013      	beq.n	8003324 <HAL_TIM_Base_Start_IT+0x80>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a1c      	ldr	r2, [pc, #112]	; (8003374 <HAL_TIM_Base_Start_IT+0xd0>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d00e      	beq.n	8003324 <HAL_TIM_Base_Start_IT+0x80>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a1b      	ldr	r2, [pc, #108]	; (8003378 <HAL_TIM_Base_Start_IT+0xd4>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d009      	beq.n	8003324 <HAL_TIM_Base_Start_IT+0x80>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a19      	ldr	r2, [pc, #100]	; (800337c <HAL_TIM_Base_Start_IT+0xd8>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d004      	beq.n	8003324 <HAL_TIM_Base_Start_IT+0x80>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a18      	ldr	r2, [pc, #96]	; (8003380 <HAL_TIM_Base_Start_IT+0xdc>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d111      	bne.n	8003348 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f003 0307 	and.w	r3, r3, #7
 800332e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2b06      	cmp	r3, #6
 8003334:	d010      	beq.n	8003358 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f042 0201 	orr.w	r2, r2, #1
 8003344:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003346:	e007      	b.n	8003358 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f042 0201 	orr.w	r2, r2, #1
 8003356:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003358:	2300      	movs	r3, #0
}
 800335a:	4618      	mov	r0, r3
 800335c:	3714      	adds	r7, #20
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	40010000 	.word	0x40010000
 800336c:	40000400 	.word	0x40000400
 8003370:	40000800 	.word	0x40000800
 8003374:	40000c00 	.word	0x40000c00
 8003378:	40010400 	.word	0x40010400
 800337c:	40014000 	.word	0x40014000
 8003380:	40001800 	.word	0x40001800

08003384 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b082      	sub	sp, #8
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	691b      	ldr	r3, [r3, #16]
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	2b02      	cmp	r3, #2
 8003398:	d122      	bne.n	80033e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	f003 0302 	and.w	r3, r3, #2
 80033a4:	2b02      	cmp	r3, #2
 80033a6:	d11b      	bne.n	80033e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f06f 0202 	mvn.w	r2, #2
 80033b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2201      	movs	r2, #1
 80033b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	f003 0303 	and.w	r3, r3, #3
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d003      	beq.n	80033ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f000 f8ee 	bl	80035a8 <HAL_TIM_IC_CaptureCallback>
 80033cc:	e005      	b.n	80033da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f000 f8e0 	bl	8003594 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	f000 f8f1 	bl	80035bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	691b      	ldr	r3, [r3, #16]
 80033e6:	f003 0304 	and.w	r3, r3, #4
 80033ea:	2b04      	cmp	r3, #4
 80033ec:	d122      	bne.n	8003434 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	f003 0304 	and.w	r3, r3, #4
 80033f8:	2b04      	cmp	r3, #4
 80033fa:	d11b      	bne.n	8003434 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f06f 0204 	mvn.w	r2, #4
 8003404:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2202      	movs	r2, #2
 800340a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	699b      	ldr	r3, [r3, #24]
 8003412:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003416:	2b00      	cmp	r3, #0
 8003418:	d003      	beq.n	8003422 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f000 f8c4 	bl	80035a8 <HAL_TIM_IC_CaptureCallback>
 8003420:	e005      	b.n	800342e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 f8b6 	bl	8003594 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f000 f8c7 	bl	80035bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	691b      	ldr	r3, [r3, #16]
 800343a:	f003 0308 	and.w	r3, r3, #8
 800343e:	2b08      	cmp	r3, #8
 8003440:	d122      	bne.n	8003488 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	f003 0308 	and.w	r3, r3, #8
 800344c:	2b08      	cmp	r3, #8
 800344e:	d11b      	bne.n	8003488 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f06f 0208 	mvn.w	r2, #8
 8003458:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2204      	movs	r2, #4
 800345e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	69db      	ldr	r3, [r3, #28]
 8003466:	f003 0303 	and.w	r3, r3, #3
 800346a:	2b00      	cmp	r3, #0
 800346c:	d003      	beq.n	8003476 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f000 f89a 	bl	80035a8 <HAL_TIM_IC_CaptureCallback>
 8003474:	e005      	b.n	8003482 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f000 f88c 	bl	8003594 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f000 f89d 	bl	80035bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2200      	movs	r2, #0
 8003486:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	691b      	ldr	r3, [r3, #16]
 800348e:	f003 0310 	and.w	r3, r3, #16
 8003492:	2b10      	cmp	r3, #16
 8003494:	d122      	bne.n	80034dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	f003 0310 	and.w	r3, r3, #16
 80034a0:	2b10      	cmp	r3, #16
 80034a2:	d11b      	bne.n	80034dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f06f 0210 	mvn.w	r2, #16
 80034ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2208      	movs	r2, #8
 80034b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	69db      	ldr	r3, [r3, #28]
 80034ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d003      	beq.n	80034ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f000 f870 	bl	80035a8 <HAL_TIM_IC_CaptureCallback>
 80034c8:	e005      	b.n	80034d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 f862 	bl	8003594 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f000 f873 	bl	80035bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2200      	movs	r2, #0
 80034da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	691b      	ldr	r3, [r3, #16]
 80034e2:	f003 0301 	and.w	r3, r3, #1
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d10e      	bne.n	8003508 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	f003 0301 	and.w	r3, r3, #1
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d107      	bne.n	8003508 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f06f 0201 	mvn.w	r2, #1
 8003500:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003502:	6878      	ldr	r0, [r7, #4]
 8003504:	f7fd ffd4 	bl	80014b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003512:	2b80      	cmp	r3, #128	; 0x80
 8003514:	d10e      	bne.n	8003534 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003520:	2b80      	cmp	r3, #128	; 0x80
 8003522:	d107      	bne.n	8003534 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800352c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f000 f902 	bl	8003738 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	691b      	ldr	r3, [r3, #16]
 800353a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800353e:	2b40      	cmp	r3, #64	; 0x40
 8003540:	d10e      	bne.n	8003560 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800354c:	2b40      	cmp	r3, #64	; 0x40
 800354e:	d107      	bne.n	8003560 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003558:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 f838 	bl	80035d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	691b      	ldr	r3, [r3, #16]
 8003566:	f003 0320 	and.w	r3, r3, #32
 800356a:	2b20      	cmp	r3, #32
 800356c:	d10e      	bne.n	800358c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	68db      	ldr	r3, [r3, #12]
 8003574:	f003 0320 	and.w	r3, r3, #32
 8003578:	2b20      	cmp	r3, #32
 800357a:	d107      	bne.n	800358c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f06f 0220 	mvn.w	r2, #32
 8003584:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	f000 f8cc 	bl	8003724 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800358c:	bf00      	nop
 800358e:	3708      	adds	r7, #8
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}

08003594 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800359c:	bf00      	nop
 800359e:	370c      	adds	r7, #12
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr

080035a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80035b0:	bf00      	nop
 80035b2:	370c      	adds	r7, #12
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr

080035bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80035c4:	bf00      	nop
 80035c6:	370c      	adds	r7, #12
 80035c8:	46bd      	mov	sp, r7
 80035ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ce:	4770      	bx	lr

080035d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80035d8:	bf00      	nop
 80035da:	370c      	adds	r7, #12
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr

080035e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b085      	sub	sp, #20
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	4a40      	ldr	r2, [pc, #256]	; (80036f8 <TIM_Base_SetConfig+0x114>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d013      	beq.n	8003624 <TIM_Base_SetConfig+0x40>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003602:	d00f      	beq.n	8003624 <TIM_Base_SetConfig+0x40>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	4a3d      	ldr	r2, [pc, #244]	; (80036fc <TIM_Base_SetConfig+0x118>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d00b      	beq.n	8003624 <TIM_Base_SetConfig+0x40>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	4a3c      	ldr	r2, [pc, #240]	; (8003700 <TIM_Base_SetConfig+0x11c>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d007      	beq.n	8003624 <TIM_Base_SetConfig+0x40>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	4a3b      	ldr	r2, [pc, #236]	; (8003704 <TIM_Base_SetConfig+0x120>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d003      	beq.n	8003624 <TIM_Base_SetConfig+0x40>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a3a      	ldr	r2, [pc, #232]	; (8003708 <TIM_Base_SetConfig+0x124>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d108      	bne.n	8003636 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800362a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	68fa      	ldr	r2, [r7, #12]
 8003632:	4313      	orrs	r3, r2
 8003634:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	4a2f      	ldr	r2, [pc, #188]	; (80036f8 <TIM_Base_SetConfig+0x114>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d02b      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003644:	d027      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4a2c      	ldr	r2, [pc, #176]	; (80036fc <TIM_Base_SetConfig+0x118>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d023      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a2b      	ldr	r2, [pc, #172]	; (8003700 <TIM_Base_SetConfig+0x11c>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d01f      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4a2a      	ldr	r2, [pc, #168]	; (8003704 <TIM_Base_SetConfig+0x120>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d01b      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a29      	ldr	r2, [pc, #164]	; (8003708 <TIM_Base_SetConfig+0x124>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d017      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	4a28      	ldr	r2, [pc, #160]	; (800370c <TIM_Base_SetConfig+0x128>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d013      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4a27      	ldr	r2, [pc, #156]	; (8003710 <TIM_Base_SetConfig+0x12c>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d00f      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4a26      	ldr	r2, [pc, #152]	; (8003714 <TIM_Base_SetConfig+0x130>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d00b      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4a25      	ldr	r2, [pc, #148]	; (8003718 <TIM_Base_SetConfig+0x134>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d007      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4a24      	ldr	r2, [pc, #144]	; (800371c <TIM_Base_SetConfig+0x138>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d003      	beq.n	8003696 <TIM_Base_SetConfig+0xb2>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a23      	ldr	r2, [pc, #140]	; (8003720 <TIM_Base_SetConfig+0x13c>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d108      	bne.n	80036a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800369c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	68fa      	ldr	r2, [r7, #12]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	695b      	ldr	r3, [r3, #20]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	68fa      	ldr	r2, [r7, #12]
 80036ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	689a      	ldr	r2, [r3, #8]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	4a0a      	ldr	r2, [pc, #40]	; (80036f8 <TIM_Base_SetConfig+0x114>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d003      	beq.n	80036dc <TIM_Base_SetConfig+0xf8>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	4a0c      	ldr	r2, [pc, #48]	; (8003708 <TIM_Base_SetConfig+0x124>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d103      	bne.n	80036e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	691a      	ldr	r2, [r3, #16]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	615a      	str	r2, [r3, #20]
}
 80036ea:	bf00      	nop
 80036ec:	3714      	adds	r7, #20
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr
 80036f6:	bf00      	nop
 80036f8:	40010000 	.word	0x40010000
 80036fc:	40000400 	.word	0x40000400
 8003700:	40000800 	.word	0x40000800
 8003704:	40000c00 	.word	0x40000c00
 8003708:	40010400 	.word	0x40010400
 800370c:	40014000 	.word	0x40014000
 8003710:	40014400 	.word	0x40014400
 8003714:	40014800 	.word	0x40014800
 8003718:	40001800 	.word	0x40001800
 800371c:	40001c00 	.word	0x40001c00
 8003720:	40002000 	.word	0x40002000

08003724 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800372c:	bf00      	nop
 800372e:	370c      	adds	r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003740:	bf00      	nop
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d101      	bne.n	800375e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e03f      	b.n	80037de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003764:	b2db      	uxtb	r3, r3
 8003766:	2b00      	cmp	r3, #0
 8003768:	d106      	bne.n	8003778 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	f7fd ffa6 	bl	80016c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2224      	movs	r2, #36	; 0x24
 800377c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	68da      	ldr	r2, [r3, #12]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800378e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003790:	6878      	ldr	r0, [r7, #4]
 8003792:	f000 f829 	bl	80037e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	691a      	ldr	r2, [r3, #16]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	695a      	ldr	r2, [r3, #20]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68da      	ldr	r2, [r3, #12]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2220      	movs	r2, #32
 80037d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2220      	movs	r2, #32
 80037d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80037dc:	2300      	movs	r3, #0
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3708      	adds	r7, #8
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
	...

080037e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037ec:	b0c0      	sub	sp, #256	; 0x100
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	691b      	ldr	r3, [r3, #16]
 80037fc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003804:	68d9      	ldr	r1, [r3, #12]
 8003806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	ea40 0301 	orr.w	r3, r0, r1
 8003810:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003816:	689a      	ldr	r2, [r3, #8]
 8003818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800381c:	691b      	ldr	r3, [r3, #16]
 800381e:	431a      	orrs	r2, r3
 8003820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003824:	695b      	ldr	r3, [r3, #20]
 8003826:	431a      	orrs	r2, r3
 8003828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800382c:	69db      	ldr	r3, [r3, #28]
 800382e:	4313      	orrs	r3, r2
 8003830:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003840:	f021 010c 	bic.w	r1, r1, #12
 8003844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800384e:	430b      	orrs	r3, r1
 8003850:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003852:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	695b      	ldr	r3, [r3, #20]
 800385a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800385e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003862:	6999      	ldr	r1, [r3, #24]
 8003864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	ea40 0301 	orr.w	r3, r0, r1
 800386e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	4b8f      	ldr	r3, [pc, #572]	; (8003ab4 <UART_SetConfig+0x2cc>)
 8003878:	429a      	cmp	r2, r3
 800387a:	d005      	beq.n	8003888 <UART_SetConfig+0xa0>
 800387c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	4b8d      	ldr	r3, [pc, #564]	; (8003ab8 <UART_SetConfig+0x2d0>)
 8003884:	429a      	cmp	r2, r3
 8003886:	d104      	bne.n	8003892 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003888:	f7ff fc6c 	bl	8003164 <HAL_RCC_GetPCLK2Freq>
 800388c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003890:	e003      	b.n	800389a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003892:	f7ff fc53 	bl	800313c <HAL_RCC_GetPCLK1Freq>
 8003896:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800389a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800389e:	69db      	ldr	r3, [r3, #28]
 80038a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038a4:	f040 810c 	bne.w	8003ac0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80038a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80038ac:	2200      	movs	r2, #0
 80038ae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80038b2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80038b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80038ba:	4622      	mov	r2, r4
 80038bc:	462b      	mov	r3, r5
 80038be:	1891      	adds	r1, r2, r2
 80038c0:	65b9      	str	r1, [r7, #88]	; 0x58
 80038c2:	415b      	adcs	r3, r3
 80038c4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80038c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80038ca:	4621      	mov	r1, r4
 80038cc:	eb12 0801 	adds.w	r8, r2, r1
 80038d0:	4629      	mov	r1, r5
 80038d2:	eb43 0901 	adc.w	r9, r3, r1
 80038d6:	f04f 0200 	mov.w	r2, #0
 80038da:	f04f 0300 	mov.w	r3, #0
 80038de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80038e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80038e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80038ea:	4690      	mov	r8, r2
 80038ec:	4699      	mov	r9, r3
 80038ee:	4623      	mov	r3, r4
 80038f0:	eb18 0303 	adds.w	r3, r8, r3
 80038f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80038f8:	462b      	mov	r3, r5
 80038fa:	eb49 0303 	adc.w	r3, r9, r3
 80038fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800390e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003912:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003916:	460b      	mov	r3, r1
 8003918:	18db      	adds	r3, r3, r3
 800391a:	653b      	str	r3, [r7, #80]	; 0x50
 800391c:	4613      	mov	r3, r2
 800391e:	eb42 0303 	adc.w	r3, r2, r3
 8003922:	657b      	str	r3, [r7, #84]	; 0x54
 8003924:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003928:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800392c:	f7fc fc60 	bl	80001f0 <__aeabi_uldivmod>
 8003930:	4602      	mov	r2, r0
 8003932:	460b      	mov	r3, r1
 8003934:	4b61      	ldr	r3, [pc, #388]	; (8003abc <UART_SetConfig+0x2d4>)
 8003936:	fba3 2302 	umull	r2, r3, r3, r2
 800393a:	095b      	lsrs	r3, r3, #5
 800393c:	011c      	lsls	r4, r3, #4
 800393e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003942:	2200      	movs	r2, #0
 8003944:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003948:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800394c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003950:	4642      	mov	r2, r8
 8003952:	464b      	mov	r3, r9
 8003954:	1891      	adds	r1, r2, r2
 8003956:	64b9      	str	r1, [r7, #72]	; 0x48
 8003958:	415b      	adcs	r3, r3
 800395a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800395c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003960:	4641      	mov	r1, r8
 8003962:	eb12 0a01 	adds.w	sl, r2, r1
 8003966:	4649      	mov	r1, r9
 8003968:	eb43 0b01 	adc.w	fp, r3, r1
 800396c:	f04f 0200 	mov.w	r2, #0
 8003970:	f04f 0300 	mov.w	r3, #0
 8003974:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003978:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800397c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003980:	4692      	mov	sl, r2
 8003982:	469b      	mov	fp, r3
 8003984:	4643      	mov	r3, r8
 8003986:	eb1a 0303 	adds.w	r3, sl, r3
 800398a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800398e:	464b      	mov	r3, r9
 8003990:	eb4b 0303 	adc.w	r3, fp, r3
 8003994:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80039a4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80039a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80039ac:	460b      	mov	r3, r1
 80039ae:	18db      	adds	r3, r3, r3
 80039b0:	643b      	str	r3, [r7, #64]	; 0x40
 80039b2:	4613      	mov	r3, r2
 80039b4:	eb42 0303 	adc.w	r3, r2, r3
 80039b8:	647b      	str	r3, [r7, #68]	; 0x44
 80039ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80039be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80039c2:	f7fc fc15 	bl	80001f0 <__aeabi_uldivmod>
 80039c6:	4602      	mov	r2, r0
 80039c8:	460b      	mov	r3, r1
 80039ca:	4611      	mov	r1, r2
 80039cc:	4b3b      	ldr	r3, [pc, #236]	; (8003abc <UART_SetConfig+0x2d4>)
 80039ce:	fba3 2301 	umull	r2, r3, r3, r1
 80039d2:	095b      	lsrs	r3, r3, #5
 80039d4:	2264      	movs	r2, #100	; 0x64
 80039d6:	fb02 f303 	mul.w	r3, r2, r3
 80039da:	1acb      	subs	r3, r1, r3
 80039dc:	00db      	lsls	r3, r3, #3
 80039de:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80039e2:	4b36      	ldr	r3, [pc, #216]	; (8003abc <UART_SetConfig+0x2d4>)
 80039e4:	fba3 2302 	umull	r2, r3, r3, r2
 80039e8:	095b      	lsrs	r3, r3, #5
 80039ea:	005b      	lsls	r3, r3, #1
 80039ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80039f0:	441c      	add	r4, r3
 80039f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80039f6:	2200      	movs	r2, #0
 80039f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80039fc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003a00:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003a04:	4642      	mov	r2, r8
 8003a06:	464b      	mov	r3, r9
 8003a08:	1891      	adds	r1, r2, r2
 8003a0a:	63b9      	str	r1, [r7, #56]	; 0x38
 8003a0c:	415b      	adcs	r3, r3
 8003a0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003a14:	4641      	mov	r1, r8
 8003a16:	1851      	adds	r1, r2, r1
 8003a18:	6339      	str	r1, [r7, #48]	; 0x30
 8003a1a:	4649      	mov	r1, r9
 8003a1c:	414b      	adcs	r3, r1
 8003a1e:	637b      	str	r3, [r7, #52]	; 0x34
 8003a20:	f04f 0200 	mov.w	r2, #0
 8003a24:	f04f 0300 	mov.w	r3, #0
 8003a28:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003a2c:	4659      	mov	r1, fp
 8003a2e:	00cb      	lsls	r3, r1, #3
 8003a30:	4651      	mov	r1, sl
 8003a32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a36:	4651      	mov	r1, sl
 8003a38:	00ca      	lsls	r2, r1, #3
 8003a3a:	4610      	mov	r0, r2
 8003a3c:	4619      	mov	r1, r3
 8003a3e:	4603      	mov	r3, r0
 8003a40:	4642      	mov	r2, r8
 8003a42:	189b      	adds	r3, r3, r2
 8003a44:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003a48:	464b      	mov	r3, r9
 8003a4a:	460a      	mov	r2, r1
 8003a4c:	eb42 0303 	adc.w	r3, r2, r3
 8003a50:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003a60:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003a64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003a68:	460b      	mov	r3, r1
 8003a6a:	18db      	adds	r3, r3, r3
 8003a6c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a6e:	4613      	mov	r3, r2
 8003a70:	eb42 0303 	adc.w	r3, r2, r3
 8003a74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003a7a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003a7e:	f7fc fbb7 	bl	80001f0 <__aeabi_uldivmod>
 8003a82:	4602      	mov	r2, r0
 8003a84:	460b      	mov	r3, r1
 8003a86:	4b0d      	ldr	r3, [pc, #52]	; (8003abc <UART_SetConfig+0x2d4>)
 8003a88:	fba3 1302 	umull	r1, r3, r3, r2
 8003a8c:	095b      	lsrs	r3, r3, #5
 8003a8e:	2164      	movs	r1, #100	; 0x64
 8003a90:	fb01 f303 	mul.w	r3, r1, r3
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	00db      	lsls	r3, r3, #3
 8003a98:	3332      	adds	r3, #50	; 0x32
 8003a9a:	4a08      	ldr	r2, [pc, #32]	; (8003abc <UART_SetConfig+0x2d4>)
 8003a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003aa0:	095b      	lsrs	r3, r3, #5
 8003aa2:	f003 0207 	and.w	r2, r3, #7
 8003aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4422      	add	r2, r4
 8003aae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003ab0:	e106      	b.n	8003cc0 <UART_SetConfig+0x4d8>
 8003ab2:	bf00      	nop
 8003ab4:	40011000 	.word	0x40011000
 8003ab8:	40011400 	.word	0x40011400
 8003abc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ac0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003aca:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003ace:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003ad2:	4642      	mov	r2, r8
 8003ad4:	464b      	mov	r3, r9
 8003ad6:	1891      	adds	r1, r2, r2
 8003ad8:	6239      	str	r1, [r7, #32]
 8003ada:	415b      	adcs	r3, r3
 8003adc:	627b      	str	r3, [r7, #36]	; 0x24
 8003ade:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003ae2:	4641      	mov	r1, r8
 8003ae4:	1854      	adds	r4, r2, r1
 8003ae6:	4649      	mov	r1, r9
 8003ae8:	eb43 0501 	adc.w	r5, r3, r1
 8003aec:	f04f 0200 	mov.w	r2, #0
 8003af0:	f04f 0300 	mov.w	r3, #0
 8003af4:	00eb      	lsls	r3, r5, #3
 8003af6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003afa:	00e2      	lsls	r2, r4, #3
 8003afc:	4614      	mov	r4, r2
 8003afe:	461d      	mov	r5, r3
 8003b00:	4643      	mov	r3, r8
 8003b02:	18e3      	adds	r3, r4, r3
 8003b04:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003b08:	464b      	mov	r3, r9
 8003b0a:	eb45 0303 	adc.w	r3, r5, r3
 8003b0e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003b1e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003b22:	f04f 0200 	mov.w	r2, #0
 8003b26:	f04f 0300 	mov.w	r3, #0
 8003b2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003b2e:	4629      	mov	r1, r5
 8003b30:	008b      	lsls	r3, r1, #2
 8003b32:	4621      	mov	r1, r4
 8003b34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b38:	4621      	mov	r1, r4
 8003b3a:	008a      	lsls	r2, r1, #2
 8003b3c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003b40:	f7fc fb56 	bl	80001f0 <__aeabi_uldivmod>
 8003b44:	4602      	mov	r2, r0
 8003b46:	460b      	mov	r3, r1
 8003b48:	4b60      	ldr	r3, [pc, #384]	; (8003ccc <UART_SetConfig+0x4e4>)
 8003b4a:	fba3 2302 	umull	r2, r3, r3, r2
 8003b4e:	095b      	lsrs	r3, r3, #5
 8003b50:	011c      	lsls	r4, r3, #4
 8003b52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b56:	2200      	movs	r2, #0
 8003b58:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003b5c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003b60:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003b64:	4642      	mov	r2, r8
 8003b66:	464b      	mov	r3, r9
 8003b68:	1891      	adds	r1, r2, r2
 8003b6a:	61b9      	str	r1, [r7, #24]
 8003b6c:	415b      	adcs	r3, r3
 8003b6e:	61fb      	str	r3, [r7, #28]
 8003b70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b74:	4641      	mov	r1, r8
 8003b76:	1851      	adds	r1, r2, r1
 8003b78:	6139      	str	r1, [r7, #16]
 8003b7a:	4649      	mov	r1, r9
 8003b7c:	414b      	adcs	r3, r1
 8003b7e:	617b      	str	r3, [r7, #20]
 8003b80:	f04f 0200 	mov.w	r2, #0
 8003b84:	f04f 0300 	mov.w	r3, #0
 8003b88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b8c:	4659      	mov	r1, fp
 8003b8e:	00cb      	lsls	r3, r1, #3
 8003b90:	4651      	mov	r1, sl
 8003b92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b96:	4651      	mov	r1, sl
 8003b98:	00ca      	lsls	r2, r1, #3
 8003b9a:	4610      	mov	r0, r2
 8003b9c:	4619      	mov	r1, r3
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	4642      	mov	r2, r8
 8003ba2:	189b      	adds	r3, r3, r2
 8003ba4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003ba8:	464b      	mov	r3, r9
 8003baa:	460a      	mov	r2, r1
 8003bac:	eb42 0303 	adc.w	r3, r2, r3
 8003bb0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	67bb      	str	r3, [r7, #120]	; 0x78
 8003bbe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003bc0:	f04f 0200 	mov.w	r2, #0
 8003bc4:	f04f 0300 	mov.w	r3, #0
 8003bc8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003bcc:	4649      	mov	r1, r9
 8003bce:	008b      	lsls	r3, r1, #2
 8003bd0:	4641      	mov	r1, r8
 8003bd2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003bd6:	4641      	mov	r1, r8
 8003bd8:	008a      	lsls	r2, r1, #2
 8003bda:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003bde:	f7fc fb07 	bl	80001f0 <__aeabi_uldivmod>
 8003be2:	4602      	mov	r2, r0
 8003be4:	460b      	mov	r3, r1
 8003be6:	4611      	mov	r1, r2
 8003be8:	4b38      	ldr	r3, [pc, #224]	; (8003ccc <UART_SetConfig+0x4e4>)
 8003bea:	fba3 2301 	umull	r2, r3, r3, r1
 8003bee:	095b      	lsrs	r3, r3, #5
 8003bf0:	2264      	movs	r2, #100	; 0x64
 8003bf2:	fb02 f303 	mul.w	r3, r2, r3
 8003bf6:	1acb      	subs	r3, r1, r3
 8003bf8:	011b      	lsls	r3, r3, #4
 8003bfa:	3332      	adds	r3, #50	; 0x32
 8003bfc:	4a33      	ldr	r2, [pc, #204]	; (8003ccc <UART_SetConfig+0x4e4>)
 8003bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003c02:	095b      	lsrs	r3, r3, #5
 8003c04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c08:	441c      	add	r4, r3
 8003c0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003c0e:	2200      	movs	r2, #0
 8003c10:	673b      	str	r3, [r7, #112]	; 0x70
 8003c12:	677a      	str	r2, [r7, #116]	; 0x74
 8003c14:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003c18:	4642      	mov	r2, r8
 8003c1a:	464b      	mov	r3, r9
 8003c1c:	1891      	adds	r1, r2, r2
 8003c1e:	60b9      	str	r1, [r7, #8]
 8003c20:	415b      	adcs	r3, r3
 8003c22:	60fb      	str	r3, [r7, #12]
 8003c24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c28:	4641      	mov	r1, r8
 8003c2a:	1851      	adds	r1, r2, r1
 8003c2c:	6039      	str	r1, [r7, #0]
 8003c2e:	4649      	mov	r1, r9
 8003c30:	414b      	adcs	r3, r1
 8003c32:	607b      	str	r3, [r7, #4]
 8003c34:	f04f 0200 	mov.w	r2, #0
 8003c38:	f04f 0300 	mov.w	r3, #0
 8003c3c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003c40:	4659      	mov	r1, fp
 8003c42:	00cb      	lsls	r3, r1, #3
 8003c44:	4651      	mov	r1, sl
 8003c46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c4a:	4651      	mov	r1, sl
 8003c4c:	00ca      	lsls	r2, r1, #3
 8003c4e:	4610      	mov	r0, r2
 8003c50:	4619      	mov	r1, r3
 8003c52:	4603      	mov	r3, r0
 8003c54:	4642      	mov	r2, r8
 8003c56:	189b      	adds	r3, r3, r2
 8003c58:	66bb      	str	r3, [r7, #104]	; 0x68
 8003c5a:	464b      	mov	r3, r9
 8003c5c:	460a      	mov	r2, r1
 8003c5e:	eb42 0303 	adc.w	r3, r2, r3
 8003c62:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	663b      	str	r3, [r7, #96]	; 0x60
 8003c6e:	667a      	str	r2, [r7, #100]	; 0x64
 8003c70:	f04f 0200 	mov.w	r2, #0
 8003c74:	f04f 0300 	mov.w	r3, #0
 8003c78:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003c7c:	4649      	mov	r1, r9
 8003c7e:	008b      	lsls	r3, r1, #2
 8003c80:	4641      	mov	r1, r8
 8003c82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c86:	4641      	mov	r1, r8
 8003c88:	008a      	lsls	r2, r1, #2
 8003c8a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003c8e:	f7fc faaf 	bl	80001f0 <__aeabi_uldivmod>
 8003c92:	4602      	mov	r2, r0
 8003c94:	460b      	mov	r3, r1
 8003c96:	4b0d      	ldr	r3, [pc, #52]	; (8003ccc <UART_SetConfig+0x4e4>)
 8003c98:	fba3 1302 	umull	r1, r3, r3, r2
 8003c9c:	095b      	lsrs	r3, r3, #5
 8003c9e:	2164      	movs	r1, #100	; 0x64
 8003ca0:	fb01 f303 	mul.w	r3, r1, r3
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	011b      	lsls	r3, r3, #4
 8003ca8:	3332      	adds	r3, #50	; 0x32
 8003caa:	4a08      	ldr	r2, [pc, #32]	; (8003ccc <UART_SetConfig+0x4e4>)
 8003cac:	fba2 2303 	umull	r2, r3, r2, r3
 8003cb0:	095b      	lsrs	r3, r3, #5
 8003cb2:	f003 020f 	and.w	r2, r3, #15
 8003cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4422      	add	r2, r4
 8003cbe:	609a      	str	r2, [r3, #8]
}
 8003cc0:	bf00      	nop
 8003cc2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ccc:	51eb851f 	.word	0x51eb851f

08003cd0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003cd0:	b084      	sub	sp, #16
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b084      	sub	sp, #16
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
 8003cda:	f107 001c 	add.w	r0, r7, #28
 8003cde:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003ce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d122      	bne.n	8003d2e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cec:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	68db      	ldr	r3, [r3, #12]
 8003cf8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8003cfc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003d10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d105      	bne.n	8003d22 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f000 faa2 	bl	800426c <USB_CoreReset>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	73fb      	strb	r3, [r7, #15]
 8003d2c:	e01a      	b.n	8003d64 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f000 fa96 	bl	800426c <USB_CoreReset>
 8003d40:	4603      	mov	r3, r0
 8003d42:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003d44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d106      	bne.n	8003d58 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d4e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	639a      	str	r2, [r3, #56]	; 0x38
 8003d56:	e005      	b.n	8003d64 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d5c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d10b      	bne.n	8003d82 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f043 0206 	orr.w	r2, r3, #6
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f043 0220 	orr.w	r2, r3, #32
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3710      	adds	r7, #16
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003d8e:	b004      	add	sp, #16
 8003d90:	4770      	bx	lr

08003d92 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003d92:	b480      	push	{r7}
 8003d94:	b083      	sub	sp, #12
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	f023 0201 	bic.w	r2, r3, #1
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003da6:	2300      	movs	r3, #0
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	370c      	adds	r7, #12
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	460b      	mov	r3, r1
 8003dbe:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003dd0:	78fb      	ldrb	r3, [r7, #3]
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d115      	bne.n	8003e02 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003de2:	2001      	movs	r0, #1
 8003de4:	f7fd fe2a 	bl	8001a3c <HAL_Delay>
      ms++;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	3301      	adds	r3, #1
 8003dec:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f000 fa2e 	bl	8004250 <USB_GetMode>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d01e      	beq.n	8003e38 <USB_SetCurrentMode+0x84>
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2b31      	cmp	r3, #49	; 0x31
 8003dfe:	d9f0      	bls.n	8003de2 <USB_SetCurrentMode+0x2e>
 8003e00:	e01a      	b.n	8003e38 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003e02:	78fb      	ldrb	r3, [r7, #3]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d115      	bne.n	8003e34 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003e14:	2001      	movs	r0, #1
 8003e16:	f7fd fe11 	bl	8001a3c <HAL_Delay>
      ms++;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	3301      	adds	r3, #1
 8003e1e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8003e20:	6878      	ldr	r0, [r7, #4]
 8003e22:	f000 fa15 	bl	8004250 <USB_GetMode>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d005      	beq.n	8003e38 <USB_SetCurrentMode+0x84>
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2b31      	cmp	r3, #49	; 0x31
 8003e30:	d9f0      	bls.n	8003e14 <USB_SetCurrentMode+0x60>
 8003e32:	e001      	b.n	8003e38 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	e005      	b.n	8003e44 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2b32      	cmp	r3, #50	; 0x32
 8003e3c:	d101      	bne.n	8003e42 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e000      	b.n	8003e44 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003e42:	2300      	movs	r3, #0
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3710      	adds	r7, #16
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}

08003e4c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003e4c:	b084      	sub	sp, #16
 8003e4e:	b580      	push	{r7, lr}
 8003e50:	b086      	sub	sp, #24
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
 8003e56:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003e5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003e66:	2300      	movs	r3, #0
 8003e68:	613b      	str	r3, [r7, #16]
 8003e6a:	e009      	b.n	8003e80 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	3340      	adds	r3, #64	; 0x40
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	4413      	add	r3, r2
 8003e76:	2200      	movs	r2, #0
 8003e78:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	3301      	adds	r3, #1
 8003e7e:	613b      	str	r3, [r7, #16]
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	2b0e      	cmp	r3, #14
 8003e84:	d9f2      	bls.n	8003e6c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003e86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d11c      	bne.n	8003ec6 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	68fa      	ldr	r2, [r7, #12]
 8003e96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e9a:	f043 0302 	orr.w	r3, r3, #2
 8003e9e:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ea4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eb0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ebc:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	639a      	str	r2, [r3, #56]	; 0x38
 8003ec4:	e00b      	b.n	8003ede <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eca:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ed6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ef0:	4619      	mov	r1, r3
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ef8:	461a      	mov	r2, r3
 8003efa:	680b      	ldr	r3, [r1, #0]
 8003efc:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d10c      	bne.n	8003f1e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003f04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d104      	bne.n	8003f14 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003f0a:	2100      	movs	r1, #0
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f000 f965 	bl	80041dc <USB_SetDevSpeed>
 8003f12:	e008      	b.n	8003f26 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003f14:	2101      	movs	r1, #1
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f000 f960 	bl	80041dc <USB_SetDevSpeed>
 8003f1c:	e003      	b.n	8003f26 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003f1e:	2103      	movs	r1, #3
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f000 f95b 	bl	80041dc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003f26:	2110      	movs	r1, #16
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f000 f8f3 	bl	8004114 <USB_FlushTxFifo>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d001      	beq.n	8003f38 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f000 f91f 	bl	800417c <USB_FlushRxFifo>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d001      	beq.n	8003f48 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f4e:	461a      	mov	r2, r3
 8003f50:	2300      	movs	r3, #0
 8003f52:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f66:	461a      	mov	r2, r3
 8003f68:	2300      	movs	r3, #0
 8003f6a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	613b      	str	r3, [r7, #16]
 8003f70:	e043      	b.n	8003ffa <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	015a      	lsls	r2, r3, #5
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	4413      	add	r3, r2
 8003f7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003f84:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003f88:	d118      	bne.n	8003fbc <USB_DevInit+0x170>
    {
      if (i == 0U)
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d10a      	bne.n	8003fa6 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	015a      	lsls	r2, r3, #5
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	4413      	add	r3, r2
 8003f98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003fa2:	6013      	str	r3, [r2, #0]
 8003fa4:	e013      	b.n	8003fce <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	015a      	lsls	r2, r3, #5
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	4413      	add	r3, r2
 8003fae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003fb8:	6013      	str	r3, [r2, #0]
 8003fba:	e008      	b.n	8003fce <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	015a      	lsls	r2, r3, #5
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	4413      	add	r3, r2
 8003fc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fc8:	461a      	mov	r2, r3
 8003fca:	2300      	movs	r3, #0
 8003fcc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	015a      	lsls	r2, r3, #5
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	4413      	add	r3, r2
 8003fd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fda:	461a      	mov	r2, r3
 8003fdc:	2300      	movs	r3, #0
 8003fde:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	015a      	lsls	r2, r3, #5
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	4413      	add	r3, r2
 8003fe8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fec:	461a      	mov	r2, r3
 8003fee:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003ff2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	3301      	adds	r3, #1
 8003ff8:	613b      	str	r3, [r7, #16]
 8003ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ffc:	693a      	ldr	r2, [r7, #16]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d3b7      	bcc.n	8003f72 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004002:	2300      	movs	r3, #0
 8004004:	613b      	str	r3, [r7, #16]
 8004006:	e043      	b.n	8004090 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	015a      	lsls	r2, r3, #5
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	4413      	add	r3, r2
 8004010:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800401a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800401e:	d118      	bne.n	8004052 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d10a      	bne.n	800403c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	015a      	lsls	r2, r3, #5
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	4413      	add	r3, r2
 800402e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004032:	461a      	mov	r2, r3
 8004034:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004038:	6013      	str	r3, [r2, #0]
 800403a:	e013      	b.n	8004064 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	015a      	lsls	r2, r3, #5
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	4413      	add	r3, r2
 8004044:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004048:	461a      	mov	r2, r3
 800404a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800404e:	6013      	str	r3, [r2, #0]
 8004050:	e008      	b.n	8004064 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	015a      	lsls	r2, r3, #5
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	4413      	add	r3, r2
 800405a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800405e:	461a      	mov	r2, r3
 8004060:	2300      	movs	r3, #0
 8004062:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	015a      	lsls	r2, r3, #5
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	4413      	add	r3, r2
 800406c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004070:	461a      	mov	r2, r3
 8004072:	2300      	movs	r3, #0
 8004074:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	015a      	lsls	r2, r3, #5
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	4413      	add	r3, r2
 800407e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004082:	461a      	mov	r2, r3
 8004084:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004088:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	3301      	adds	r3, #1
 800408e:	613b      	str	r3, [r7, #16]
 8004090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004092:	693a      	ldr	r2, [r7, #16]
 8004094:	429a      	cmp	r2, r3
 8004096:	d3b7      	bcc.n	8004008 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800409e:	691b      	ldr	r3, [r3, #16]
 80040a0:	68fa      	ldr	r2, [r7, #12]
 80040a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80040a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80040aa:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2200      	movs	r2, #0
 80040b0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80040b8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80040ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d105      	bne.n	80040cc <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	699b      	ldr	r3, [r3, #24]
 80040c4:	f043 0210 	orr.w	r2, r3, #16
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	699a      	ldr	r2, [r3, #24]
 80040d0:	4b0f      	ldr	r3, [pc, #60]	; (8004110 <USB_DevInit+0x2c4>)
 80040d2:	4313      	orrs	r3, r2
 80040d4:	687a      	ldr	r2, [r7, #4]
 80040d6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80040d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d005      	beq.n	80040ea <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	699b      	ldr	r3, [r3, #24]
 80040e2:	f043 0208 	orr.w	r2, r3, #8
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80040ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d107      	bne.n	8004100 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	699b      	ldr	r3, [r3, #24]
 80040f4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80040f8:	f043 0304 	orr.w	r3, r3, #4
 80040fc:	687a      	ldr	r2, [r7, #4]
 80040fe:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004100:	7dfb      	ldrb	r3, [r7, #23]
}
 8004102:	4618      	mov	r0, r3
 8004104:	3718      	adds	r7, #24
 8004106:	46bd      	mov	sp, r7
 8004108:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800410c:	b004      	add	sp, #16
 800410e:	4770      	bx	lr
 8004110:	803c3800 	.word	0x803c3800

08004114 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004114:	b480      	push	{r7}
 8004116:	b085      	sub	sp, #20
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
 800411c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800411e:	2300      	movs	r3, #0
 8004120:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	3301      	adds	r3, #1
 8004126:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	4a13      	ldr	r2, [pc, #76]	; (8004178 <USB_FlushTxFifo+0x64>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d901      	bls.n	8004134 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	e01b      	b.n	800416c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	691b      	ldr	r3, [r3, #16]
 8004138:	2b00      	cmp	r3, #0
 800413a:	daf2      	bge.n	8004122 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800413c:	2300      	movs	r3, #0
 800413e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	019b      	lsls	r3, r3, #6
 8004144:	f043 0220 	orr.w	r2, r3, #32
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	3301      	adds	r3, #1
 8004150:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	4a08      	ldr	r2, [pc, #32]	; (8004178 <USB_FlushTxFifo+0x64>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d901      	bls.n	800415e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e006      	b.n	800416c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	691b      	ldr	r3, [r3, #16]
 8004162:	f003 0320 	and.w	r3, r3, #32
 8004166:	2b20      	cmp	r3, #32
 8004168:	d0f0      	beq.n	800414c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800416a:	2300      	movs	r3, #0
}
 800416c:	4618      	mov	r0, r3
 800416e:	3714      	adds	r7, #20
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr
 8004178:	00030d40 	.word	0x00030d40

0800417c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800417c:	b480      	push	{r7}
 800417e:	b085      	sub	sp, #20
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004184:	2300      	movs	r3, #0
 8004186:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	3301      	adds	r3, #1
 800418c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	4a11      	ldr	r2, [pc, #68]	; (80041d8 <USB_FlushRxFifo+0x5c>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d901      	bls.n	800419a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004196:	2303      	movs	r3, #3
 8004198:	e018      	b.n	80041cc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	691b      	ldr	r3, [r3, #16]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	daf2      	bge.n	8004188 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80041a2:	2300      	movs	r3, #0
 80041a4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2210      	movs	r2, #16
 80041aa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	3301      	adds	r3, #1
 80041b0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	4a08      	ldr	r2, [pc, #32]	; (80041d8 <USB_FlushRxFifo+0x5c>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d901      	bls.n	80041be <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e006      	b.n	80041cc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	691b      	ldr	r3, [r3, #16]
 80041c2:	f003 0310 	and.w	r3, r3, #16
 80041c6:	2b10      	cmp	r3, #16
 80041c8:	d0f0      	beq.n	80041ac <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80041ca:	2300      	movs	r3, #0
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3714      	adds	r7, #20
 80041d0:	46bd      	mov	sp, r7
 80041d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d6:	4770      	bx	lr
 80041d8:	00030d40 	.word	0x00030d40

080041dc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80041dc:	b480      	push	{r7}
 80041de:	b085      	sub	sp, #20
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
 80041e4:	460b      	mov	r3, r1
 80041e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	78fb      	ldrb	r3, [r7, #3]
 80041f6:	68f9      	ldr	r1, [r7, #12]
 80041f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80041fc:	4313      	orrs	r3, r2
 80041fe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004200:	2300      	movs	r3, #0
}
 8004202:	4618      	mov	r0, r3
 8004204:	3714      	adds	r7, #20
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr

0800420e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800420e:	b480      	push	{r7}
 8004210:	b085      	sub	sp, #20
 8004212:	af00      	add	r7, sp, #0
 8004214:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	68fa      	ldr	r2, [r7, #12]
 8004224:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004228:	f023 0303 	bic.w	r3, r3, #3
 800422c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	68fa      	ldr	r2, [r7, #12]
 8004238:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800423c:	f043 0302 	orr.w	r3, r3, #2
 8004240:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004242:	2300      	movs	r3, #0
}
 8004244:	4618      	mov	r0, r3
 8004246:	3714      	adds	r7, #20
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr

08004250 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004250:	b480      	push	{r7}
 8004252:	b083      	sub	sp, #12
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	695b      	ldr	r3, [r3, #20]
 800425c:	f003 0301 	and.w	r3, r3, #1
}
 8004260:	4618      	mov	r0, r3
 8004262:	370c      	adds	r7, #12
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr

0800426c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004274:	2300      	movs	r3, #0
 8004276:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	3301      	adds	r3, #1
 800427c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	4a13      	ldr	r2, [pc, #76]	; (80042d0 <USB_CoreReset+0x64>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d901      	bls.n	800428a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004286:	2303      	movs	r3, #3
 8004288:	e01b      	b.n	80042c2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	691b      	ldr	r3, [r3, #16]
 800428e:	2b00      	cmp	r3, #0
 8004290:	daf2      	bge.n	8004278 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004292:	2300      	movs	r3, #0
 8004294:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	f043 0201 	orr.w	r2, r3, #1
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	3301      	adds	r3, #1
 80042a6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	4a09      	ldr	r2, [pc, #36]	; (80042d0 <USB_CoreReset+0x64>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d901      	bls.n	80042b4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80042b0:	2303      	movs	r3, #3
 80042b2:	e006      	b.n	80042c2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	691b      	ldr	r3, [r3, #16]
 80042b8:	f003 0301 	and.w	r3, r3, #1
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d0f0      	beq.n	80042a2 <USB_CoreReset+0x36>

  return HAL_OK;
 80042c0:	2300      	movs	r3, #0
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3714      	adds	r7, #20
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop
 80042d0:	00030d40 	.word	0x00030d40

080042d4 <__NVIC_SetPriority>:
{
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
 80042da:	4603      	mov	r3, r0
 80042dc:	6039      	str	r1, [r7, #0]
 80042de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	db0a      	blt.n	80042fe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	b2da      	uxtb	r2, r3
 80042ec:	490c      	ldr	r1, [pc, #48]	; (8004320 <__NVIC_SetPriority+0x4c>)
 80042ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042f2:	0112      	lsls	r2, r2, #4
 80042f4:	b2d2      	uxtb	r2, r2
 80042f6:	440b      	add	r3, r1
 80042f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80042fc:	e00a      	b.n	8004314 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	b2da      	uxtb	r2, r3
 8004302:	4908      	ldr	r1, [pc, #32]	; (8004324 <__NVIC_SetPriority+0x50>)
 8004304:	79fb      	ldrb	r3, [r7, #7]
 8004306:	f003 030f 	and.w	r3, r3, #15
 800430a:	3b04      	subs	r3, #4
 800430c:	0112      	lsls	r2, r2, #4
 800430e:	b2d2      	uxtb	r2, r2
 8004310:	440b      	add	r3, r1
 8004312:	761a      	strb	r2, [r3, #24]
}
 8004314:	bf00      	nop
 8004316:	370c      	adds	r7, #12
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr
 8004320:	e000e100 	.word	0xe000e100
 8004324:	e000ed00 	.word	0xe000ed00

08004328 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004328:	b580      	push	{r7, lr}
 800432a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800432c:	4b05      	ldr	r3, [pc, #20]	; (8004344 <SysTick_Handler+0x1c>)
 800432e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004330:	f001 fdaa 	bl	8005e88 <xTaskGetSchedulerState>
 8004334:	4603      	mov	r3, r0
 8004336:	2b01      	cmp	r3, #1
 8004338:	d001      	beq.n	800433e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800433a:	f002 fb95 	bl	8006a68 <xPortSysTickHandler>
  }
}
 800433e:	bf00      	nop
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	e000e010 	.word	0xe000e010

08004348 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004348:	b580      	push	{r7, lr}
 800434a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800434c:	2100      	movs	r1, #0
 800434e:	f06f 0004 	mvn.w	r0, #4
 8004352:	f7ff ffbf 	bl	80042d4 <__NVIC_SetPriority>
#endif
}
 8004356:	bf00      	nop
 8004358:	bd80      	pop	{r7, pc}
	...

0800435c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004362:	f3ef 8305 	mrs	r3, IPSR
 8004366:	603b      	str	r3, [r7, #0]
  return(result);
 8004368:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800436a:	2b00      	cmp	r3, #0
 800436c:	d003      	beq.n	8004376 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800436e:	f06f 0305 	mvn.w	r3, #5
 8004372:	607b      	str	r3, [r7, #4]
 8004374:	e00c      	b.n	8004390 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004376:	4b0a      	ldr	r3, [pc, #40]	; (80043a0 <osKernelInitialize+0x44>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d105      	bne.n	800438a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800437e:	4b08      	ldr	r3, [pc, #32]	; (80043a0 <osKernelInitialize+0x44>)
 8004380:	2201      	movs	r2, #1
 8004382:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004384:	2300      	movs	r3, #0
 8004386:	607b      	str	r3, [r7, #4]
 8004388:	e002      	b.n	8004390 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800438a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800438e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004390:	687b      	ldr	r3, [r7, #4]
}
 8004392:	4618      	mov	r0, r3
 8004394:	370c      	adds	r7, #12
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr
 800439e:	bf00      	nop
 80043a0:	20000d0c 	.word	0x20000d0c

080043a4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b082      	sub	sp, #8
 80043a8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043aa:	f3ef 8305 	mrs	r3, IPSR
 80043ae:	603b      	str	r3, [r7, #0]
  return(result);
 80043b0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d003      	beq.n	80043be <osKernelStart+0x1a>
    stat = osErrorISR;
 80043b6:	f06f 0305 	mvn.w	r3, #5
 80043ba:	607b      	str	r3, [r7, #4]
 80043bc:	e010      	b.n	80043e0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80043be:	4b0b      	ldr	r3, [pc, #44]	; (80043ec <osKernelStart+0x48>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d109      	bne.n	80043da <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80043c6:	f7ff ffbf 	bl	8004348 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80043ca:	4b08      	ldr	r3, [pc, #32]	; (80043ec <osKernelStart+0x48>)
 80043cc:	2202      	movs	r2, #2
 80043ce:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80043d0:	f001 f8e0 	bl	8005594 <vTaskStartScheduler>
      stat = osOK;
 80043d4:	2300      	movs	r3, #0
 80043d6:	607b      	str	r3, [r7, #4]
 80043d8:	e002      	b.n	80043e0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80043da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80043de:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80043e0:	687b      	ldr	r3, [r7, #4]
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3708      	adds	r7, #8
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	20000d0c 	.word	0x20000d0c

080043f0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b08e      	sub	sp, #56	; 0x38
 80043f4:	af04      	add	r7, sp, #16
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	60b9      	str	r1, [r7, #8]
 80043fa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80043fc:	2300      	movs	r3, #0
 80043fe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004400:	f3ef 8305 	mrs	r3, IPSR
 8004404:	617b      	str	r3, [r7, #20]
  return(result);
 8004406:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004408:	2b00      	cmp	r3, #0
 800440a:	d17e      	bne.n	800450a <osThreadNew+0x11a>
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d07b      	beq.n	800450a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004412:	2380      	movs	r3, #128	; 0x80
 8004414:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004416:	2318      	movs	r3, #24
 8004418:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800441a:	2300      	movs	r3, #0
 800441c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800441e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004422:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d045      	beq.n	80044b6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d002      	beq.n	8004438 <osThreadNew+0x48>
        name = attr->name;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	699b      	ldr	r3, [r3, #24]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d002      	beq.n	8004446 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	699b      	ldr	r3, [r3, #24]
 8004444:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d008      	beq.n	800445e <osThreadNew+0x6e>
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	2b38      	cmp	r3, #56	; 0x38
 8004450:	d805      	bhi.n	800445e <osThreadNew+0x6e>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	f003 0301 	and.w	r3, r3, #1
 800445a:	2b00      	cmp	r3, #0
 800445c:	d001      	beq.n	8004462 <osThreadNew+0x72>
        return (NULL);
 800445e:	2300      	movs	r3, #0
 8004460:	e054      	b.n	800450c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	695b      	ldr	r3, [r3, #20]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d003      	beq.n	8004472 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	695b      	ldr	r3, [r3, #20]
 800446e:	089b      	lsrs	r3, r3, #2
 8004470:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d00e      	beq.n	8004498 <osThreadNew+0xa8>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	2bab      	cmp	r3, #171	; 0xab
 8004480:	d90a      	bls.n	8004498 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004486:	2b00      	cmp	r3, #0
 8004488:	d006      	beq.n	8004498 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	695b      	ldr	r3, [r3, #20]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d002      	beq.n	8004498 <osThreadNew+0xa8>
        mem = 1;
 8004492:	2301      	movs	r3, #1
 8004494:	61bb      	str	r3, [r7, #24]
 8004496:	e010      	b.n	80044ba <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d10c      	bne.n	80044ba <osThreadNew+0xca>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d108      	bne.n	80044ba <osThreadNew+0xca>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	691b      	ldr	r3, [r3, #16]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d104      	bne.n	80044ba <osThreadNew+0xca>
          mem = 0;
 80044b0:	2300      	movs	r3, #0
 80044b2:	61bb      	str	r3, [r7, #24]
 80044b4:	e001      	b.n	80044ba <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80044b6:	2300      	movs	r3, #0
 80044b8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80044ba:	69bb      	ldr	r3, [r7, #24]
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d110      	bne.n	80044e2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80044c4:	687a      	ldr	r2, [r7, #4]
 80044c6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80044c8:	9202      	str	r2, [sp, #8]
 80044ca:	9301      	str	r3, [sp, #4]
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	9300      	str	r3, [sp, #0]
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	6a3a      	ldr	r2, [r7, #32]
 80044d4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80044d6:	68f8      	ldr	r0, [r7, #12]
 80044d8:	f000 fe6c 	bl	80051b4 <xTaskCreateStatic>
 80044dc:	4603      	mov	r3, r0
 80044de:	613b      	str	r3, [r7, #16]
 80044e0:	e013      	b.n	800450a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80044e2:	69bb      	ldr	r3, [r7, #24]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d110      	bne.n	800450a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80044e8:	6a3b      	ldr	r3, [r7, #32]
 80044ea:	b29a      	uxth	r2, r3
 80044ec:	f107 0310 	add.w	r3, r7, #16
 80044f0:	9301      	str	r3, [sp, #4]
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	9300      	str	r3, [sp, #0]
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80044fa:	68f8      	ldr	r0, [r7, #12]
 80044fc:	f000 feb7 	bl	800526e <xTaskCreate>
 8004500:	4603      	mov	r3, r0
 8004502:	2b01      	cmp	r3, #1
 8004504:	d001      	beq.n	800450a <osThreadNew+0x11a>
            hTask = NULL;
 8004506:	2300      	movs	r3, #0
 8004508:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800450a:	693b      	ldr	r3, [r7, #16]
}
 800450c:	4618      	mov	r0, r3
 800450e:	3728      	adds	r7, #40	; 0x28
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}

08004514 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004514:	b580      	push	{r7, lr}
 8004516:	b084      	sub	sp, #16
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800451c:	f3ef 8305 	mrs	r3, IPSR
 8004520:	60bb      	str	r3, [r7, #8]
  return(result);
 8004522:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004524:	2b00      	cmp	r3, #0
 8004526:	d003      	beq.n	8004530 <osDelay+0x1c>
    stat = osErrorISR;
 8004528:	f06f 0305 	mvn.w	r3, #5
 800452c:	60fb      	str	r3, [r7, #12]
 800452e:	e007      	b.n	8004540 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004530:	2300      	movs	r3, #0
 8004532:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d002      	beq.n	8004540 <osDelay+0x2c>
      vTaskDelay(ticks);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f000 fff6 	bl	800552c <vTaskDelay>
    }
  }

  return (stat);
 8004540:	68fb      	ldr	r3, [r7, #12]
}
 8004542:	4618      	mov	r0, r3
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
	...

0800454c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800454c:	b480      	push	{r7}
 800454e:	b085      	sub	sp, #20
 8004550:	af00      	add	r7, sp, #0
 8004552:	60f8      	str	r0, [r7, #12]
 8004554:	60b9      	str	r1, [r7, #8]
 8004556:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	4a07      	ldr	r2, [pc, #28]	; (8004578 <vApplicationGetIdleTaskMemory+0x2c>)
 800455c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	4a06      	ldr	r2, [pc, #24]	; (800457c <vApplicationGetIdleTaskMemory+0x30>)
 8004562:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2280      	movs	r2, #128	; 0x80
 8004568:	601a      	str	r2, [r3, #0]
}
 800456a:	bf00      	nop
 800456c:	3714      	adds	r7, #20
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr
 8004576:	bf00      	nop
 8004578:	20000d10 	.word	0x20000d10
 800457c:	20000dbc 	.word	0x20000dbc

08004580 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004580:	b480      	push	{r7}
 8004582:	b085      	sub	sp, #20
 8004584:	af00      	add	r7, sp, #0
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	60b9      	str	r1, [r7, #8]
 800458a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	4a07      	ldr	r2, [pc, #28]	; (80045ac <vApplicationGetTimerTaskMemory+0x2c>)
 8004590:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	4a06      	ldr	r2, [pc, #24]	; (80045b0 <vApplicationGetTimerTaskMemory+0x30>)
 8004596:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800459e:	601a      	str	r2, [r3, #0]
}
 80045a0:	bf00      	nop
 80045a2:	3714      	adds	r7, #20
 80045a4:	46bd      	mov	sp, r7
 80045a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045aa:	4770      	bx	lr
 80045ac:	20000fbc 	.word	0x20000fbc
 80045b0:	20001068 	.word	0x20001068

080045b4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80045b4:	b480      	push	{r7}
 80045b6:	b083      	sub	sp, #12
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f103 0208 	add.w	r2, r3, #8
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80045cc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	f103 0208 	add.w	r2, r3, #8
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	f103 0208 	add.w	r2, r3, #8
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2200      	movs	r2, #0
 80045e6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80045e8:	bf00      	nop
 80045ea:	370c      	adds	r7, #12
 80045ec:	46bd      	mov	sp, r7
 80045ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f2:	4770      	bx	lr

080045f4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80045f4:	b480      	push	{r7}
 80045f6:	b083      	sub	sp, #12
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004602:	bf00      	nop
 8004604:	370c      	adds	r7, #12
 8004606:	46bd      	mov	sp, r7
 8004608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460c:	4770      	bx	lr

0800460e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800460e:	b480      	push	{r7}
 8004610:	b085      	sub	sp, #20
 8004612:	af00      	add	r7, sp, #0
 8004614:	6078      	str	r0, [r7, #4]
 8004616:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	68fa      	ldr	r2, [r7, #12]
 8004622:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	689a      	ldr	r2, [r3, #8]
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	683a      	ldr	r2, [r7, #0]
 8004632:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	683a      	ldr	r2, [r7, #0]
 8004638:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	1c5a      	adds	r2, r3, #1
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	601a      	str	r2, [r3, #0]
}
 800464a:	bf00      	nop
 800464c:	3714      	adds	r7, #20
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr

08004656 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004656:	b480      	push	{r7}
 8004658:	b085      	sub	sp, #20
 800465a:	af00      	add	r7, sp, #0
 800465c:	6078      	str	r0, [r7, #4]
 800465e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800466c:	d103      	bne.n	8004676 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	691b      	ldr	r3, [r3, #16]
 8004672:	60fb      	str	r3, [r7, #12]
 8004674:	e00c      	b.n	8004690 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	3308      	adds	r3, #8
 800467a:	60fb      	str	r3, [r7, #12]
 800467c:	e002      	b.n	8004684 <vListInsert+0x2e>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	60fb      	str	r3, [r7, #12]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	68ba      	ldr	r2, [r7, #8]
 800468c:	429a      	cmp	r2, r3
 800468e:	d2f6      	bcs.n	800467e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	685a      	ldr	r2, [r3, #4]
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	683a      	ldr	r2, [r7, #0]
 800469e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	68fa      	ldr	r2, [r7, #12]
 80046a4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	683a      	ldr	r2, [r7, #0]
 80046aa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	1c5a      	adds	r2, r3, #1
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	601a      	str	r2, [r3, #0]
}
 80046bc:	bf00      	nop
 80046be:	3714      	adds	r7, #20
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr

080046c8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80046c8:	b480      	push	{r7}
 80046ca:	b085      	sub	sp, #20
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	691b      	ldr	r3, [r3, #16]
 80046d4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	6892      	ldr	r2, [r2, #8]
 80046de:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	687a      	ldr	r2, [r7, #4]
 80046e6:	6852      	ldr	r2, [r2, #4]
 80046e8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d103      	bne.n	80046fc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	689a      	ldr	r2, [r3, #8]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	1e5a      	subs	r2, r3, #1
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
}
 8004710:	4618      	mov	r0, r3
 8004712:	3714      	adds	r7, #20
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr

0800471c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b084      	sub	sp, #16
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d10a      	bne.n	8004746 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004734:	f383 8811 	msr	BASEPRI, r3
 8004738:	f3bf 8f6f 	isb	sy
 800473c:	f3bf 8f4f 	dsb	sy
 8004740:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004742:	bf00      	nop
 8004744:	e7fe      	b.n	8004744 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004746:	f002 f8fd 	bl	8006944 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004752:	68f9      	ldr	r1, [r7, #12]
 8004754:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004756:	fb01 f303 	mul.w	r3, r1, r3
 800475a:	441a      	add	r2, r3
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2200      	movs	r2, #0
 8004764:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004776:	3b01      	subs	r3, #1
 8004778:	68f9      	ldr	r1, [r7, #12]
 800477a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800477c:	fb01 f303 	mul.w	r3, r1, r3
 8004780:	441a      	add	r2, r3
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	22ff      	movs	r2, #255	; 0xff
 800478a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	22ff      	movs	r2, #255	; 0xff
 8004792:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d114      	bne.n	80047c6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	691b      	ldr	r3, [r3, #16]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d01a      	beq.n	80047da <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	3310      	adds	r3, #16
 80047a8:	4618      	mov	r0, r3
 80047aa:	f001 f9ab 	bl	8005b04 <xTaskRemoveFromEventList>
 80047ae:	4603      	mov	r3, r0
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d012      	beq.n	80047da <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80047b4:	4b0c      	ldr	r3, [pc, #48]	; (80047e8 <xQueueGenericReset+0xcc>)
 80047b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047ba:	601a      	str	r2, [r3, #0]
 80047bc:	f3bf 8f4f 	dsb	sy
 80047c0:	f3bf 8f6f 	isb	sy
 80047c4:	e009      	b.n	80047da <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	3310      	adds	r3, #16
 80047ca:	4618      	mov	r0, r3
 80047cc:	f7ff fef2 	bl	80045b4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	3324      	adds	r3, #36	; 0x24
 80047d4:	4618      	mov	r0, r3
 80047d6:	f7ff feed 	bl	80045b4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80047da:	f002 f8e3 	bl	80069a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80047de:	2301      	movs	r3, #1
}
 80047e0:	4618      	mov	r0, r3
 80047e2:	3710      	adds	r7, #16
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}
 80047e8:	e000ed04 	.word	0xe000ed04

080047ec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b08e      	sub	sp, #56	; 0x38
 80047f0:	af02      	add	r7, sp, #8
 80047f2:	60f8      	str	r0, [r7, #12]
 80047f4:	60b9      	str	r1, [r7, #8]
 80047f6:	607a      	str	r2, [r7, #4]
 80047f8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d10a      	bne.n	8004816 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004804:	f383 8811 	msr	BASEPRI, r3
 8004808:	f3bf 8f6f 	isb	sy
 800480c:	f3bf 8f4f 	dsb	sy
 8004810:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004812:	bf00      	nop
 8004814:	e7fe      	b.n	8004814 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d10a      	bne.n	8004832 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800481c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004820:	f383 8811 	msr	BASEPRI, r3
 8004824:	f3bf 8f6f 	isb	sy
 8004828:	f3bf 8f4f 	dsb	sy
 800482c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800482e:	bf00      	nop
 8004830:	e7fe      	b.n	8004830 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d002      	beq.n	800483e <xQueueGenericCreateStatic+0x52>
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d001      	beq.n	8004842 <xQueueGenericCreateStatic+0x56>
 800483e:	2301      	movs	r3, #1
 8004840:	e000      	b.n	8004844 <xQueueGenericCreateStatic+0x58>
 8004842:	2300      	movs	r3, #0
 8004844:	2b00      	cmp	r3, #0
 8004846:	d10a      	bne.n	800485e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800484c:	f383 8811 	msr	BASEPRI, r3
 8004850:	f3bf 8f6f 	isb	sy
 8004854:	f3bf 8f4f 	dsb	sy
 8004858:	623b      	str	r3, [r7, #32]
}
 800485a:	bf00      	nop
 800485c:	e7fe      	b.n	800485c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d102      	bne.n	800486a <xQueueGenericCreateStatic+0x7e>
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d101      	bne.n	800486e <xQueueGenericCreateStatic+0x82>
 800486a:	2301      	movs	r3, #1
 800486c:	e000      	b.n	8004870 <xQueueGenericCreateStatic+0x84>
 800486e:	2300      	movs	r3, #0
 8004870:	2b00      	cmp	r3, #0
 8004872:	d10a      	bne.n	800488a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004878:	f383 8811 	msr	BASEPRI, r3
 800487c:	f3bf 8f6f 	isb	sy
 8004880:	f3bf 8f4f 	dsb	sy
 8004884:	61fb      	str	r3, [r7, #28]
}
 8004886:	bf00      	nop
 8004888:	e7fe      	b.n	8004888 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800488a:	2350      	movs	r3, #80	; 0x50
 800488c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	2b50      	cmp	r3, #80	; 0x50
 8004892:	d00a      	beq.n	80048aa <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004898:	f383 8811 	msr	BASEPRI, r3
 800489c:	f3bf 8f6f 	isb	sy
 80048a0:	f3bf 8f4f 	dsb	sy
 80048a4:	61bb      	str	r3, [r7, #24]
}
 80048a6:	bf00      	nop
 80048a8:	e7fe      	b.n	80048a8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80048aa:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80048b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d00d      	beq.n	80048d2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80048b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048b8:	2201      	movs	r2, #1
 80048ba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80048be:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80048c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048c4:	9300      	str	r3, [sp, #0]
 80048c6:	4613      	mov	r3, r2
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	68b9      	ldr	r1, [r7, #8]
 80048cc:	68f8      	ldr	r0, [r7, #12]
 80048ce:	f000 f83f 	bl	8004950 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80048d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3730      	adds	r7, #48	; 0x30
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b08a      	sub	sp, #40	; 0x28
 80048e0:	af02      	add	r7, sp, #8
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	60b9      	str	r1, [r7, #8]
 80048e6:	4613      	mov	r3, r2
 80048e8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d10a      	bne.n	8004906 <xQueueGenericCreate+0x2a>
	__asm volatile
 80048f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048f4:	f383 8811 	msr	BASEPRI, r3
 80048f8:	f3bf 8f6f 	isb	sy
 80048fc:	f3bf 8f4f 	dsb	sy
 8004900:	613b      	str	r3, [r7, #16]
}
 8004902:	bf00      	nop
 8004904:	e7fe      	b.n	8004904 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	68ba      	ldr	r2, [r7, #8]
 800490a:	fb02 f303 	mul.w	r3, r2, r3
 800490e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004910:	69fb      	ldr	r3, [r7, #28]
 8004912:	3350      	adds	r3, #80	; 0x50
 8004914:	4618      	mov	r0, r3
 8004916:	f002 f937 	bl	8006b88 <pvPortMalloc>
 800491a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800491c:	69bb      	ldr	r3, [r7, #24]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d011      	beq.n	8004946 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	3350      	adds	r3, #80	; 0x50
 800492a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800492c:	69bb      	ldr	r3, [r7, #24]
 800492e:	2200      	movs	r2, #0
 8004930:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004934:	79fa      	ldrb	r2, [r7, #7]
 8004936:	69bb      	ldr	r3, [r7, #24]
 8004938:	9300      	str	r3, [sp, #0]
 800493a:	4613      	mov	r3, r2
 800493c:	697a      	ldr	r2, [r7, #20]
 800493e:	68b9      	ldr	r1, [r7, #8]
 8004940:	68f8      	ldr	r0, [r7, #12]
 8004942:	f000 f805 	bl	8004950 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004946:	69bb      	ldr	r3, [r7, #24]
	}
 8004948:	4618      	mov	r0, r3
 800494a:	3720      	adds	r7, #32
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}

08004950 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	60f8      	str	r0, [r7, #12]
 8004958:	60b9      	str	r1, [r7, #8]
 800495a:	607a      	str	r2, [r7, #4]
 800495c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d103      	bne.n	800496c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004964:	69bb      	ldr	r3, [r7, #24]
 8004966:	69ba      	ldr	r2, [r7, #24]
 8004968:	601a      	str	r2, [r3, #0]
 800496a:	e002      	b.n	8004972 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004972:	69bb      	ldr	r3, [r7, #24]
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004978:	69bb      	ldr	r3, [r7, #24]
 800497a:	68ba      	ldr	r2, [r7, #8]
 800497c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800497e:	2101      	movs	r1, #1
 8004980:	69b8      	ldr	r0, [r7, #24]
 8004982:	f7ff fecb 	bl	800471c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004986:	69bb      	ldr	r3, [r7, #24]
 8004988:	78fa      	ldrb	r2, [r7, #3]
 800498a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800498e:	bf00      	nop
 8004990:	3710      	adds	r7, #16
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
	...

08004998 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b08e      	sub	sp, #56	; 0x38
 800499c:	af00      	add	r7, sp, #0
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	60b9      	str	r1, [r7, #8]
 80049a2:	607a      	str	r2, [r7, #4]
 80049a4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80049a6:	2300      	movs	r3, #0
 80049a8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80049ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d10a      	bne.n	80049ca <xQueueGenericSend+0x32>
	__asm volatile
 80049b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049b8:	f383 8811 	msr	BASEPRI, r3
 80049bc:	f3bf 8f6f 	isb	sy
 80049c0:	f3bf 8f4f 	dsb	sy
 80049c4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80049c6:	bf00      	nop
 80049c8:	e7fe      	b.n	80049c8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d103      	bne.n	80049d8 <xQueueGenericSend+0x40>
 80049d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d101      	bne.n	80049dc <xQueueGenericSend+0x44>
 80049d8:	2301      	movs	r3, #1
 80049da:	e000      	b.n	80049de <xQueueGenericSend+0x46>
 80049dc:	2300      	movs	r3, #0
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d10a      	bne.n	80049f8 <xQueueGenericSend+0x60>
	__asm volatile
 80049e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049e6:	f383 8811 	msr	BASEPRI, r3
 80049ea:	f3bf 8f6f 	isb	sy
 80049ee:	f3bf 8f4f 	dsb	sy
 80049f2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80049f4:	bf00      	nop
 80049f6:	e7fe      	b.n	80049f6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	2b02      	cmp	r3, #2
 80049fc:	d103      	bne.n	8004a06 <xQueueGenericSend+0x6e>
 80049fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d101      	bne.n	8004a0a <xQueueGenericSend+0x72>
 8004a06:	2301      	movs	r3, #1
 8004a08:	e000      	b.n	8004a0c <xQueueGenericSend+0x74>
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d10a      	bne.n	8004a26 <xQueueGenericSend+0x8e>
	__asm volatile
 8004a10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a14:	f383 8811 	msr	BASEPRI, r3
 8004a18:	f3bf 8f6f 	isb	sy
 8004a1c:	f3bf 8f4f 	dsb	sy
 8004a20:	623b      	str	r3, [r7, #32]
}
 8004a22:	bf00      	nop
 8004a24:	e7fe      	b.n	8004a24 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a26:	f001 fa2f 	bl	8005e88 <xTaskGetSchedulerState>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d102      	bne.n	8004a36 <xQueueGenericSend+0x9e>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d101      	bne.n	8004a3a <xQueueGenericSend+0xa2>
 8004a36:	2301      	movs	r3, #1
 8004a38:	e000      	b.n	8004a3c <xQueueGenericSend+0xa4>
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d10a      	bne.n	8004a56 <xQueueGenericSend+0xbe>
	__asm volatile
 8004a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a44:	f383 8811 	msr	BASEPRI, r3
 8004a48:	f3bf 8f6f 	isb	sy
 8004a4c:	f3bf 8f4f 	dsb	sy
 8004a50:	61fb      	str	r3, [r7, #28]
}
 8004a52:	bf00      	nop
 8004a54:	e7fe      	b.n	8004a54 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004a56:	f001 ff75 	bl	8006944 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d302      	bcc.n	8004a6c <xQueueGenericSend+0xd4>
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	2b02      	cmp	r3, #2
 8004a6a:	d129      	bne.n	8004ac0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004a6c:	683a      	ldr	r2, [r7, #0]
 8004a6e:	68b9      	ldr	r1, [r7, #8]
 8004a70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a72:	f000 fa0b 	bl	8004e8c <prvCopyDataToQueue>
 8004a76:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d010      	beq.n	8004aa2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a82:	3324      	adds	r3, #36	; 0x24
 8004a84:	4618      	mov	r0, r3
 8004a86:	f001 f83d 	bl	8005b04 <xTaskRemoveFromEventList>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d013      	beq.n	8004ab8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004a90:	4b3f      	ldr	r3, [pc, #252]	; (8004b90 <xQueueGenericSend+0x1f8>)
 8004a92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a96:	601a      	str	r2, [r3, #0]
 8004a98:	f3bf 8f4f 	dsb	sy
 8004a9c:	f3bf 8f6f 	isb	sy
 8004aa0:	e00a      	b.n	8004ab8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d007      	beq.n	8004ab8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004aa8:	4b39      	ldr	r3, [pc, #228]	; (8004b90 <xQueueGenericSend+0x1f8>)
 8004aaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004aae:	601a      	str	r2, [r3, #0]
 8004ab0:	f3bf 8f4f 	dsb	sy
 8004ab4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004ab8:	f001 ff74 	bl	80069a4 <vPortExitCritical>
				return pdPASS;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e063      	b.n	8004b88 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d103      	bne.n	8004ace <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004ac6:	f001 ff6d 	bl	80069a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004aca:	2300      	movs	r3, #0
 8004acc:	e05c      	b.n	8004b88 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004ace:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d106      	bne.n	8004ae2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ad4:	f107 0314 	add.w	r3, r7, #20
 8004ad8:	4618      	mov	r0, r3
 8004ada:	f001 f877 	bl	8005bcc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004ae2:	f001 ff5f 	bl	80069a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004ae6:	f000 fdc7 	bl	8005678 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004aea:	f001 ff2b 	bl	8006944 <vPortEnterCritical>
 8004aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004af4:	b25b      	sxtb	r3, r3
 8004af6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004afa:	d103      	bne.n	8004b04 <xQueueGenericSend+0x16c>
 8004afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004afe:	2200      	movs	r2, #0
 8004b00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b06:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b0a:	b25b      	sxtb	r3, r3
 8004b0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b10:	d103      	bne.n	8004b1a <xQueueGenericSend+0x182>
 8004b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b14:	2200      	movs	r2, #0
 8004b16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b1a:	f001 ff43 	bl	80069a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b1e:	1d3a      	adds	r2, r7, #4
 8004b20:	f107 0314 	add.w	r3, r7, #20
 8004b24:	4611      	mov	r1, r2
 8004b26:	4618      	mov	r0, r3
 8004b28:	f001 f866 	bl	8005bf8 <xTaskCheckForTimeOut>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d124      	bne.n	8004b7c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004b32:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b34:	f000 faa2 	bl	800507c <prvIsQueueFull>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d018      	beq.n	8004b70 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b40:	3310      	adds	r3, #16
 8004b42:	687a      	ldr	r2, [r7, #4]
 8004b44:	4611      	mov	r1, r2
 8004b46:	4618      	mov	r0, r3
 8004b48:	f000 ff8c 	bl	8005a64 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004b4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b4e:	f000 fa2d 	bl	8004fac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004b52:	f000 fd9f 	bl	8005694 <xTaskResumeAll>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	f47f af7c 	bne.w	8004a56 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004b5e:	4b0c      	ldr	r3, [pc, #48]	; (8004b90 <xQueueGenericSend+0x1f8>)
 8004b60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b64:	601a      	str	r2, [r3, #0]
 8004b66:	f3bf 8f4f 	dsb	sy
 8004b6a:	f3bf 8f6f 	isb	sy
 8004b6e:	e772      	b.n	8004a56 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004b70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b72:	f000 fa1b 	bl	8004fac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004b76:	f000 fd8d 	bl	8005694 <xTaskResumeAll>
 8004b7a:	e76c      	b.n	8004a56 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004b7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b7e:	f000 fa15 	bl	8004fac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004b82:	f000 fd87 	bl	8005694 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004b86:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3738      	adds	r7, #56	; 0x38
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}
 8004b90:	e000ed04 	.word	0xe000ed04

08004b94 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b090      	sub	sp, #64	; 0x40
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	60f8      	str	r0, [r7, #12]
 8004b9c:	60b9      	str	r1, [r7, #8]
 8004b9e:	607a      	str	r2, [r7, #4]
 8004ba0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d10a      	bne.n	8004bc2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bb0:	f383 8811 	msr	BASEPRI, r3
 8004bb4:	f3bf 8f6f 	isb	sy
 8004bb8:	f3bf 8f4f 	dsb	sy
 8004bbc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004bbe:	bf00      	nop
 8004bc0:	e7fe      	b.n	8004bc0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d103      	bne.n	8004bd0 <xQueueGenericSendFromISR+0x3c>
 8004bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d101      	bne.n	8004bd4 <xQueueGenericSendFromISR+0x40>
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e000      	b.n	8004bd6 <xQueueGenericSendFromISR+0x42>
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d10a      	bne.n	8004bf0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004bda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bde:	f383 8811 	msr	BASEPRI, r3
 8004be2:	f3bf 8f6f 	isb	sy
 8004be6:	f3bf 8f4f 	dsb	sy
 8004bea:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004bec:	bf00      	nop
 8004bee:	e7fe      	b.n	8004bee <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	2b02      	cmp	r3, #2
 8004bf4:	d103      	bne.n	8004bfe <xQueueGenericSendFromISR+0x6a>
 8004bf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d101      	bne.n	8004c02 <xQueueGenericSendFromISR+0x6e>
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e000      	b.n	8004c04 <xQueueGenericSendFromISR+0x70>
 8004c02:	2300      	movs	r3, #0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d10a      	bne.n	8004c1e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c0c:	f383 8811 	msr	BASEPRI, r3
 8004c10:	f3bf 8f6f 	isb	sy
 8004c14:	f3bf 8f4f 	dsb	sy
 8004c18:	623b      	str	r3, [r7, #32]
}
 8004c1a:	bf00      	nop
 8004c1c:	e7fe      	b.n	8004c1c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004c1e:	f001 ff73 	bl	8006b08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004c22:	f3ef 8211 	mrs	r2, BASEPRI
 8004c26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c2a:	f383 8811 	msr	BASEPRI, r3
 8004c2e:	f3bf 8f6f 	isb	sy
 8004c32:	f3bf 8f4f 	dsb	sy
 8004c36:	61fa      	str	r2, [r7, #28]
 8004c38:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004c3a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004c3c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d302      	bcc.n	8004c50 <xQueueGenericSendFromISR+0xbc>
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	2b02      	cmp	r3, #2
 8004c4e:	d12f      	bne.n	8004cb0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c52:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004c60:	683a      	ldr	r2, [r7, #0]
 8004c62:	68b9      	ldr	r1, [r7, #8]
 8004c64:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004c66:	f000 f911 	bl	8004e8c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004c6a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004c6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c72:	d112      	bne.n	8004c9a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d016      	beq.n	8004caa <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c7e:	3324      	adds	r3, #36	; 0x24
 8004c80:	4618      	mov	r0, r3
 8004c82:	f000 ff3f 	bl	8005b04 <xTaskRemoveFromEventList>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d00e      	beq.n	8004caa <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d00b      	beq.n	8004caa <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2201      	movs	r2, #1
 8004c96:	601a      	str	r2, [r3, #0]
 8004c98:	e007      	b.n	8004caa <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004c9a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004c9e:	3301      	adds	r3, #1
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	b25a      	sxtb	r2, r3
 8004ca4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ca6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004caa:	2301      	movs	r3, #1
 8004cac:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004cae:	e001      	b.n	8004cb4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cb6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004cbe:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004cc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3740      	adds	r7, #64	; 0x40
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
	...

08004ccc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b08c      	sub	sp, #48	; 0x30
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	60f8      	str	r0, [r7, #12]
 8004cd4:	60b9      	str	r1, [r7, #8]
 8004cd6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d10a      	bne.n	8004cfc <xQueueReceive+0x30>
	__asm volatile
 8004ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cea:	f383 8811 	msr	BASEPRI, r3
 8004cee:	f3bf 8f6f 	isb	sy
 8004cf2:	f3bf 8f4f 	dsb	sy
 8004cf6:	623b      	str	r3, [r7, #32]
}
 8004cf8:	bf00      	nop
 8004cfa:	e7fe      	b.n	8004cfa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d103      	bne.n	8004d0a <xQueueReceive+0x3e>
 8004d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d101      	bne.n	8004d0e <xQueueReceive+0x42>
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e000      	b.n	8004d10 <xQueueReceive+0x44>
 8004d0e:	2300      	movs	r3, #0
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d10a      	bne.n	8004d2a <xQueueReceive+0x5e>
	__asm volatile
 8004d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d18:	f383 8811 	msr	BASEPRI, r3
 8004d1c:	f3bf 8f6f 	isb	sy
 8004d20:	f3bf 8f4f 	dsb	sy
 8004d24:	61fb      	str	r3, [r7, #28]
}
 8004d26:	bf00      	nop
 8004d28:	e7fe      	b.n	8004d28 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004d2a:	f001 f8ad 	bl	8005e88 <xTaskGetSchedulerState>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d102      	bne.n	8004d3a <xQueueReceive+0x6e>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d101      	bne.n	8004d3e <xQueueReceive+0x72>
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e000      	b.n	8004d40 <xQueueReceive+0x74>
 8004d3e:	2300      	movs	r3, #0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d10a      	bne.n	8004d5a <xQueueReceive+0x8e>
	__asm volatile
 8004d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d48:	f383 8811 	msr	BASEPRI, r3
 8004d4c:	f3bf 8f6f 	isb	sy
 8004d50:	f3bf 8f4f 	dsb	sy
 8004d54:	61bb      	str	r3, [r7, #24]
}
 8004d56:	bf00      	nop
 8004d58:	e7fe      	b.n	8004d58 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004d5a:	f001 fdf3 	bl	8006944 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d62:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d01f      	beq.n	8004daa <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004d6a:	68b9      	ldr	r1, [r7, #8]
 8004d6c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d6e:	f000 f8f7 	bl	8004f60 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d74:	1e5a      	subs	r2, r3, #1
 8004d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d78:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d7c:	691b      	ldr	r3, [r3, #16]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d00f      	beq.n	8004da2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d84:	3310      	adds	r3, #16
 8004d86:	4618      	mov	r0, r3
 8004d88:	f000 febc 	bl	8005b04 <xTaskRemoveFromEventList>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d007      	beq.n	8004da2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004d92:	4b3d      	ldr	r3, [pc, #244]	; (8004e88 <xQueueReceive+0x1bc>)
 8004d94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d98:	601a      	str	r2, [r3, #0]
 8004d9a:	f3bf 8f4f 	dsb	sy
 8004d9e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004da2:	f001 fdff 	bl	80069a4 <vPortExitCritical>
				return pdPASS;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e069      	b.n	8004e7e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d103      	bne.n	8004db8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004db0:	f001 fdf8 	bl	80069a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004db4:	2300      	movs	r3, #0
 8004db6:	e062      	b.n	8004e7e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004db8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d106      	bne.n	8004dcc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004dbe:	f107 0310 	add.w	r3, r7, #16
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f000 ff02 	bl	8005bcc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004dcc:	f001 fdea 	bl	80069a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004dd0:	f000 fc52 	bl	8005678 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004dd4:	f001 fdb6 	bl	8006944 <vPortEnterCritical>
 8004dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dda:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004dde:	b25b      	sxtb	r3, r3
 8004de0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004de4:	d103      	bne.n	8004dee <xQueueReceive+0x122>
 8004de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004de8:	2200      	movs	r2, #0
 8004dea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004dee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004df0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004df4:	b25b      	sxtb	r3, r3
 8004df6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004dfa:	d103      	bne.n	8004e04 <xQueueReceive+0x138>
 8004dfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e04:	f001 fdce 	bl	80069a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004e08:	1d3a      	adds	r2, r7, #4
 8004e0a:	f107 0310 	add.w	r3, r7, #16
 8004e0e:	4611      	mov	r1, r2
 8004e10:	4618      	mov	r0, r3
 8004e12:	f000 fef1 	bl	8005bf8 <xTaskCheckForTimeOut>
 8004e16:	4603      	mov	r3, r0
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d123      	bne.n	8004e64 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004e1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e1e:	f000 f917 	bl	8005050 <prvIsQueueEmpty>
 8004e22:	4603      	mov	r3, r0
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d017      	beq.n	8004e58 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004e28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e2a:	3324      	adds	r3, #36	; 0x24
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	4611      	mov	r1, r2
 8004e30:	4618      	mov	r0, r3
 8004e32:	f000 fe17 	bl	8005a64 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004e36:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e38:	f000 f8b8 	bl	8004fac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004e3c:	f000 fc2a 	bl	8005694 <xTaskResumeAll>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d189      	bne.n	8004d5a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004e46:	4b10      	ldr	r3, [pc, #64]	; (8004e88 <xQueueReceive+0x1bc>)
 8004e48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e4c:	601a      	str	r2, [r3, #0]
 8004e4e:	f3bf 8f4f 	dsb	sy
 8004e52:	f3bf 8f6f 	isb	sy
 8004e56:	e780      	b.n	8004d5a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004e58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e5a:	f000 f8a7 	bl	8004fac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004e5e:	f000 fc19 	bl	8005694 <xTaskResumeAll>
 8004e62:	e77a      	b.n	8004d5a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004e64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e66:	f000 f8a1 	bl	8004fac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004e6a:	f000 fc13 	bl	8005694 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004e6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e70:	f000 f8ee 	bl	8005050 <prvIsQueueEmpty>
 8004e74:	4603      	mov	r3, r0
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	f43f af6f 	beq.w	8004d5a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004e7c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3730      	adds	r7, #48	; 0x30
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	e000ed04 	.word	0xe000ed04

08004e8c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b086      	sub	sp, #24
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	60f8      	str	r0, [r7, #12]
 8004e94:	60b9      	str	r1, [r7, #8]
 8004e96:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ea0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d10d      	bne.n	8004ec6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d14d      	bne.n	8004f4e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f001 f804 	bl	8005ec4 <xTaskPriorityDisinherit>
 8004ebc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	609a      	str	r2, [r3, #8]
 8004ec4:	e043      	b.n	8004f4e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d119      	bne.n	8004f00 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	6858      	ldr	r0, [r3, #4]
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed4:	461a      	mov	r2, r3
 8004ed6:	68b9      	ldr	r1, [r7, #8]
 8004ed8:	f002 f8c4 	bl	8007064 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	685a      	ldr	r2, [r3, #4]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee4:	441a      	add	r2, r3
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	685a      	ldr	r2, [r3, #4]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	429a      	cmp	r2, r3
 8004ef4:	d32b      	bcc.n	8004f4e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	605a      	str	r2, [r3, #4]
 8004efe:	e026      	b.n	8004f4e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	68d8      	ldr	r0, [r3, #12]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f08:	461a      	mov	r2, r3
 8004f0a:	68b9      	ldr	r1, [r7, #8]
 8004f0c:	f002 f8aa 	bl	8007064 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	68da      	ldr	r2, [r3, #12]
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f18:	425b      	negs	r3, r3
 8004f1a:	441a      	add	r2, r3
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	68da      	ldr	r2, [r3, #12]
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d207      	bcs.n	8004f3c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	689a      	ldr	r2, [r3, #8]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f34:	425b      	negs	r3, r3
 8004f36:	441a      	add	r2, r3
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2b02      	cmp	r3, #2
 8004f40:	d105      	bne.n	8004f4e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d002      	beq.n	8004f4e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	3b01      	subs	r3, #1
 8004f4c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	1c5a      	adds	r2, r3, #1
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004f56:	697b      	ldr	r3, [r7, #20]
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3718      	adds	r7, #24
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b082      	sub	sp, #8
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
 8004f68:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d018      	beq.n	8004fa4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	68da      	ldr	r2, [r3, #12]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7a:	441a      	add	r2, r3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	68da      	ldr	r2, [r3, #12]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	d303      	bcc.n	8004f94 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	68d9      	ldr	r1, [r3, #12]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	6838      	ldr	r0, [r7, #0]
 8004fa0:	f002 f860 	bl	8007064 <memcpy>
	}
}
 8004fa4:	bf00      	nop
 8004fa6:	3708      	adds	r7, #8
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}

08004fac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b084      	sub	sp, #16
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004fb4:	f001 fcc6 	bl	8006944 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004fbe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004fc0:	e011      	b.n	8004fe6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d012      	beq.n	8004ff0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	3324      	adds	r3, #36	; 0x24
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f000 fd98 	bl	8005b04 <xTaskRemoveFromEventList>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d001      	beq.n	8004fde <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004fda:	f000 fe6f 	bl	8005cbc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004fde:	7bfb      	ldrb	r3, [r7, #15]
 8004fe0:	3b01      	subs	r3, #1
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004fe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	dce9      	bgt.n	8004fc2 <prvUnlockQueue+0x16>
 8004fee:	e000      	b.n	8004ff2 <prvUnlockQueue+0x46>
					break;
 8004ff0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	22ff      	movs	r2, #255	; 0xff
 8004ff6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004ffa:	f001 fcd3 	bl	80069a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004ffe:	f001 fca1 	bl	8006944 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005008:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800500a:	e011      	b.n	8005030 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	691b      	ldr	r3, [r3, #16]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d012      	beq.n	800503a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	3310      	adds	r3, #16
 8005018:	4618      	mov	r0, r3
 800501a:	f000 fd73 	bl	8005b04 <xTaskRemoveFromEventList>
 800501e:	4603      	mov	r3, r0
 8005020:	2b00      	cmp	r3, #0
 8005022:	d001      	beq.n	8005028 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005024:	f000 fe4a 	bl	8005cbc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005028:	7bbb      	ldrb	r3, [r7, #14]
 800502a:	3b01      	subs	r3, #1
 800502c:	b2db      	uxtb	r3, r3
 800502e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005030:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005034:	2b00      	cmp	r3, #0
 8005036:	dce9      	bgt.n	800500c <prvUnlockQueue+0x60>
 8005038:	e000      	b.n	800503c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800503a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	22ff      	movs	r2, #255	; 0xff
 8005040:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005044:	f001 fcae 	bl	80069a4 <vPortExitCritical>
}
 8005048:	bf00      	nop
 800504a:	3710      	adds	r7, #16
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}

08005050 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b084      	sub	sp, #16
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005058:	f001 fc74 	bl	8006944 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005060:	2b00      	cmp	r3, #0
 8005062:	d102      	bne.n	800506a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005064:	2301      	movs	r3, #1
 8005066:	60fb      	str	r3, [r7, #12]
 8005068:	e001      	b.n	800506e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800506a:	2300      	movs	r3, #0
 800506c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800506e:	f001 fc99 	bl	80069a4 <vPortExitCritical>

	return xReturn;
 8005072:	68fb      	ldr	r3, [r7, #12]
}
 8005074:	4618      	mov	r0, r3
 8005076:	3710      	adds	r7, #16
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}

0800507c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b084      	sub	sp, #16
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005084:	f001 fc5e 	bl	8006944 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005090:	429a      	cmp	r2, r3
 8005092:	d102      	bne.n	800509a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005094:	2301      	movs	r3, #1
 8005096:	60fb      	str	r3, [r7, #12]
 8005098:	e001      	b.n	800509e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800509a:	2300      	movs	r3, #0
 800509c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800509e:	f001 fc81 	bl	80069a4 <vPortExitCritical>

	return xReturn;
 80050a2:	68fb      	ldr	r3, [r7, #12]
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3710      	adds	r7, #16
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}

080050ac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80050ac:	b480      	push	{r7}
 80050ae:	b085      	sub	sp, #20
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80050b6:	2300      	movs	r3, #0
 80050b8:	60fb      	str	r3, [r7, #12]
 80050ba:	e014      	b.n	80050e6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80050bc:	4a0f      	ldr	r2, [pc, #60]	; (80050fc <vQueueAddToRegistry+0x50>)
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d10b      	bne.n	80050e0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80050c8:	490c      	ldr	r1, [pc, #48]	; (80050fc <vQueueAddToRegistry+0x50>)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	683a      	ldr	r2, [r7, #0]
 80050ce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80050d2:	4a0a      	ldr	r2, [pc, #40]	; (80050fc <vQueueAddToRegistry+0x50>)
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	00db      	lsls	r3, r3, #3
 80050d8:	4413      	add	r3, r2
 80050da:	687a      	ldr	r2, [r7, #4]
 80050dc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80050de:	e006      	b.n	80050ee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	3301      	adds	r3, #1
 80050e4:	60fb      	str	r3, [r7, #12]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2b09      	cmp	r3, #9
 80050ea:	d9e7      	bls.n	80050bc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80050ec:	bf00      	nop
 80050ee:	bf00      	nop
 80050f0:	3714      	adds	r7, #20
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
 80050fa:	bf00      	nop
 80050fc:	20001468 	.word	0x20001468

08005100 <pcQueueGetName>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	const char *pcQueueGetName( QueueHandle_t xQueue ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005100:	b480      	push	{r7}
 8005102:	b085      	sub	sp, #20
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;
	const char *pcReturn = NULL; /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
 8005108:	2300      	movs	r3, #0
 800510a:	60bb      	str	r3, [r7, #8]

		/* Note there is nothing here to protect against another task adding or
		removing entries from the registry while it is being searched. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800510c:	2300      	movs	r3, #0
 800510e:	60fb      	str	r3, [r7, #12]
 8005110:	e010      	b.n	8005134 <pcQueueGetName+0x34>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8005112:	4a0d      	ldr	r2, [pc, #52]	; (8005148 <pcQueueGetName+0x48>)
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	00db      	lsls	r3, r3, #3
 8005118:	4413      	add	r3, r2
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	687a      	ldr	r2, [r7, #4]
 800511e:	429a      	cmp	r2, r3
 8005120:	d105      	bne.n	800512e <pcQueueGetName+0x2e>
			{
				pcReturn = xQueueRegistry[ ux ].pcQueueName;
 8005122:	4a09      	ldr	r2, [pc, #36]	; (8005148 <pcQueueGetName+0x48>)
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800512a:	60bb      	str	r3, [r7, #8]
				break;
 800512c:	e005      	b.n	800513a <pcQueueGetName+0x3a>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	3301      	adds	r3, #1
 8005132:	60fb      	str	r3, [r7, #12]
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2b09      	cmp	r3, #9
 8005138:	d9eb      	bls.n	8005112 <pcQueueGetName+0x12>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		return pcReturn;
 800513a:	68bb      	ldr	r3, [r7, #8]
	} /*lint !e818 xQueue cannot be a pointer to const because it is a typedef. */
 800513c:	4618      	mov	r0, r3
 800513e:	3714      	adds	r7, #20
 8005140:	46bd      	mov	sp, r7
 8005142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005146:	4770      	bx	lr
 8005148:	20001468 	.word	0x20001468

0800514c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800514c:	b580      	push	{r7, lr}
 800514e:	b086      	sub	sp, #24
 8005150:	af00      	add	r7, sp, #0
 8005152:	60f8      	str	r0, [r7, #12]
 8005154:	60b9      	str	r1, [r7, #8]
 8005156:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800515c:	f001 fbf2 	bl	8006944 <vPortEnterCritical>
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005166:	b25b      	sxtb	r3, r3
 8005168:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800516c:	d103      	bne.n	8005176 <vQueueWaitForMessageRestricted+0x2a>
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	2200      	movs	r2, #0
 8005172:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800517c:	b25b      	sxtb	r3, r3
 800517e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005182:	d103      	bne.n	800518c <vQueueWaitForMessageRestricted+0x40>
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	2200      	movs	r2, #0
 8005188:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800518c:	f001 fc0a 	bl	80069a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005194:	2b00      	cmp	r3, #0
 8005196:	d106      	bne.n	80051a6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	3324      	adds	r3, #36	; 0x24
 800519c:	687a      	ldr	r2, [r7, #4]
 800519e:	68b9      	ldr	r1, [r7, #8]
 80051a0:	4618      	mov	r0, r3
 80051a2:	f000 fc83 	bl	8005aac <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80051a6:	6978      	ldr	r0, [r7, #20]
 80051a8:	f7ff ff00 	bl	8004fac <prvUnlockQueue>
	}
 80051ac:	bf00      	nop
 80051ae:	3718      	adds	r7, #24
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b08e      	sub	sp, #56	; 0x38
 80051b8:	af04      	add	r7, sp, #16
 80051ba:	60f8      	str	r0, [r7, #12]
 80051bc:	60b9      	str	r1, [r7, #8]
 80051be:	607a      	str	r2, [r7, #4]
 80051c0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80051c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d10a      	bne.n	80051de <xTaskCreateStatic+0x2a>
	__asm volatile
 80051c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051cc:	f383 8811 	msr	BASEPRI, r3
 80051d0:	f3bf 8f6f 	isb	sy
 80051d4:	f3bf 8f4f 	dsb	sy
 80051d8:	623b      	str	r3, [r7, #32]
}
 80051da:	bf00      	nop
 80051dc:	e7fe      	b.n	80051dc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80051de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d10a      	bne.n	80051fa <xTaskCreateStatic+0x46>
	__asm volatile
 80051e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051e8:	f383 8811 	msr	BASEPRI, r3
 80051ec:	f3bf 8f6f 	isb	sy
 80051f0:	f3bf 8f4f 	dsb	sy
 80051f4:	61fb      	str	r3, [r7, #28]
}
 80051f6:	bf00      	nop
 80051f8:	e7fe      	b.n	80051f8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80051fa:	23ac      	movs	r3, #172	; 0xac
 80051fc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	2bac      	cmp	r3, #172	; 0xac
 8005202:	d00a      	beq.n	800521a <xTaskCreateStatic+0x66>
	__asm volatile
 8005204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005208:	f383 8811 	msr	BASEPRI, r3
 800520c:	f3bf 8f6f 	isb	sy
 8005210:	f3bf 8f4f 	dsb	sy
 8005214:	61bb      	str	r3, [r7, #24]
}
 8005216:	bf00      	nop
 8005218:	e7fe      	b.n	8005218 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800521a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800521c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800521e:	2b00      	cmp	r3, #0
 8005220:	d01e      	beq.n	8005260 <xTaskCreateStatic+0xac>
 8005222:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005224:	2b00      	cmp	r3, #0
 8005226:	d01b      	beq.n	8005260 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800522a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800522c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800522e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005230:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005234:	2202      	movs	r2, #2
 8005236:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800523a:	2300      	movs	r3, #0
 800523c:	9303      	str	r3, [sp, #12]
 800523e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005240:	9302      	str	r3, [sp, #8]
 8005242:	f107 0314 	add.w	r3, r7, #20
 8005246:	9301      	str	r3, [sp, #4]
 8005248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800524a:	9300      	str	r3, [sp, #0]
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	68b9      	ldr	r1, [r7, #8]
 8005252:	68f8      	ldr	r0, [r7, #12]
 8005254:	f000 f850 	bl	80052f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005258:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800525a:	f000 f8f7 	bl	800544c <prvAddNewTaskToReadyList>
 800525e:	e001      	b.n	8005264 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005260:	2300      	movs	r3, #0
 8005262:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005264:	697b      	ldr	r3, [r7, #20]
	}
 8005266:	4618      	mov	r0, r3
 8005268:	3728      	adds	r7, #40	; 0x28
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}

0800526e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800526e:	b580      	push	{r7, lr}
 8005270:	b08c      	sub	sp, #48	; 0x30
 8005272:	af04      	add	r7, sp, #16
 8005274:	60f8      	str	r0, [r7, #12]
 8005276:	60b9      	str	r1, [r7, #8]
 8005278:	603b      	str	r3, [r7, #0]
 800527a:	4613      	mov	r3, r2
 800527c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800527e:	88fb      	ldrh	r3, [r7, #6]
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	4618      	mov	r0, r3
 8005284:	f001 fc80 	bl	8006b88 <pvPortMalloc>
 8005288:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d00e      	beq.n	80052ae <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005290:	20ac      	movs	r0, #172	; 0xac
 8005292:	f001 fc79 	bl	8006b88 <pvPortMalloc>
 8005296:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005298:	69fb      	ldr	r3, [r7, #28]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d003      	beq.n	80052a6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800529e:	69fb      	ldr	r3, [r7, #28]
 80052a0:	697a      	ldr	r2, [r7, #20]
 80052a2:	631a      	str	r2, [r3, #48]	; 0x30
 80052a4:	e005      	b.n	80052b2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80052a6:	6978      	ldr	r0, [r7, #20]
 80052a8:	f001 fd3a 	bl	8006d20 <vPortFree>
 80052ac:	e001      	b.n	80052b2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80052ae:	2300      	movs	r3, #0
 80052b0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80052b2:	69fb      	ldr	r3, [r7, #28]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d017      	beq.n	80052e8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80052b8:	69fb      	ldr	r3, [r7, #28]
 80052ba:	2200      	movs	r2, #0
 80052bc:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80052c0:	88fa      	ldrh	r2, [r7, #6]
 80052c2:	2300      	movs	r3, #0
 80052c4:	9303      	str	r3, [sp, #12]
 80052c6:	69fb      	ldr	r3, [r7, #28]
 80052c8:	9302      	str	r3, [sp, #8]
 80052ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052cc:	9301      	str	r3, [sp, #4]
 80052ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052d0:	9300      	str	r3, [sp, #0]
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	68b9      	ldr	r1, [r7, #8]
 80052d6:	68f8      	ldr	r0, [r7, #12]
 80052d8:	f000 f80e 	bl	80052f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80052dc:	69f8      	ldr	r0, [r7, #28]
 80052de:	f000 f8b5 	bl	800544c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80052e2:	2301      	movs	r3, #1
 80052e4:	61bb      	str	r3, [r7, #24]
 80052e6:	e002      	b.n	80052ee <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80052e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80052ec:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80052ee:	69bb      	ldr	r3, [r7, #24]
	}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3720      	adds	r7, #32
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}

080052f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b088      	sub	sp, #32
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	60f8      	str	r0, [r7, #12]
 8005300:	60b9      	str	r1, [r7, #8]
 8005302:	607a      	str	r2, [r7, #4]
 8005304:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005308:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	461a      	mov	r2, r3
 8005310:	21a5      	movs	r1, #165	; 0xa5
 8005312:	f001 fe23 	bl	8006f5c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005318:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005320:	3b01      	subs	r3, #1
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	4413      	add	r3, r2
 8005326:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005328:	69bb      	ldr	r3, [r7, #24]
 800532a:	f023 0307 	bic.w	r3, r3, #7
 800532e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005330:	69bb      	ldr	r3, [r7, #24]
 8005332:	f003 0307 	and.w	r3, r3, #7
 8005336:	2b00      	cmp	r3, #0
 8005338:	d00a      	beq.n	8005350 <prvInitialiseNewTask+0x58>
	__asm volatile
 800533a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800533e:	f383 8811 	msr	BASEPRI, r3
 8005342:	f3bf 8f6f 	isb	sy
 8005346:	f3bf 8f4f 	dsb	sy
 800534a:	617b      	str	r3, [r7, #20]
}
 800534c:	bf00      	nop
 800534e:	e7fe      	b.n	800534e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d01f      	beq.n	8005396 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005356:	2300      	movs	r3, #0
 8005358:	61fb      	str	r3, [r7, #28]
 800535a:	e012      	b.n	8005382 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800535c:	68ba      	ldr	r2, [r7, #8]
 800535e:	69fb      	ldr	r3, [r7, #28]
 8005360:	4413      	add	r3, r2
 8005362:	7819      	ldrb	r1, [r3, #0]
 8005364:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005366:	69fb      	ldr	r3, [r7, #28]
 8005368:	4413      	add	r3, r2
 800536a:	3334      	adds	r3, #52	; 0x34
 800536c:	460a      	mov	r2, r1
 800536e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005370:	68ba      	ldr	r2, [r7, #8]
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	4413      	add	r3, r2
 8005376:	781b      	ldrb	r3, [r3, #0]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d006      	beq.n	800538a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800537c:	69fb      	ldr	r3, [r7, #28]
 800537e:	3301      	adds	r3, #1
 8005380:	61fb      	str	r3, [r7, #28]
 8005382:	69fb      	ldr	r3, [r7, #28]
 8005384:	2b0f      	cmp	r3, #15
 8005386:	d9e9      	bls.n	800535c <prvInitialiseNewTask+0x64>
 8005388:	e000      	b.n	800538c <prvInitialiseNewTask+0x94>
			{
				break;
 800538a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800538c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800538e:	2200      	movs	r2, #0
 8005390:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005394:	e003      	b.n	800539e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005398:	2200      	movs	r2, #0
 800539a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800539e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053a0:	2b37      	cmp	r3, #55	; 0x37
 80053a2:	d901      	bls.n	80053a8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80053a4:	2337      	movs	r3, #55	; 0x37
 80053a6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80053a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80053ac:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80053ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80053b2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80053b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053b6:	2200      	movs	r2, #0
 80053b8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80053ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053bc:	3304      	adds	r3, #4
 80053be:	4618      	mov	r0, r3
 80053c0:	f7ff f918 	bl	80045f4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80053c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053c6:	3318      	adds	r3, #24
 80053c8:	4618      	mov	r0, r3
 80053ca:	f7ff f913 	bl	80045f4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80053ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053d2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053d6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80053da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053dc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80053de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053e2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 80053e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053e6:	2200      	movs	r2, #0
 80053e8:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80053ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ec:	2200      	movs	r2, #0
 80053ee:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80053f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053f4:	2200      	movs	r2, #0
 80053f6:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80053fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053fc:	3358      	adds	r3, #88	; 0x58
 80053fe:	224c      	movs	r2, #76	; 0x4c
 8005400:	2100      	movs	r1, #0
 8005402:	4618      	mov	r0, r3
 8005404:	f001 fdaa 	bl	8006f5c <memset>
 8005408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800540a:	4a0d      	ldr	r2, [pc, #52]	; (8005440 <prvInitialiseNewTask+0x148>)
 800540c:	65da      	str	r2, [r3, #92]	; 0x5c
 800540e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005410:	4a0c      	ldr	r2, [pc, #48]	; (8005444 <prvInitialiseNewTask+0x14c>)
 8005412:	661a      	str	r2, [r3, #96]	; 0x60
 8005414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005416:	4a0c      	ldr	r2, [pc, #48]	; (8005448 <prvInitialiseNewTask+0x150>)
 8005418:	665a      	str	r2, [r3, #100]	; 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800541a:	683a      	ldr	r2, [r7, #0]
 800541c:	68f9      	ldr	r1, [r7, #12]
 800541e:	69b8      	ldr	r0, [r7, #24]
 8005420:	f001 f960 	bl	80066e4 <pxPortInitialiseStack>
 8005424:	4602      	mov	r2, r0
 8005426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005428:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800542a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800542c:	2b00      	cmp	r3, #0
 800542e:	d002      	beq.n	8005436 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005432:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005434:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005436:	bf00      	nop
 8005438:	3720      	adds	r7, #32
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
 800543e:	bf00      	nop
 8005440:	20005714 	.word	0x20005714
 8005444:	2000577c 	.word	0x2000577c
 8005448:	200057e4 	.word	0x200057e4

0800544c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b082      	sub	sp, #8
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005454:	f001 fa76 	bl	8006944 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005458:	4b2d      	ldr	r3, [pc, #180]	; (8005510 <prvAddNewTaskToReadyList+0xc4>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	3301      	adds	r3, #1
 800545e:	4a2c      	ldr	r2, [pc, #176]	; (8005510 <prvAddNewTaskToReadyList+0xc4>)
 8005460:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005462:	4b2c      	ldr	r3, [pc, #176]	; (8005514 <prvAddNewTaskToReadyList+0xc8>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d109      	bne.n	800547e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800546a:	4a2a      	ldr	r2, [pc, #168]	; (8005514 <prvAddNewTaskToReadyList+0xc8>)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005470:	4b27      	ldr	r3, [pc, #156]	; (8005510 <prvAddNewTaskToReadyList+0xc4>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	2b01      	cmp	r3, #1
 8005476:	d110      	bne.n	800549a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005478:	f000 fc44 	bl	8005d04 <prvInitialiseTaskLists>
 800547c:	e00d      	b.n	800549a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800547e:	4b26      	ldr	r3, [pc, #152]	; (8005518 <prvAddNewTaskToReadyList+0xcc>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d109      	bne.n	800549a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005486:	4b23      	ldr	r3, [pc, #140]	; (8005514 <prvAddNewTaskToReadyList+0xc8>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005490:	429a      	cmp	r2, r3
 8005492:	d802      	bhi.n	800549a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005494:	4a1f      	ldr	r2, [pc, #124]	; (8005514 <prvAddNewTaskToReadyList+0xc8>)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800549a:	4b20      	ldr	r3, [pc, #128]	; (800551c <prvAddNewTaskToReadyList+0xd0>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	3301      	adds	r3, #1
 80054a0:	4a1e      	ldr	r2, [pc, #120]	; (800551c <prvAddNewTaskToReadyList+0xd0>)
 80054a2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80054a4:	4b1d      	ldr	r3, [pc, #116]	; (800551c <prvAddNewTaskToReadyList+0xd0>)
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054b0:	4b1b      	ldr	r3, [pc, #108]	; (8005520 <prvAddNewTaskToReadyList+0xd4>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d903      	bls.n	80054c0 <prvAddNewTaskToReadyList+0x74>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054bc:	4a18      	ldr	r2, [pc, #96]	; (8005520 <prvAddNewTaskToReadyList+0xd4>)
 80054be:	6013      	str	r3, [r2, #0]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054c4:	4613      	mov	r3, r2
 80054c6:	009b      	lsls	r3, r3, #2
 80054c8:	4413      	add	r3, r2
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	4a15      	ldr	r2, [pc, #84]	; (8005524 <prvAddNewTaskToReadyList+0xd8>)
 80054ce:	441a      	add	r2, r3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	3304      	adds	r3, #4
 80054d4:	4619      	mov	r1, r3
 80054d6:	4610      	mov	r0, r2
 80054d8:	f7ff f899 	bl	800460e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80054dc:	f001 fa62 	bl	80069a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80054e0:	4b0d      	ldr	r3, [pc, #52]	; (8005518 <prvAddNewTaskToReadyList+0xcc>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d00e      	beq.n	8005506 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80054e8:	4b0a      	ldr	r3, [pc, #40]	; (8005514 <prvAddNewTaskToReadyList+0xc8>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d207      	bcs.n	8005506 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80054f6:	4b0c      	ldr	r3, [pc, #48]	; (8005528 <prvAddNewTaskToReadyList+0xdc>)
 80054f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054fc:	601a      	str	r2, [r3, #0]
 80054fe:	f3bf 8f4f 	dsb	sy
 8005502:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005506:	bf00      	nop
 8005508:	3708      	adds	r7, #8
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	2000198c 	.word	0x2000198c
 8005514:	200014b8 	.word	0x200014b8
 8005518:	20001998 	.word	0x20001998
 800551c:	200019a8 	.word	0x200019a8
 8005520:	20001994 	.word	0x20001994
 8005524:	200014bc 	.word	0x200014bc
 8005528:	e000ed04 	.word	0xe000ed04

0800552c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800552c:	b580      	push	{r7, lr}
 800552e:	b084      	sub	sp, #16
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005534:	2300      	movs	r3, #0
 8005536:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d017      	beq.n	800556e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800553e:	4b13      	ldr	r3, [pc, #76]	; (800558c <vTaskDelay+0x60>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d00a      	beq.n	800555c <vTaskDelay+0x30>
	__asm volatile
 8005546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800554a:	f383 8811 	msr	BASEPRI, r3
 800554e:	f3bf 8f6f 	isb	sy
 8005552:	f3bf 8f4f 	dsb	sy
 8005556:	60bb      	str	r3, [r7, #8]
}
 8005558:	bf00      	nop
 800555a:	e7fe      	b.n	800555a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800555c:	f000 f88c 	bl	8005678 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005560:	2100      	movs	r1, #0
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f000 fd1c 	bl	8005fa0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005568:	f000 f894 	bl	8005694 <xTaskResumeAll>
 800556c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d107      	bne.n	8005584 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005574:	4b06      	ldr	r3, [pc, #24]	; (8005590 <vTaskDelay+0x64>)
 8005576:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800557a:	601a      	str	r2, [r3, #0]
 800557c:	f3bf 8f4f 	dsb	sy
 8005580:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005584:	bf00      	nop
 8005586:	3710      	adds	r7, #16
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}
 800558c:	200019b4 	.word	0x200019b4
 8005590:	e000ed04 	.word	0xe000ed04

08005594 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b08a      	sub	sp, #40	; 0x28
 8005598:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800559a:	2300      	movs	r3, #0
 800559c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800559e:	2300      	movs	r3, #0
 80055a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80055a2:	463a      	mov	r2, r7
 80055a4:	1d39      	adds	r1, r7, #4
 80055a6:	f107 0308 	add.w	r3, r7, #8
 80055aa:	4618      	mov	r0, r3
 80055ac:	f7fe ffce 	bl	800454c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80055b0:	6839      	ldr	r1, [r7, #0]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	68ba      	ldr	r2, [r7, #8]
 80055b6:	9202      	str	r2, [sp, #8]
 80055b8:	9301      	str	r3, [sp, #4]
 80055ba:	2300      	movs	r3, #0
 80055bc:	9300      	str	r3, [sp, #0]
 80055be:	2300      	movs	r3, #0
 80055c0:	460a      	mov	r2, r1
 80055c2:	4925      	ldr	r1, [pc, #148]	; (8005658 <vTaskStartScheduler+0xc4>)
 80055c4:	4825      	ldr	r0, [pc, #148]	; (800565c <vTaskStartScheduler+0xc8>)
 80055c6:	f7ff fdf5 	bl	80051b4 <xTaskCreateStatic>
 80055ca:	4603      	mov	r3, r0
 80055cc:	4a24      	ldr	r2, [pc, #144]	; (8005660 <vTaskStartScheduler+0xcc>)
 80055ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80055d0:	4b23      	ldr	r3, [pc, #140]	; (8005660 <vTaskStartScheduler+0xcc>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d002      	beq.n	80055de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80055d8:	2301      	movs	r3, #1
 80055da:	617b      	str	r3, [r7, #20]
 80055dc:	e001      	b.n	80055e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80055de:	2300      	movs	r3, #0
 80055e0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d102      	bne.n	80055ee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80055e8:	f000 fd2e 	bl	8006048 <xTimerCreateTimerTask>
 80055ec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d11d      	bne.n	8005630 <vTaskStartScheduler+0x9c>
	__asm volatile
 80055f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055f8:	f383 8811 	msr	BASEPRI, r3
 80055fc:	f3bf 8f6f 	isb	sy
 8005600:	f3bf 8f4f 	dsb	sy
 8005604:	613b      	str	r3, [r7, #16]
}
 8005606:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005608:	4b16      	ldr	r3, [pc, #88]	; (8005664 <vTaskStartScheduler+0xd0>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	3358      	adds	r3, #88	; 0x58
 800560e:	4a16      	ldr	r2, [pc, #88]	; (8005668 <vTaskStartScheduler+0xd4>)
 8005610:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005612:	4b16      	ldr	r3, [pc, #88]	; (800566c <vTaskStartScheduler+0xd8>)
 8005614:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005618:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800561a:	4b15      	ldr	r3, [pc, #84]	; (8005670 <vTaskStartScheduler+0xdc>)
 800561c:	2201      	movs	r2, #1
 800561e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005620:	4b14      	ldr	r3, [pc, #80]	; (8005674 <vTaskStartScheduler+0xe0>)
 8005622:	2200      	movs	r2, #0
 8005624:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8005626:	f7fb fcbf 	bl	8000fa8 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800562a:	f001 f8e9 	bl	8006800 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800562e:	e00e      	b.n	800564e <vTaskStartScheduler+0xba>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005636:	d10a      	bne.n	800564e <vTaskStartScheduler+0xba>
	__asm volatile
 8005638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800563c:	f383 8811 	msr	BASEPRI, r3
 8005640:	f3bf 8f6f 	isb	sy
 8005644:	f3bf 8f4f 	dsb	sy
 8005648:	60fb      	str	r3, [r7, #12]
}
 800564a:	bf00      	nop
 800564c:	e7fe      	b.n	800564c <vTaskStartScheduler+0xb8>
}
 800564e:	bf00      	nop
 8005650:	3718      	adds	r7, #24
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}
 8005656:	bf00      	nop
 8005658:	080071e8 	.word	0x080071e8
 800565c:	08005cd5 	.word	0x08005cd5
 8005660:	200019b0 	.word	0x200019b0
 8005664:	200014b8 	.word	0x200014b8
 8005668:	2000005c 	.word	0x2000005c
 800566c:	200019ac 	.word	0x200019ac
 8005670:	20001998 	.word	0x20001998
 8005674:	20001990 	.word	0x20001990

08005678 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005678:	b480      	push	{r7}
 800567a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800567c:	4b04      	ldr	r3, [pc, #16]	; (8005690 <vTaskSuspendAll+0x18>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	3301      	adds	r3, #1
 8005682:	4a03      	ldr	r2, [pc, #12]	; (8005690 <vTaskSuspendAll+0x18>)
 8005684:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005686:	bf00      	nop
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr
 8005690:	200019b4 	.word	0x200019b4

08005694 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b084      	sub	sp, #16
 8005698:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800569a:	2300      	movs	r3, #0
 800569c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800569e:	2300      	movs	r3, #0
 80056a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80056a2:	4b42      	ldr	r3, [pc, #264]	; (80057ac <xTaskResumeAll+0x118>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d10a      	bne.n	80056c0 <xTaskResumeAll+0x2c>
	__asm volatile
 80056aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056ae:	f383 8811 	msr	BASEPRI, r3
 80056b2:	f3bf 8f6f 	isb	sy
 80056b6:	f3bf 8f4f 	dsb	sy
 80056ba:	603b      	str	r3, [r7, #0]
}
 80056bc:	bf00      	nop
 80056be:	e7fe      	b.n	80056be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80056c0:	f001 f940 	bl	8006944 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80056c4:	4b39      	ldr	r3, [pc, #228]	; (80057ac <xTaskResumeAll+0x118>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	3b01      	subs	r3, #1
 80056ca:	4a38      	ldr	r2, [pc, #224]	; (80057ac <xTaskResumeAll+0x118>)
 80056cc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80056ce:	4b37      	ldr	r3, [pc, #220]	; (80057ac <xTaskResumeAll+0x118>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d162      	bne.n	800579c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80056d6:	4b36      	ldr	r3, [pc, #216]	; (80057b0 <xTaskResumeAll+0x11c>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d05e      	beq.n	800579c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80056de:	e02f      	b.n	8005740 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056e0:	4b34      	ldr	r3, [pc, #208]	; (80057b4 <xTaskResumeAll+0x120>)
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	3318      	adds	r3, #24
 80056ec:	4618      	mov	r0, r3
 80056ee:	f7fe ffeb 	bl	80046c8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	3304      	adds	r3, #4
 80056f6:	4618      	mov	r0, r3
 80056f8:	f7fe ffe6 	bl	80046c8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005700:	4b2d      	ldr	r3, [pc, #180]	; (80057b8 <xTaskResumeAll+0x124>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	429a      	cmp	r2, r3
 8005706:	d903      	bls.n	8005710 <xTaskResumeAll+0x7c>
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800570c:	4a2a      	ldr	r2, [pc, #168]	; (80057b8 <xTaskResumeAll+0x124>)
 800570e:	6013      	str	r3, [r2, #0]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005714:	4613      	mov	r3, r2
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	4413      	add	r3, r2
 800571a:	009b      	lsls	r3, r3, #2
 800571c:	4a27      	ldr	r2, [pc, #156]	; (80057bc <xTaskResumeAll+0x128>)
 800571e:	441a      	add	r2, r3
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	3304      	adds	r3, #4
 8005724:	4619      	mov	r1, r3
 8005726:	4610      	mov	r0, r2
 8005728:	f7fe ff71 	bl	800460e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005730:	4b23      	ldr	r3, [pc, #140]	; (80057c0 <xTaskResumeAll+0x12c>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005736:	429a      	cmp	r2, r3
 8005738:	d302      	bcc.n	8005740 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800573a:	4b22      	ldr	r3, [pc, #136]	; (80057c4 <xTaskResumeAll+0x130>)
 800573c:	2201      	movs	r2, #1
 800573e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005740:	4b1c      	ldr	r3, [pc, #112]	; (80057b4 <xTaskResumeAll+0x120>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d1cb      	bne.n	80056e0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d001      	beq.n	8005752 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800574e:	f000 fb7b 	bl	8005e48 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005752:	4b1d      	ldr	r3, [pc, #116]	; (80057c8 <xTaskResumeAll+0x134>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d010      	beq.n	8005780 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800575e:	f000 f847 	bl	80057f0 <xTaskIncrementTick>
 8005762:	4603      	mov	r3, r0
 8005764:	2b00      	cmp	r3, #0
 8005766:	d002      	beq.n	800576e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005768:	4b16      	ldr	r3, [pc, #88]	; (80057c4 <xTaskResumeAll+0x130>)
 800576a:	2201      	movs	r2, #1
 800576c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	3b01      	subs	r3, #1
 8005772:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d1f1      	bne.n	800575e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800577a:	4b13      	ldr	r3, [pc, #76]	; (80057c8 <xTaskResumeAll+0x134>)
 800577c:	2200      	movs	r2, #0
 800577e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005780:	4b10      	ldr	r3, [pc, #64]	; (80057c4 <xTaskResumeAll+0x130>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d009      	beq.n	800579c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005788:	2301      	movs	r3, #1
 800578a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800578c:	4b0f      	ldr	r3, [pc, #60]	; (80057cc <xTaskResumeAll+0x138>)
 800578e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005792:	601a      	str	r2, [r3, #0]
 8005794:	f3bf 8f4f 	dsb	sy
 8005798:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800579c:	f001 f902 	bl	80069a4 <vPortExitCritical>

	return xAlreadyYielded;
 80057a0:	68bb      	ldr	r3, [r7, #8]
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	3710      	adds	r7, #16
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	200019b4 	.word	0x200019b4
 80057b0:	2000198c 	.word	0x2000198c
 80057b4:	2000194c 	.word	0x2000194c
 80057b8:	20001994 	.word	0x20001994
 80057bc:	200014bc 	.word	0x200014bc
 80057c0:	200014b8 	.word	0x200014b8
 80057c4:	200019a0 	.word	0x200019a0
 80057c8:	2000199c 	.word	0x2000199c
 80057cc:	e000ed04 	.word	0xe000ed04

080057d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80057d0:	b480      	push	{r7}
 80057d2:	b083      	sub	sp, #12
 80057d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80057d6:	4b05      	ldr	r3, [pc, #20]	; (80057ec <xTaskGetTickCount+0x1c>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80057dc:	687b      	ldr	r3, [r7, #4]
}
 80057de:	4618      	mov	r0, r3
 80057e0:	370c      	adds	r7, #12
 80057e2:	46bd      	mov	sp, r7
 80057e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e8:	4770      	bx	lr
 80057ea:	bf00      	nop
 80057ec:	20001990 	.word	0x20001990

080057f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b086      	sub	sp, #24
 80057f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80057f6:	2300      	movs	r3, #0
 80057f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057fa:	4b4f      	ldr	r3, [pc, #316]	; (8005938 <xTaskIncrementTick+0x148>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	f040 808f 	bne.w	8005922 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005804:	4b4d      	ldr	r3, [pc, #308]	; (800593c <xTaskIncrementTick+0x14c>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	3301      	adds	r3, #1
 800580a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800580c:	4a4b      	ldr	r2, [pc, #300]	; (800593c <xTaskIncrementTick+0x14c>)
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d120      	bne.n	800585a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005818:	4b49      	ldr	r3, [pc, #292]	; (8005940 <xTaskIncrementTick+0x150>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d00a      	beq.n	8005838 <xTaskIncrementTick+0x48>
	__asm volatile
 8005822:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005826:	f383 8811 	msr	BASEPRI, r3
 800582a:	f3bf 8f6f 	isb	sy
 800582e:	f3bf 8f4f 	dsb	sy
 8005832:	603b      	str	r3, [r7, #0]
}
 8005834:	bf00      	nop
 8005836:	e7fe      	b.n	8005836 <xTaskIncrementTick+0x46>
 8005838:	4b41      	ldr	r3, [pc, #260]	; (8005940 <xTaskIncrementTick+0x150>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	60fb      	str	r3, [r7, #12]
 800583e:	4b41      	ldr	r3, [pc, #260]	; (8005944 <xTaskIncrementTick+0x154>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a3f      	ldr	r2, [pc, #252]	; (8005940 <xTaskIncrementTick+0x150>)
 8005844:	6013      	str	r3, [r2, #0]
 8005846:	4a3f      	ldr	r2, [pc, #252]	; (8005944 <xTaskIncrementTick+0x154>)
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6013      	str	r3, [r2, #0]
 800584c:	4b3e      	ldr	r3, [pc, #248]	; (8005948 <xTaskIncrementTick+0x158>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	3301      	adds	r3, #1
 8005852:	4a3d      	ldr	r2, [pc, #244]	; (8005948 <xTaskIncrementTick+0x158>)
 8005854:	6013      	str	r3, [r2, #0]
 8005856:	f000 faf7 	bl	8005e48 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800585a:	4b3c      	ldr	r3, [pc, #240]	; (800594c <xTaskIncrementTick+0x15c>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	693a      	ldr	r2, [r7, #16]
 8005860:	429a      	cmp	r2, r3
 8005862:	d349      	bcc.n	80058f8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005864:	4b36      	ldr	r3, [pc, #216]	; (8005940 <xTaskIncrementTick+0x150>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d104      	bne.n	8005878 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800586e:	4b37      	ldr	r3, [pc, #220]	; (800594c <xTaskIncrementTick+0x15c>)
 8005870:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005874:	601a      	str	r2, [r3, #0]
					break;
 8005876:	e03f      	b.n	80058f8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005878:	4b31      	ldr	r3, [pc, #196]	; (8005940 <xTaskIncrementTick+0x150>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	68db      	ldr	r3, [r3, #12]
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005888:	693a      	ldr	r2, [r7, #16]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	429a      	cmp	r2, r3
 800588e:	d203      	bcs.n	8005898 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005890:	4a2e      	ldr	r2, [pc, #184]	; (800594c <xTaskIncrementTick+0x15c>)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005896:	e02f      	b.n	80058f8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	3304      	adds	r3, #4
 800589c:	4618      	mov	r0, r3
 800589e:	f7fe ff13 	bl	80046c8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d004      	beq.n	80058b4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	3318      	adds	r3, #24
 80058ae:	4618      	mov	r0, r3
 80058b0:	f7fe ff0a 	bl	80046c8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058b8:	4b25      	ldr	r3, [pc, #148]	; (8005950 <xTaskIncrementTick+0x160>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	429a      	cmp	r2, r3
 80058be:	d903      	bls.n	80058c8 <xTaskIncrementTick+0xd8>
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058c4:	4a22      	ldr	r2, [pc, #136]	; (8005950 <xTaskIncrementTick+0x160>)
 80058c6:	6013      	str	r3, [r2, #0]
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058cc:	4613      	mov	r3, r2
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	4413      	add	r3, r2
 80058d2:	009b      	lsls	r3, r3, #2
 80058d4:	4a1f      	ldr	r2, [pc, #124]	; (8005954 <xTaskIncrementTick+0x164>)
 80058d6:	441a      	add	r2, r3
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	3304      	adds	r3, #4
 80058dc:	4619      	mov	r1, r3
 80058de:	4610      	mov	r0, r2
 80058e0:	f7fe fe95 	bl	800460e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058e8:	4b1b      	ldr	r3, [pc, #108]	; (8005958 <xTaskIncrementTick+0x168>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058ee:	429a      	cmp	r2, r3
 80058f0:	d3b8      	bcc.n	8005864 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80058f2:	2301      	movs	r3, #1
 80058f4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80058f6:	e7b5      	b.n	8005864 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80058f8:	4b17      	ldr	r3, [pc, #92]	; (8005958 <xTaskIncrementTick+0x168>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058fe:	4915      	ldr	r1, [pc, #84]	; (8005954 <xTaskIncrementTick+0x164>)
 8005900:	4613      	mov	r3, r2
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	4413      	add	r3, r2
 8005906:	009b      	lsls	r3, r3, #2
 8005908:	440b      	add	r3, r1
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	2b01      	cmp	r3, #1
 800590e:	d901      	bls.n	8005914 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005910:	2301      	movs	r3, #1
 8005912:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005914:	4b11      	ldr	r3, [pc, #68]	; (800595c <xTaskIncrementTick+0x16c>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d007      	beq.n	800592c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800591c:	2301      	movs	r3, #1
 800591e:	617b      	str	r3, [r7, #20]
 8005920:	e004      	b.n	800592c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005922:	4b0f      	ldr	r3, [pc, #60]	; (8005960 <xTaskIncrementTick+0x170>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	3301      	adds	r3, #1
 8005928:	4a0d      	ldr	r2, [pc, #52]	; (8005960 <xTaskIncrementTick+0x170>)
 800592a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800592c:	697b      	ldr	r3, [r7, #20]
}
 800592e:	4618      	mov	r0, r3
 8005930:	3718      	adds	r7, #24
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
 8005936:	bf00      	nop
 8005938:	200019b4 	.word	0x200019b4
 800593c:	20001990 	.word	0x20001990
 8005940:	20001944 	.word	0x20001944
 8005944:	20001948 	.word	0x20001948
 8005948:	200019a4 	.word	0x200019a4
 800594c:	200019ac 	.word	0x200019ac
 8005950:	20001994 	.word	0x20001994
 8005954:	200014bc 	.word	0x200014bc
 8005958:	200014b8 	.word	0x200014b8
 800595c:	200019a0 	.word	0x200019a0
 8005960:	2000199c 	.word	0x2000199c

08005964 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b084      	sub	sp, #16
 8005968:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800596a:	4b36      	ldr	r3, [pc, #216]	; (8005a44 <vTaskSwitchContext+0xe0>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d003      	beq.n	800597a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005972:	4b35      	ldr	r3, [pc, #212]	; (8005a48 <vTaskSwitchContext+0xe4>)
 8005974:	2201      	movs	r2, #1
 8005976:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005978:	e05f      	b.n	8005a3a <vTaskSwitchContext+0xd6>
		xYieldPending = pdFALSE;
 800597a:	4b33      	ldr	r3, [pc, #204]	; (8005a48 <vTaskSwitchContext+0xe4>)
 800597c:	2200      	movs	r2, #0
 800597e:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8005980:	f7fb fb19 	bl	8000fb6 <getRunTimeCounterValue>
 8005984:	4603      	mov	r3, r0
 8005986:	4a31      	ldr	r2, [pc, #196]	; (8005a4c <vTaskSwitchContext+0xe8>)
 8005988:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800598a:	4b30      	ldr	r3, [pc, #192]	; (8005a4c <vTaskSwitchContext+0xe8>)
 800598c:	681a      	ldr	r2, [r3, #0]
 800598e:	4b30      	ldr	r3, [pc, #192]	; (8005a50 <vTaskSwitchContext+0xec>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	429a      	cmp	r2, r3
 8005994:	d909      	bls.n	80059aa <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8005996:	4b2f      	ldr	r3, [pc, #188]	; (8005a54 <vTaskSwitchContext+0xf0>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800599c:	4a2b      	ldr	r2, [pc, #172]	; (8005a4c <vTaskSwitchContext+0xe8>)
 800599e:	6810      	ldr	r0, [r2, #0]
 80059a0:	4a2b      	ldr	r2, [pc, #172]	; (8005a50 <vTaskSwitchContext+0xec>)
 80059a2:	6812      	ldr	r2, [r2, #0]
 80059a4:	1a82      	subs	r2, r0, r2
 80059a6:	440a      	add	r2, r1
 80059a8:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 80059aa:	4b28      	ldr	r3, [pc, #160]	; (8005a4c <vTaskSwitchContext+0xe8>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a28      	ldr	r2, [pc, #160]	; (8005a50 <vTaskSwitchContext+0xec>)
 80059b0:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059b2:	4b29      	ldr	r3, [pc, #164]	; (8005a58 <vTaskSwitchContext+0xf4>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	60fb      	str	r3, [r7, #12]
 80059b8:	e010      	b.n	80059dc <vTaskSwitchContext+0x78>
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d10a      	bne.n	80059d6 <vTaskSwitchContext+0x72>
	__asm volatile
 80059c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059c4:	f383 8811 	msr	BASEPRI, r3
 80059c8:	f3bf 8f6f 	isb	sy
 80059cc:	f3bf 8f4f 	dsb	sy
 80059d0:	607b      	str	r3, [r7, #4]
}
 80059d2:	bf00      	nop
 80059d4:	e7fe      	b.n	80059d4 <vTaskSwitchContext+0x70>
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	3b01      	subs	r3, #1
 80059da:	60fb      	str	r3, [r7, #12]
 80059dc:	491f      	ldr	r1, [pc, #124]	; (8005a5c <vTaskSwitchContext+0xf8>)
 80059de:	68fa      	ldr	r2, [r7, #12]
 80059e0:	4613      	mov	r3, r2
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	4413      	add	r3, r2
 80059e6:	009b      	lsls	r3, r3, #2
 80059e8:	440b      	add	r3, r1
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d0e4      	beq.n	80059ba <vTaskSwitchContext+0x56>
 80059f0:	68fa      	ldr	r2, [r7, #12]
 80059f2:	4613      	mov	r3, r2
 80059f4:	009b      	lsls	r3, r3, #2
 80059f6:	4413      	add	r3, r2
 80059f8:	009b      	lsls	r3, r3, #2
 80059fa:	4a18      	ldr	r2, [pc, #96]	; (8005a5c <vTaskSwitchContext+0xf8>)
 80059fc:	4413      	add	r3, r2
 80059fe:	60bb      	str	r3, [r7, #8]
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	685a      	ldr	r2, [r3, #4]
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	605a      	str	r2, [r3, #4]
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	685a      	ldr	r2, [r3, #4]
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	3308      	adds	r3, #8
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d104      	bne.n	8005a20 <vTaskSwitchContext+0xbc>
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	685a      	ldr	r2, [r3, #4]
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	605a      	str	r2, [r3, #4]
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	68db      	ldr	r3, [r3, #12]
 8005a26:	4a0b      	ldr	r2, [pc, #44]	; (8005a54 <vTaskSwitchContext+0xf0>)
 8005a28:	6013      	str	r3, [r2, #0]
 8005a2a:	4a0b      	ldr	r2, [pc, #44]	; (8005a58 <vTaskSwitchContext+0xf4>)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005a30:	4b08      	ldr	r3, [pc, #32]	; (8005a54 <vTaskSwitchContext+0xf0>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	3358      	adds	r3, #88	; 0x58
 8005a36:	4a0a      	ldr	r2, [pc, #40]	; (8005a60 <vTaskSwitchContext+0xfc>)
 8005a38:	6013      	str	r3, [r2, #0]
}
 8005a3a:	bf00      	nop
 8005a3c:	3710      	adds	r7, #16
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}
 8005a42:	bf00      	nop
 8005a44:	200019b4 	.word	0x200019b4
 8005a48:	200019a0 	.word	0x200019a0
 8005a4c:	200019bc 	.word	0x200019bc
 8005a50:	200019b8 	.word	0x200019b8
 8005a54:	200014b8 	.word	0x200014b8
 8005a58:	20001994 	.word	0x20001994
 8005a5c:	200014bc 	.word	0x200014bc
 8005a60:	2000005c 	.word	0x2000005c

08005a64 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b084      	sub	sp, #16
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
 8005a6c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d10a      	bne.n	8005a8a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a78:	f383 8811 	msr	BASEPRI, r3
 8005a7c:	f3bf 8f6f 	isb	sy
 8005a80:	f3bf 8f4f 	dsb	sy
 8005a84:	60fb      	str	r3, [r7, #12]
}
 8005a86:	bf00      	nop
 8005a88:	e7fe      	b.n	8005a88 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005a8a:	4b07      	ldr	r3, [pc, #28]	; (8005aa8 <vTaskPlaceOnEventList+0x44>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	3318      	adds	r3, #24
 8005a90:	4619      	mov	r1, r3
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f7fe fddf 	bl	8004656 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005a98:	2101      	movs	r1, #1
 8005a9a:	6838      	ldr	r0, [r7, #0]
 8005a9c:	f000 fa80 	bl	8005fa0 <prvAddCurrentTaskToDelayedList>
}
 8005aa0:	bf00      	nop
 8005aa2:	3710      	adds	r7, #16
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	200014b8 	.word	0x200014b8

08005aac <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b086      	sub	sp, #24
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	60f8      	str	r0, [r7, #12]
 8005ab4:	60b9      	str	r1, [r7, #8]
 8005ab6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d10a      	bne.n	8005ad4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8005abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ac2:	f383 8811 	msr	BASEPRI, r3
 8005ac6:	f3bf 8f6f 	isb	sy
 8005aca:	f3bf 8f4f 	dsb	sy
 8005ace:	617b      	str	r3, [r7, #20]
}
 8005ad0:	bf00      	nop
 8005ad2:	e7fe      	b.n	8005ad2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005ad4:	4b0a      	ldr	r3, [pc, #40]	; (8005b00 <vTaskPlaceOnEventListRestricted+0x54>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	3318      	adds	r3, #24
 8005ada:	4619      	mov	r1, r3
 8005adc:	68f8      	ldr	r0, [r7, #12]
 8005ade:	f7fe fd96 	bl	800460e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d002      	beq.n	8005aee <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005ae8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005aec:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005aee:	6879      	ldr	r1, [r7, #4]
 8005af0:	68b8      	ldr	r0, [r7, #8]
 8005af2:	f000 fa55 	bl	8005fa0 <prvAddCurrentTaskToDelayedList>
	}
 8005af6:	bf00      	nop
 8005af8:	3718      	adds	r7, #24
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}
 8005afe:	bf00      	nop
 8005b00:	200014b8 	.word	0x200014b8

08005b04 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b086      	sub	sp, #24
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	68db      	ldr	r3, [r3, #12]
 8005b12:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d10a      	bne.n	8005b30 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b1e:	f383 8811 	msr	BASEPRI, r3
 8005b22:	f3bf 8f6f 	isb	sy
 8005b26:	f3bf 8f4f 	dsb	sy
 8005b2a:	60fb      	str	r3, [r7, #12]
}
 8005b2c:	bf00      	nop
 8005b2e:	e7fe      	b.n	8005b2e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	3318      	adds	r3, #24
 8005b34:	4618      	mov	r0, r3
 8005b36:	f7fe fdc7 	bl	80046c8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b3a:	4b1e      	ldr	r3, [pc, #120]	; (8005bb4 <xTaskRemoveFromEventList+0xb0>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d11d      	bne.n	8005b7e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	3304      	adds	r3, #4
 8005b46:	4618      	mov	r0, r3
 8005b48:	f7fe fdbe 	bl	80046c8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b50:	4b19      	ldr	r3, [pc, #100]	; (8005bb8 <xTaskRemoveFromEventList+0xb4>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d903      	bls.n	8005b60 <xTaskRemoveFromEventList+0x5c>
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b5c:	4a16      	ldr	r2, [pc, #88]	; (8005bb8 <xTaskRemoveFromEventList+0xb4>)
 8005b5e:	6013      	str	r3, [r2, #0]
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b64:	4613      	mov	r3, r2
 8005b66:	009b      	lsls	r3, r3, #2
 8005b68:	4413      	add	r3, r2
 8005b6a:	009b      	lsls	r3, r3, #2
 8005b6c:	4a13      	ldr	r2, [pc, #76]	; (8005bbc <xTaskRemoveFromEventList+0xb8>)
 8005b6e:	441a      	add	r2, r3
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	3304      	adds	r3, #4
 8005b74:	4619      	mov	r1, r3
 8005b76:	4610      	mov	r0, r2
 8005b78:	f7fe fd49 	bl	800460e <vListInsertEnd>
 8005b7c:	e005      	b.n	8005b8a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	3318      	adds	r3, #24
 8005b82:	4619      	mov	r1, r3
 8005b84:	480e      	ldr	r0, [pc, #56]	; (8005bc0 <xTaskRemoveFromEventList+0xbc>)
 8005b86:	f7fe fd42 	bl	800460e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b8e:	4b0d      	ldr	r3, [pc, #52]	; (8005bc4 <xTaskRemoveFromEventList+0xc0>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d905      	bls.n	8005ba4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005b9c:	4b0a      	ldr	r3, [pc, #40]	; (8005bc8 <xTaskRemoveFromEventList+0xc4>)
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	601a      	str	r2, [r3, #0]
 8005ba2:	e001      	b.n	8005ba8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005ba8:	697b      	ldr	r3, [r7, #20]
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3718      	adds	r7, #24
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}
 8005bb2:	bf00      	nop
 8005bb4:	200019b4 	.word	0x200019b4
 8005bb8:	20001994 	.word	0x20001994
 8005bbc:	200014bc 	.word	0x200014bc
 8005bc0:	2000194c 	.word	0x2000194c
 8005bc4:	200014b8 	.word	0x200014b8
 8005bc8:	200019a0 	.word	0x200019a0

08005bcc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b083      	sub	sp, #12
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005bd4:	4b06      	ldr	r3, [pc, #24]	; (8005bf0 <vTaskInternalSetTimeOutState+0x24>)
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005bdc:	4b05      	ldr	r3, [pc, #20]	; (8005bf4 <vTaskInternalSetTimeOutState+0x28>)
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	605a      	str	r2, [r3, #4]
}
 8005be4:	bf00      	nop
 8005be6:	370c      	adds	r7, #12
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr
 8005bf0:	200019a4 	.word	0x200019a4
 8005bf4:	20001990 	.word	0x20001990

08005bf8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b088      	sub	sp, #32
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
 8005c00:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d10a      	bne.n	8005c1e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c0c:	f383 8811 	msr	BASEPRI, r3
 8005c10:	f3bf 8f6f 	isb	sy
 8005c14:	f3bf 8f4f 	dsb	sy
 8005c18:	613b      	str	r3, [r7, #16]
}
 8005c1a:	bf00      	nop
 8005c1c:	e7fe      	b.n	8005c1c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d10a      	bne.n	8005c3a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c28:	f383 8811 	msr	BASEPRI, r3
 8005c2c:	f3bf 8f6f 	isb	sy
 8005c30:	f3bf 8f4f 	dsb	sy
 8005c34:	60fb      	str	r3, [r7, #12]
}
 8005c36:	bf00      	nop
 8005c38:	e7fe      	b.n	8005c38 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005c3a:	f000 fe83 	bl	8006944 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005c3e:	4b1d      	ldr	r3, [pc, #116]	; (8005cb4 <xTaskCheckForTimeOut+0xbc>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	69ba      	ldr	r2, [r7, #24]
 8005c4a:	1ad3      	subs	r3, r2, r3
 8005c4c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c56:	d102      	bne.n	8005c5e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	61fb      	str	r3, [r7, #28]
 8005c5c:	e023      	b.n	8005ca6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	4b15      	ldr	r3, [pc, #84]	; (8005cb8 <xTaskCheckForTimeOut+0xc0>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	429a      	cmp	r2, r3
 8005c68:	d007      	beq.n	8005c7a <xTaskCheckForTimeOut+0x82>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	69ba      	ldr	r2, [r7, #24]
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d302      	bcc.n	8005c7a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005c74:	2301      	movs	r3, #1
 8005c76:	61fb      	str	r3, [r7, #28]
 8005c78:	e015      	b.n	8005ca6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	697a      	ldr	r2, [r7, #20]
 8005c80:	429a      	cmp	r2, r3
 8005c82:	d20b      	bcs.n	8005c9c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	1ad2      	subs	r2, r2, r3
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	f7ff ff9b 	bl	8005bcc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005c96:	2300      	movs	r3, #0
 8005c98:	61fb      	str	r3, [r7, #28]
 8005c9a:	e004      	b.n	8005ca6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005ca6:	f000 fe7d 	bl	80069a4 <vPortExitCritical>

	return xReturn;
 8005caa:	69fb      	ldr	r3, [r7, #28]
}
 8005cac:	4618      	mov	r0, r3
 8005cae:	3720      	adds	r7, #32
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	bd80      	pop	{r7, pc}
 8005cb4:	20001990 	.word	0x20001990
 8005cb8:	200019a4 	.word	0x200019a4

08005cbc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005cc0:	4b03      	ldr	r3, [pc, #12]	; (8005cd0 <vTaskMissedYield+0x14>)
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	601a      	str	r2, [r3, #0]
}
 8005cc6:	bf00      	nop
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr
 8005cd0:	200019a0 	.word	0x200019a0

08005cd4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b082      	sub	sp, #8
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005cdc:	f000 f852 	bl	8005d84 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005ce0:	4b06      	ldr	r3, [pc, #24]	; (8005cfc <prvIdleTask+0x28>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d9f9      	bls.n	8005cdc <prvIdleTask+0x8>
			{
				taskYIELD();
 8005ce8:	4b05      	ldr	r3, [pc, #20]	; (8005d00 <prvIdleTask+0x2c>)
 8005cea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cee:	601a      	str	r2, [r3, #0]
 8005cf0:	f3bf 8f4f 	dsb	sy
 8005cf4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005cf8:	e7f0      	b.n	8005cdc <prvIdleTask+0x8>
 8005cfa:	bf00      	nop
 8005cfc:	200014bc 	.word	0x200014bc
 8005d00:	e000ed04 	.word	0xe000ed04

08005d04 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b082      	sub	sp, #8
 8005d08:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	607b      	str	r3, [r7, #4]
 8005d0e:	e00c      	b.n	8005d2a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005d10:	687a      	ldr	r2, [r7, #4]
 8005d12:	4613      	mov	r3, r2
 8005d14:	009b      	lsls	r3, r3, #2
 8005d16:	4413      	add	r3, r2
 8005d18:	009b      	lsls	r3, r3, #2
 8005d1a:	4a12      	ldr	r2, [pc, #72]	; (8005d64 <prvInitialiseTaskLists+0x60>)
 8005d1c:	4413      	add	r3, r2
 8005d1e:	4618      	mov	r0, r3
 8005d20:	f7fe fc48 	bl	80045b4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	3301      	adds	r3, #1
 8005d28:	607b      	str	r3, [r7, #4]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2b37      	cmp	r3, #55	; 0x37
 8005d2e:	d9ef      	bls.n	8005d10 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005d30:	480d      	ldr	r0, [pc, #52]	; (8005d68 <prvInitialiseTaskLists+0x64>)
 8005d32:	f7fe fc3f 	bl	80045b4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005d36:	480d      	ldr	r0, [pc, #52]	; (8005d6c <prvInitialiseTaskLists+0x68>)
 8005d38:	f7fe fc3c 	bl	80045b4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005d3c:	480c      	ldr	r0, [pc, #48]	; (8005d70 <prvInitialiseTaskLists+0x6c>)
 8005d3e:	f7fe fc39 	bl	80045b4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005d42:	480c      	ldr	r0, [pc, #48]	; (8005d74 <prvInitialiseTaskLists+0x70>)
 8005d44:	f7fe fc36 	bl	80045b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005d48:	480b      	ldr	r0, [pc, #44]	; (8005d78 <prvInitialiseTaskLists+0x74>)
 8005d4a:	f7fe fc33 	bl	80045b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005d4e:	4b0b      	ldr	r3, [pc, #44]	; (8005d7c <prvInitialiseTaskLists+0x78>)
 8005d50:	4a05      	ldr	r2, [pc, #20]	; (8005d68 <prvInitialiseTaskLists+0x64>)
 8005d52:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005d54:	4b0a      	ldr	r3, [pc, #40]	; (8005d80 <prvInitialiseTaskLists+0x7c>)
 8005d56:	4a05      	ldr	r2, [pc, #20]	; (8005d6c <prvInitialiseTaskLists+0x68>)
 8005d58:	601a      	str	r2, [r3, #0]
}
 8005d5a:	bf00      	nop
 8005d5c:	3708      	adds	r7, #8
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}
 8005d62:	bf00      	nop
 8005d64:	200014bc 	.word	0x200014bc
 8005d68:	2000191c 	.word	0x2000191c
 8005d6c:	20001930 	.word	0x20001930
 8005d70:	2000194c 	.word	0x2000194c
 8005d74:	20001960 	.word	0x20001960
 8005d78:	20001978 	.word	0x20001978
 8005d7c:	20001944 	.word	0x20001944
 8005d80:	20001948 	.word	0x20001948

08005d84 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b082      	sub	sp, #8
 8005d88:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005d8a:	e019      	b.n	8005dc0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005d8c:	f000 fdda 	bl	8006944 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d90:	4b10      	ldr	r3, [pc, #64]	; (8005dd4 <prvCheckTasksWaitingTermination+0x50>)
 8005d92:	68db      	ldr	r3, [r3, #12]
 8005d94:	68db      	ldr	r3, [r3, #12]
 8005d96:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	3304      	adds	r3, #4
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f7fe fc93 	bl	80046c8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005da2:	4b0d      	ldr	r3, [pc, #52]	; (8005dd8 <prvCheckTasksWaitingTermination+0x54>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	3b01      	subs	r3, #1
 8005da8:	4a0b      	ldr	r2, [pc, #44]	; (8005dd8 <prvCheckTasksWaitingTermination+0x54>)
 8005daa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005dac:	4b0b      	ldr	r3, [pc, #44]	; (8005ddc <prvCheckTasksWaitingTermination+0x58>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	3b01      	subs	r3, #1
 8005db2:	4a0a      	ldr	r2, [pc, #40]	; (8005ddc <prvCheckTasksWaitingTermination+0x58>)
 8005db4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005db6:	f000 fdf5 	bl	80069a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f000 f810 	bl	8005de0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005dc0:	4b06      	ldr	r3, [pc, #24]	; (8005ddc <prvCheckTasksWaitingTermination+0x58>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d1e1      	bne.n	8005d8c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005dc8:	bf00      	nop
 8005dca:	bf00      	nop
 8005dcc:	3708      	adds	r7, #8
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}
 8005dd2:	bf00      	nop
 8005dd4:	20001960 	.word	0x20001960
 8005dd8:	2000198c 	.word	0x2000198c
 8005ddc:	20001974 	.word	0x20001974

08005de0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	3358      	adds	r3, #88	; 0x58
 8005dec:	4618      	mov	r0, r3
 8005dee:	f001 f8bd 	bl	8006f6c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d108      	bne.n	8005e0e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e00:	4618      	mov	r0, r3
 8005e02:	f000 ff8d 	bl	8006d20 <vPortFree>
				vPortFree( pxTCB );
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f000 ff8a 	bl	8006d20 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005e0c:	e018      	b.n	8005e40 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d103      	bne.n	8005e20 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f000 ff81 	bl	8006d20 <vPortFree>
	}
 8005e1e:	e00f      	b.n	8005e40 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 8005e26:	2b02      	cmp	r3, #2
 8005e28:	d00a      	beq.n	8005e40 <prvDeleteTCB+0x60>
	__asm volatile
 8005e2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e2e:	f383 8811 	msr	BASEPRI, r3
 8005e32:	f3bf 8f6f 	isb	sy
 8005e36:	f3bf 8f4f 	dsb	sy
 8005e3a:	60fb      	str	r3, [r7, #12]
}
 8005e3c:	bf00      	nop
 8005e3e:	e7fe      	b.n	8005e3e <prvDeleteTCB+0x5e>
	}
 8005e40:	bf00      	nop
 8005e42:	3710      	adds	r7, #16
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}

08005e48 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b083      	sub	sp, #12
 8005e4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e4e:	4b0c      	ldr	r3, [pc, #48]	; (8005e80 <prvResetNextTaskUnblockTime+0x38>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d104      	bne.n	8005e62 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005e58:	4b0a      	ldr	r3, [pc, #40]	; (8005e84 <prvResetNextTaskUnblockTime+0x3c>)
 8005e5a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005e5e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005e60:	e008      	b.n	8005e74 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e62:	4b07      	ldr	r3, [pc, #28]	; (8005e80 <prvResetNextTaskUnblockTime+0x38>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	68db      	ldr	r3, [r3, #12]
 8005e68:	68db      	ldr	r3, [r3, #12]
 8005e6a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	4a04      	ldr	r2, [pc, #16]	; (8005e84 <prvResetNextTaskUnblockTime+0x3c>)
 8005e72:	6013      	str	r3, [r2, #0]
}
 8005e74:	bf00      	nop
 8005e76:	370c      	adds	r7, #12
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr
 8005e80:	20001944 	.word	0x20001944
 8005e84:	200019ac 	.word	0x200019ac

08005e88 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005e88:	b480      	push	{r7}
 8005e8a:	b083      	sub	sp, #12
 8005e8c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005e8e:	4b0b      	ldr	r3, [pc, #44]	; (8005ebc <xTaskGetSchedulerState+0x34>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d102      	bne.n	8005e9c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005e96:	2301      	movs	r3, #1
 8005e98:	607b      	str	r3, [r7, #4]
 8005e9a:	e008      	b.n	8005eae <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e9c:	4b08      	ldr	r3, [pc, #32]	; (8005ec0 <xTaskGetSchedulerState+0x38>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d102      	bne.n	8005eaa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005ea4:	2302      	movs	r3, #2
 8005ea6:	607b      	str	r3, [r7, #4]
 8005ea8:	e001      	b.n	8005eae <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005eae:	687b      	ldr	r3, [r7, #4]
	}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	370c      	adds	r7, #12
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr
 8005ebc:	20001998 	.word	0x20001998
 8005ec0:	200019b4 	.word	0x200019b4

08005ec4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b086      	sub	sp, #24
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d056      	beq.n	8005f88 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005eda:	4b2e      	ldr	r3, [pc, #184]	; (8005f94 <xTaskPriorityDisinherit+0xd0>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	693a      	ldr	r2, [r7, #16]
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d00a      	beq.n	8005efa <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ee8:	f383 8811 	msr	BASEPRI, r3
 8005eec:	f3bf 8f6f 	isb	sy
 8005ef0:	f3bf 8f4f 	dsb	sy
 8005ef4:	60fb      	str	r3, [r7, #12]
}
 8005ef6:	bf00      	nop
 8005ef8:	e7fe      	b.n	8005ef8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d10a      	bne.n	8005f18 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005f02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f06:	f383 8811 	msr	BASEPRI, r3
 8005f0a:	f3bf 8f6f 	isb	sy
 8005f0e:	f3bf 8f4f 	dsb	sy
 8005f12:	60bb      	str	r3, [r7, #8]
}
 8005f14:	bf00      	nop
 8005f16:	e7fe      	b.n	8005f16 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005f18:	693b      	ldr	r3, [r7, #16]
 8005f1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f1c:	1e5a      	subs	r2, r3, #1
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f26:	693b      	ldr	r3, [r7, #16]
 8005f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f2a:	429a      	cmp	r2, r3
 8005f2c:	d02c      	beq.n	8005f88 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d128      	bne.n	8005f88 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	3304      	adds	r3, #4
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f7fe fbc4 	bl	80046c8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f4c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f58:	4b0f      	ldr	r3, [pc, #60]	; (8005f98 <xTaskPriorityDisinherit+0xd4>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d903      	bls.n	8005f68 <xTaskPriorityDisinherit+0xa4>
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f64:	4a0c      	ldr	r2, [pc, #48]	; (8005f98 <xTaskPriorityDisinherit+0xd4>)
 8005f66:	6013      	str	r3, [r2, #0]
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f6c:	4613      	mov	r3, r2
 8005f6e:	009b      	lsls	r3, r3, #2
 8005f70:	4413      	add	r3, r2
 8005f72:	009b      	lsls	r3, r3, #2
 8005f74:	4a09      	ldr	r2, [pc, #36]	; (8005f9c <xTaskPriorityDisinherit+0xd8>)
 8005f76:	441a      	add	r2, r3
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	3304      	adds	r3, #4
 8005f7c:	4619      	mov	r1, r3
 8005f7e:	4610      	mov	r0, r2
 8005f80:	f7fe fb45 	bl	800460e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005f84:	2301      	movs	r3, #1
 8005f86:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005f88:	697b      	ldr	r3, [r7, #20]
	}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3718      	adds	r7, #24
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}
 8005f92:	bf00      	nop
 8005f94:	200014b8 	.word	0x200014b8
 8005f98:	20001994 	.word	0x20001994
 8005f9c:	200014bc 	.word	0x200014bc

08005fa0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b084      	sub	sp, #16
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
 8005fa8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005faa:	4b21      	ldr	r3, [pc, #132]	; (8006030 <prvAddCurrentTaskToDelayedList+0x90>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005fb0:	4b20      	ldr	r3, [pc, #128]	; (8006034 <prvAddCurrentTaskToDelayedList+0x94>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	3304      	adds	r3, #4
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f7fe fb86 	bl	80046c8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005fc2:	d10a      	bne.n	8005fda <prvAddCurrentTaskToDelayedList+0x3a>
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d007      	beq.n	8005fda <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005fca:	4b1a      	ldr	r3, [pc, #104]	; (8006034 <prvAddCurrentTaskToDelayedList+0x94>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	3304      	adds	r3, #4
 8005fd0:	4619      	mov	r1, r3
 8005fd2:	4819      	ldr	r0, [pc, #100]	; (8006038 <prvAddCurrentTaskToDelayedList+0x98>)
 8005fd4:	f7fe fb1b 	bl	800460e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005fd8:	e026      	b.n	8006028 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	4413      	add	r3, r2
 8005fe0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005fe2:	4b14      	ldr	r3, [pc, #80]	; (8006034 <prvAddCurrentTaskToDelayedList+0x94>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	68ba      	ldr	r2, [r7, #8]
 8005fe8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005fea:	68ba      	ldr	r2, [r7, #8]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	d209      	bcs.n	8006006 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ff2:	4b12      	ldr	r3, [pc, #72]	; (800603c <prvAddCurrentTaskToDelayedList+0x9c>)
 8005ff4:	681a      	ldr	r2, [r3, #0]
 8005ff6:	4b0f      	ldr	r3, [pc, #60]	; (8006034 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	3304      	adds	r3, #4
 8005ffc:	4619      	mov	r1, r3
 8005ffe:	4610      	mov	r0, r2
 8006000:	f7fe fb29 	bl	8004656 <vListInsert>
}
 8006004:	e010      	b.n	8006028 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006006:	4b0e      	ldr	r3, [pc, #56]	; (8006040 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	4b0a      	ldr	r3, [pc, #40]	; (8006034 <prvAddCurrentTaskToDelayedList+0x94>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	3304      	adds	r3, #4
 8006010:	4619      	mov	r1, r3
 8006012:	4610      	mov	r0, r2
 8006014:	f7fe fb1f 	bl	8004656 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006018:	4b0a      	ldr	r3, [pc, #40]	; (8006044 <prvAddCurrentTaskToDelayedList+0xa4>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	68ba      	ldr	r2, [r7, #8]
 800601e:	429a      	cmp	r2, r3
 8006020:	d202      	bcs.n	8006028 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006022:	4a08      	ldr	r2, [pc, #32]	; (8006044 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	6013      	str	r3, [r2, #0]
}
 8006028:	bf00      	nop
 800602a:	3710      	adds	r7, #16
 800602c:	46bd      	mov	sp, r7
 800602e:	bd80      	pop	{r7, pc}
 8006030:	20001990 	.word	0x20001990
 8006034:	200014b8 	.word	0x200014b8
 8006038:	20001978 	.word	0x20001978
 800603c:	20001948 	.word	0x20001948
 8006040:	20001944 	.word	0x20001944
 8006044:	200019ac 	.word	0x200019ac

08006048 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b08a      	sub	sp, #40	; 0x28
 800604c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800604e:	2300      	movs	r3, #0
 8006050:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006052:	f000 fb07 	bl	8006664 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006056:	4b1c      	ldr	r3, [pc, #112]	; (80060c8 <xTimerCreateTimerTask+0x80>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d021      	beq.n	80060a2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800605e:	2300      	movs	r3, #0
 8006060:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006062:	2300      	movs	r3, #0
 8006064:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006066:	1d3a      	adds	r2, r7, #4
 8006068:	f107 0108 	add.w	r1, r7, #8
 800606c:	f107 030c 	add.w	r3, r7, #12
 8006070:	4618      	mov	r0, r3
 8006072:	f7fe fa85 	bl	8004580 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006076:	6879      	ldr	r1, [r7, #4]
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	68fa      	ldr	r2, [r7, #12]
 800607c:	9202      	str	r2, [sp, #8]
 800607e:	9301      	str	r3, [sp, #4]
 8006080:	2302      	movs	r3, #2
 8006082:	9300      	str	r3, [sp, #0]
 8006084:	2300      	movs	r3, #0
 8006086:	460a      	mov	r2, r1
 8006088:	4910      	ldr	r1, [pc, #64]	; (80060cc <xTimerCreateTimerTask+0x84>)
 800608a:	4811      	ldr	r0, [pc, #68]	; (80060d0 <xTimerCreateTimerTask+0x88>)
 800608c:	f7ff f892 	bl	80051b4 <xTaskCreateStatic>
 8006090:	4603      	mov	r3, r0
 8006092:	4a10      	ldr	r2, [pc, #64]	; (80060d4 <xTimerCreateTimerTask+0x8c>)
 8006094:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006096:	4b0f      	ldr	r3, [pc, #60]	; (80060d4 <xTimerCreateTimerTask+0x8c>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d001      	beq.n	80060a2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800609e:	2301      	movs	r3, #1
 80060a0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d10a      	bne.n	80060be <xTimerCreateTimerTask+0x76>
	__asm volatile
 80060a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060ac:	f383 8811 	msr	BASEPRI, r3
 80060b0:	f3bf 8f6f 	isb	sy
 80060b4:	f3bf 8f4f 	dsb	sy
 80060b8:	613b      	str	r3, [r7, #16]
}
 80060ba:	bf00      	nop
 80060bc:	e7fe      	b.n	80060bc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80060be:	697b      	ldr	r3, [r7, #20]
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3718      	adds	r7, #24
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}
 80060c8:	200019f0 	.word	0x200019f0
 80060cc:	08007218 	.word	0x08007218
 80060d0:	0800620d 	.word	0x0800620d
 80060d4:	200019f4 	.word	0x200019f4

080060d8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b08a      	sub	sp, #40	; 0x28
 80060dc:	af00      	add	r7, sp, #0
 80060de:	60f8      	str	r0, [r7, #12]
 80060e0:	60b9      	str	r1, [r7, #8]
 80060e2:	607a      	str	r2, [r7, #4]
 80060e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80060e6:	2300      	movs	r3, #0
 80060e8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d10a      	bne.n	8006106 <xTimerGenericCommand+0x2e>
	__asm volatile
 80060f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060f4:	f383 8811 	msr	BASEPRI, r3
 80060f8:	f3bf 8f6f 	isb	sy
 80060fc:	f3bf 8f4f 	dsb	sy
 8006100:	623b      	str	r3, [r7, #32]
}
 8006102:	bf00      	nop
 8006104:	e7fe      	b.n	8006104 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006106:	4b1a      	ldr	r3, [pc, #104]	; (8006170 <xTimerGenericCommand+0x98>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d02a      	beq.n	8006164 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	2b05      	cmp	r3, #5
 800611e:	dc18      	bgt.n	8006152 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006120:	f7ff feb2 	bl	8005e88 <xTaskGetSchedulerState>
 8006124:	4603      	mov	r3, r0
 8006126:	2b02      	cmp	r3, #2
 8006128:	d109      	bne.n	800613e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800612a:	4b11      	ldr	r3, [pc, #68]	; (8006170 <xTimerGenericCommand+0x98>)
 800612c:	6818      	ldr	r0, [r3, #0]
 800612e:	f107 0110 	add.w	r1, r7, #16
 8006132:	2300      	movs	r3, #0
 8006134:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006136:	f7fe fc2f 	bl	8004998 <xQueueGenericSend>
 800613a:	6278      	str	r0, [r7, #36]	; 0x24
 800613c:	e012      	b.n	8006164 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800613e:	4b0c      	ldr	r3, [pc, #48]	; (8006170 <xTimerGenericCommand+0x98>)
 8006140:	6818      	ldr	r0, [r3, #0]
 8006142:	f107 0110 	add.w	r1, r7, #16
 8006146:	2300      	movs	r3, #0
 8006148:	2200      	movs	r2, #0
 800614a:	f7fe fc25 	bl	8004998 <xQueueGenericSend>
 800614e:	6278      	str	r0, [r7, #36]	; 0x24
 8006150:	e008      	b.n	8006164 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006152:	4b07      	ldr	r3, [pc, #28]	; (8006170 <xTimerGenericCommand+0x98>)
 8006154:	6818      	ldr	r0, [r3, #0]
 8006156:	f107 0110 	add.w	r1, r7, #16
 800615a:	2300      	movs	r3, #0
 800615c:	683a      	ldr	r2, [r7, #0]
 800615e:	f7fe fd19 	bl	8004b94 <xQueueGenericSendFromISR>
 8006162:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006166:	4618      	mov	r0, r3
 8006168:	3728      	adds	r7, #40	; 0x28
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}
 800616e:	bf00      	nop
 8006170:	200019f0 	.word	0x200019f0

08006174 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b088      	sub	sp, #32
 8006178:	af02      	add	r7, sp, #8
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800617e:	4b22      	ldr	r3, [pc, #136]	; (8006208 <prvProcessExpiredTimer+0x94>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	68db      	ldr	r3, [r3, #12]
 8006186:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	3304      	adds	r3, #4
 800618c:	4618      	mov	r0, r3
 800618e:	f7fe fa9b 	bl	80046c8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006198:	f003 0304 	and.w	r3, r3, #4
 800619c:	2b00      	cmp	r3, #0
 800619e:	d022      	beq.n	80061e6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	699a      	ldr	r2, [r3, #24]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	18d1      	adds	r1, r2, r3
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	683a      	ldr	r2, [r7, #0]
 80061ac:	6978      	ldr	r0, [r7, #20]
 80061ae:	f000 f8d1 	bl	8006354 <prvInsertTimerInActiveList>
 80061b2:	4603      	mov	r3, r0
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d01f      	beq.n	80061f8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80061b8:	2300      	movs	r3, #0
 80061ba:	9300      	str	r3, [sp, #0]
 80061bc:	2300      	movs	r3, #0
 80061be:	687a      	ldr	r2, [r7, #4]
 80061c0:	2100      	movs	r1, #0
 80061c2:	6978      	ldr	r0, [r7, #20]
 80061c4:	f7ff ff88 	bl	80060d8 <xTimerGenericCommand>
 80061c8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d113      	bne.n	80061f8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80061d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061d4:	f383 8811 	msr	BASEPRI, r3
 80061d8:	f3bf 8f6f 	isb	sy
 80061dc:	f3bf 8f4f 	dsb	sy
 80061e0:	60fb      	str	r3, [r7, #12]
}
 80061e2:	bf00      	nop
 80061e4:	e7fe      	b.n	80061e4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80061ec:	f023 0301 	bic.w	r3, r3, #1
 80061f0:	b2da      	uxtb	r2, r3
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	6a1b      	ldr	r3, [r3, #32]
 80061fc:	6978      	ldr	r0, [r7, #20]
 80061fe:	4798      	blx	r3
}
 8006200:	bf00      	nop
 8006202:	3718      	adds	r7, #24
 8006204:	46bd      	mov	sp, r7
 8006206:	bd80      	pop	{r7, pc}
 8006208:	200019e8 	.word	0x200019e8

0800620c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b084      	sub	sp, #16
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006214:	f107 0308 	add.w	r3, r7, #8
 8006218:	4618      	mov	r0, r3
 800621a:	f000 f857 	bl	80062cc <prvGetNextExpireTime>
 800621e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	4619      	mov	r1, r3
 8006224:	68f8      	ldr	r0, [r7, #12]
 8006226:	f000 f803 	bl	8006230 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800622a:	f000 f8d5 	bl	80063d8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800622e:	e7f1      	b.n	8006214 <prvTimerTask+0x8>

08006230 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b084      	sub	sp, #16
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800623a:	f7ff fa1d 	bl	8005678 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800623e:	f107 0308 	add.w	r3, r7, #8
 8006242:	4618      	mov	r0, r3
 8006244:	f000 f866 	bl	8006314 <prvSampleTimeNow>
 8006248:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d130      	bne.n	80062b2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d10a      	bne.n	800626c <prvProcessTimerOrBlockTask+0x3c>
 8006256:	687a      	ldr	r2, [r7, #4]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	429a      	cmp	r2, r3
 800625c:	d806      	bhi.n	800626c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800625e:	f7ff fa19 	bl	8005694 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006262:	68f9      	ldr	r1, [r7, #12]
 8006264:	6878      	ldr	r0, [r7, #4]
 8006266:	f7ff ff85 	bl	8006174 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800626a:	e024      	b.n	80062b6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d008      	beq.n	8006284 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006272:	4b13      	ldr	r3, [pc, #76]	; (80062c0 <prvProcessTimerOrBlockTask+0x90>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d101      	bne.n	8006280 <prvProcessTimerOrBlockTask+0x50>
 800627c:	2301      	movs	r3, #1
 800627e:	e000      	b.n	8006282 <prvProcessTimerOrBlockTask+0x52>
 8006280:	2300      	movs	r3, #0
 8006282:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006284:	4b0f      	ldr	r3, [pc, #60]	; (80062c4 <prvProcessTimerOrBlockTask+0x94>)
 8006286:	6818      	ldr	r0, [r3, #0]
 8006288:	687a      	ldr	r2, [r7, #4]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	1ad3      	subs	r3, r2, r3
 800628e:	683a      	ldr	r2, [r7, #0]
 8006290:	4619      	mov	r1, r3
 8006292:	f7fe ff5b 	bl	800514c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006296:	f7ff f9fd 	bl	8005694 <xTaskResumeAll>
 800629a:	4603      	mov	r3, r0
 800629c:	2b00      	cmp	r3, #0
 800629e:	d10a      	bne.n	80062b6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80062a0:	4b09      	ldr	r3, [pc, #36]	; (80062c8 <prvProcessTimerOrBlockTask+0x98>)
 80062a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062a6:	601a      	str	r2, [r3, #0]
 80062a8:	f3bf 8f4f 	dsb	sy
 80062ac:	f3bf 8f6f 	isb	sy
}
 80062b0:	e001      	b.n	80062b6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80062b2:	f7ff f9ef 	bl	8005694 <xTaskResumeAll>
}
 80062b6:	bf00      	nop
 80062b8:	3710      	adds	r7, #16
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}
 80062be:	bf00      	nop
 80062c0:	200019ec 	.word	0x200019ec
 80062c4:	200019f0 	.word	0x200019f0
 80062c8:	e000ed04 	.word	0xe000ed04

080062cc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80062cc:	b480      	push	{r7}
 80062ce:	b085      	sub	sp, #20
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80062d4:	4b0e      	ldr	r3, [pc, #56]	; (8006310 <prvGetNextExpireTime+0x44>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d101      	bne.n	80062e2 <prvGetNextExpireTime+0x16>
 80062de:	2201      	movs	r2, #1
 80062e0:	e000      	b.n	80062e4 <prvGetNextExpireTime+0x18>
 80062e2:	2200      	movs	r2, #0
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d105      	bne.n	80062fc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80062f0:	4b07      	ldr	r3, [pc, #28]	; (8006310 <prvGetNextExpireTime+0x44>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68db      	ldr	r3, [r3, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	60fb      	str	r3, [r7, #12]
 80062fa:	e001      	b.n	8006300 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80062fc:	2300      	movs	r3, #0
 80062fe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006300:	68fb      	ldr	r3, [r7, #12]
}
 8006302:	4618      	mov	r0, r3
 8006304:	3714      	adds	r7, #20
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr
 800630e:	bf00      	nop
 8006310:	200019e8 	.word	0x200019e8

08006314 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b084      	sub	sp, #16
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800631c:	f7ff fa58 	bl	80057d0 <xTaskGetTickCount>
 8006320:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006322:	4b0b      	ldr	r3, [pc, #44]	; (8006350 <prvSampleTimeNow+0x3c>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	68fa      	ldr	r2, [r7, #12]
 8006328:	429a      	cmp	r2, r3
 800632a:	d205      	bcs.n	8006338 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800632c:	f000 f936 	bl	800659c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	601a      	str	r2, [r3, #0]
 8006336:	e002      	b.n	800633e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800633e:	4a04      	ldr	r2, [pc, #16]	; (8006350 <prvSampleTimeNow+0x3c>)
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006344:	68fb      	ldr	r3, [r7, #12]
}
 8006346:	4618      	mov	r0, r3
 8006348:	3710      	adds	r7, #16
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop
 8006350:	200019f8 	.word	0x200019f8

08006354 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b086      	sub	sp, #24
 8006358:	af00      	add	r7, sp, #0
 800635a:	60f8      	str	r0, [r7, #12]
 800635c:	60b9      	str	r1, [r7, #8]
 800635e:	607a      	str	r2, [r7, #4]
 8006360:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006362:	2300      	movs	r3, #0
 8006364:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	68ba      	ldr	r2, [r7, #8]
 800636a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	68fa      	ldr	r2, [r7, #12]
 8006370:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006372:	68ba      	ldr	r2, [r7, #8]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	429a      	cmp	r2, r3
 8006378:	d812      	bhi.n	80063a0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800637a:	687a      	ldr	r2, [r7, #4]
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	1ad2      	subs	r2, r2, r3
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	699b      	ldr	r3, [r3, #24]
 8006384:	429a      	cmp	r2, r3
 8006386:	d302      	bcc.n	800638e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006388:	2301      	movs	r3, #1
 800638a:	617b      	str	r3, [r7, #20]
 800638c:	e01b      	b.n	80063c6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800638e:	4b10      	ldr	r3, [pc, #64]	; (80063d0 <prvInsertTimerInActiveList+0x7c>)
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	3304      	adds	r3, #4
 8006396:	4619      	mov	r1, r3
 8006398:	4610      	mov	r0, r2
 800639a:	f7fe f95c 	bl	8004656 <vListInsert>
 800639e:	e012      	b.n	80063c6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80063a0:	687a      	ldr	r2, [r7, #4]
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d206      	bcs.n	80063b6 <prvInsertTimerInActiveList+0x62>
 80063a8:	68ba      	ldr	r2, [r7, #8]
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	429a      	cmp	r2, r3
 80063ae:	d302      	bcc.n	80063b6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80063b0:	2301      	movs	r3, #1
 80063b2:	617b      	str	r3, [r7, #20]
 80063b4:	e007      	b.n	80063c6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80063b6:	4b07      	ldr	r3, [pc, #28]	; (80063d4 <prvInsertTimerInActiveList+0x80>)
 80063b8:	681a      	ldr	r2, [r3, #0]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	3304      	adds	r3, #4
 80063be:	4619      	mov	r1, r3
 80063c0:	4610      	mov	r0, r2
 80063c2:	f7fe f948 	bl	8004656 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80063c6:	697b      	ldr	r3, [r7, #20]
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	3718      	adds	r7, #24
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}
 80063d0:	200019ec 	.word	0x200019ec
 80063d4:	200019e8 	.word	0x200019e8

080063d8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b08e      	sub	sp, #56	; 0x38
 80063dc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80063de:	e0ca      	b.n	8006576 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	da18      	bge.n	8006418 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80063e6:	1d3b      	adds	r3, r7, #4
 80063e8:	3304      	adds	r3, #4
 80063ea:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80063ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d10a      	bne.n	8006408 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80063f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063f6:	f383 8811 	msr	BASEPRI, r3
 80063fa:	f3bf 8f6f 	isb	sy
 80063fe:	f3bf 8f4f 	dsb	sy
 8006402:	61fb      	str	r3, [r7, #28]
}
 8006404:	bf00      	nop
 8006406:	e7fe      	b.n	8006406 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800640e:	6850      	ldr	r0, [r2, #4]
 8006410:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006412:	6892      	ldr	r2, [r2, #8]
 8006414:	4611      	mov	r1, r2
 8006416:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2b00      	cmp	r3, #0
 800641c:	f2c0 80ab 	blt.w	8006576 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006426:	695b      	ldr	r3, [r3, #20]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d004      	beq.n	8006436 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800642c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800642e:	3304      	adds	r3, #4
 8006430:	4618      	mov	r0, r3
 8006432:	f7fe f949 	bl	80046c8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006436:	463b      	mov	r3, r7
 8006438:	4618      	mov	r0, r3
 800643a:	f7ff ff6b 	bl	8006314 <prvSampleTimeNow>
 800643e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2b09      	cmp	r3, #9
 8006444:	f200 8096 	bhi.w	8006574 <prvProcessReceivedCommands+0x19c>
 8006448:	a201      	add	r2, pc, #4	; (adr r2, 8006450 <prvProcessReceivedCommands+0x78>)
 800644a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800644e:	bf00      	nop
 8006450:	08006479 	.word	0x08006479
 8006454:	08006479 	.word	0x08006479
 8006458:	08006479 	.word	0x08006479
 800645c:	080064ed 	.word	0x080064ed
 8006460:	08006501 	.word	0x08006501
 8006464:	0800654b 	.word	0x0800654b
 8006468:	08006479 	.word	0x08006479
 800646c:	08006479 	.word	0x08006479
 8006470:	080064ed 	.word	0x080064ed
 8006474:	08006501 	.word	0x08006501
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800647a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800647e:	f043 0301 	orr.w	r3, r3, #1
 8006482:	b2da      	uxtb	r2, r3
 8006484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006486:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800648a:	68ba      	ldr	r2, [r7, #8]
 800648c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800648e:	699b      	ldr	r3, [r3, #24]
 8006490:	18d1      	adds	r1, r2, r3
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006496:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006498:	f7ff ff5c 	bl	8006354 <prvInsertTimerInActiveList>
 800649c:	4603      	mov	r3, r0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d069      	beq.n	8006576 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80064a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064a4:	6a1b      	ldr	r3, [r3, #32]
 80064a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80064a8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80064aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80064b0:	f003 0304 	and.w	r3, r3, #4
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d05e      	beq.n	8006576 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80064b8:	68ba      	ldr	r2, [r7, #8]
 80064ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064bc:	699b      	ldr	r3, [r3, #24]
 80064be:	441a      	add	r2, r3
 80064c0:	2300      	movs	r3, #0
 80064c2:	9300      	str	r3, [sp, #0]
 80064c4:	2300      	movs	r3, #0
 80064c6:	2100      	movs	r1, #0
 80064c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80064ca:	f7ff fe05 	bl	80060d8 <xTimerGenericCommand>
 80064ce:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80064d0:	6a3b      	ldr	r3, [r7, #32]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d14f      	bne.n	8006576 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80064d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064da:	f383 8811 	msr	BASEPRI, r3
 80064de:	f3bf 8f6f 	isb	sy
 80064e2:	f3bf 8f4f 	dsb	sy
 80064e6:	61bb      	str	r3, [r7, #24]
}
 80064e8:	bf00      	nop
 80064ea:	e7fe      	b.n	80064ea <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80064ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80064f2:	f023 0301 	bic.w	r3, r3, #1
 80064f6:	b2da      	uxtb	r2, r3
 80064f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80064fe:	e03a      	b.n	8006576 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006502:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006506:	f043 0301 	orr.w	r3, r3, #1
 800650a:	b2da      	uxtb	r2, r3
 800650c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800650e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006512:	68ba      	ldr	r2, [r7, #8]
 8006514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006516:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800651a:	699b      	ldr	r3, [r3, #24]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d10a      	bne.n	8006536 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006524:	f383 8811 	msr	BASEPRI, r3
 8006528:	f3bf 8f6f 	isb	sy
 800652c:	f3bf 8f4f 	dsb	sy
 8006530:	617b      	str	r3, [r7, #20]
}
 8006532:	bf00      	nop
 8006534:	e7fe      	b.n	8006534 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006538:	699a      	ldr	r2, [r3, #24]
 800653a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800653c:	18d1      	adds	r1, r2, r3
 800653e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006540:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006542:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006544:	f7ff ff06 	bl	8006354 <prvInsertTimerInActiveList>
					break;
 8006548:	e015      	b.n	8006576 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800654a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800654c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006550:	f003 0302 	and.w	r3, r3, #2
 8006554:	2b00      	cmp	r3, #0
 8006556:	d103      	bne.n	8006560 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006558:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800655a:	f000 fbe1 	bl	8006d20 <vPortFree>
 800655e:	e00a      	b.n	8006576 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006562:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006566:	f023 0301 	bic.w	r3, r3, #1
 800656a:	b2da      	uxtb	r2, r3
 800656c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800656e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006572:	e000      	b.n	8006576 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8006574:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006576:	4b08      	ldr	r3, [pc, #32]	; (8006598 <prvProcessReceivedCommands+0x1c0>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	1d39      	adds	r1, r7, #4
 800657c:	2200      	movs	r2, #0
 800657e:	4618      	mov	r0, r3
 8006580:	f7fe fba4 	bl	8004ccc <xQueueReceive>
 8006584:	4603      	mov	r3, r0
 8006586:	2b00      	cmp	r3, #0
 8006588:	f47f af2a 	bne.w	80063e0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800658c:	bf00      	nop
 800658e:	bf00      	nop
 8006590:	3730      	adds	r7, #48	; 0x30
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}
 8006596:	bf00      	nop
 8006598:	200019f0 	.word	0x200019f0

0800659c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b088      	sub	sp, #32
 80065a0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80065a2:	e048      	b.n	8006636 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80065a4:	4b2d      	ldr	r3, [pc, #180]	; (800665c <prvSwitchTimerLists+0xc0>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	68db      	ldr	r3, [r3, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065ae:	4b2b      	ldr	r3, [pc, #172]	; (800665c <prvSwitchTimerLists+0xc0>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	68db      	ldr	r3, [r3, #12]
 80065b4:	68db      	ldr	r3, [r3, #12]
 80065b6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	3304      	adds	r3, #4
 80065bc:	4618      	mov	r0, r3
 80065be:	f7fe f883 	bl	80046c8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	6a1b      	ldr	r3, [r3, #32]
 80065c6:	68f8      	ldr	r0, [r7, #12]
 80065c8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80065d0:	f003 0304 	and.w	r3, r3, #4
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d02e      	beq.n	8006636 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	699b      	ldr	r3, [r3, #24]
 80065dc:	693a      	ldr	r2, [r7, #16]
 80065de:	4413      	add	r3, r2
 80065e0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80065e2:	68ba      	ldr	r2, [r7, #8]
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	429a      	cmp	r2, r3
 80065e8:	d90e      	bls.n	8006608 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	68ba      	ldr	r2, [r7, #8]
 80065ee:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	68fa      	ldr	r2, [r7, #12]
 80065f4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80065f6:	4b19      	ldr	r3, [pc, #100]	; (800665c <prvSwitchTimerLists+0xc0>)
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	3304      	adds	r3, #4
 80065fe:	4619      	mov	r1, r3
 8006600:	4610      	mov	r0, r2
 8006602:	f7fe f828 	bl	8004656 <vListInsert>
 8006606:	e016      	b.n	8006636 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006608:	2300      	movs	r3, #0
 800660a:	9300      	str	r3, [sp, #0]
 800660c:	2300      	movs	r3, #0
 800660e:	693a      	ldr	r2, [r7, #16]
 8006610:	2100      	movs	r1, #0
 8006612:	68f8      	ldr	r0, [r7, #12]
 8006614:	f7ff fd60 	bl	80060d8 <xTimerGenericCommand>
 8006618:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d10a      	bne.n	8006636 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006624:	f383 8811 	msr	BASEPRI, r3
 8006628:	f3bf 8f6f 	isb	sy
 800662c:	f3bf 8f4f 	dsb	sy
 8006630:	603b      	str	r3, [r7, #0]
}
 8006632:	bf00      	nop
 8006634:	e7fe      	b.n	8006634 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006636:	4b09      	ldr	r3, [pc, #36]	; (800665c <prvSwitchTimerLists+0xc0>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d1b1      	bne.n	80065a4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006640:	4b06      	ldr	r3, [pc, #24]	; (800665c <prvSwitchTimerLists+0xc0>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006646:	4b06      	ldr	r3, [pc, #24]	; (8006660 <prvSwitchTimerLists+0xc4>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a04      	ldr	r2, [pc, #16]	; (800665c <prvSwitchTimerLists+0xc0>)
 800664c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800664e:	4a04      	ldr	r2, [pc, #16]	; (8006660 <prvSwitchTimerLists+0xc4>)
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	6013      	str	r3, [r2, #0]
}
 8006654:	bf00      	nop
 8006656:	3718      	adds	r7, #24
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}
 800665c:	200019e8 	.word	0x200019e8
 8006660:	200019ec 	.word	0x200019ec

08006664 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b082      	sub	sp, #8
 8006668:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800666a:	f000 f96b 	bl	8006944 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800666e:	4b15      	ldr	r3, [pc, #84]	; (80066c4 <prvCheckForValidListAndQueue+0x60>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d120      	bne.n	80066b8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006676:	4814      	ldr	r0, [pc, #80]	; (80066c8 <prvCheckForValidListAndQueue+0x64>)
 8006678:	f7fd ff9c 	bl	80045b4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800667c:	4813      	ldr	r0, [pc, #76]	; (80066cc <prvCheckForValidListAndQueue+0x68>)
 800667e:	f7fd ff99 	bl	80045b4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006682:	4b13      	ldr	r3, [pc, #76]	; (80066d0 <prvCheckForValidListAndQueue+0x6c>)
 8006684:	4a10      	ldr	r2, [pc, #64]	; (80066c8 <prvCheckForValidListAndQueue+0x64>)
 8006686:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006688:	4b12      	ldr	r3, [pc, #72]	; (80066d4 <prvCheckForValidListAndQueue+0x70>)
 800668a:	4a10      	ldr	r2, [pc, #64]	; (80066cc <prvCheckForValidListAndQueue+0x68>)
 800668c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800668e:	2300      	movs	r3, #0
 8006690:	9300      	str	r3, [sp, #0]
 8006692:	4b11      	ldr	r3, [pc, #68]	; (80066d8 <prvCheckForValidListAndQueue+0x74>)
 8006694:	4a11      	ldr	r2, [pc, #68]	; (80066dc <prvCheckForValidListAndQueue+0x78>)
 8006696:	2110      	movs	r1, #16
 8006698:	200a      	movs	r0, #10
 800669a:	f7fe f8a7 	bl	80047ec <xQueueGenericCreateStatic>
 800669e:	4603      	mov	r3, r0
 80066a0:	4a08      	ldr	r2, [pc, #32]	; (80066c4 <prvCheckForValidListAndQueue+0x60>)
 80066a2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80066a4:	4b07      	ldr	r3, [pc, #28]	; (80066c4 <prvCheckForValidListAndQueue+0x60>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d005      	beq.n	80066b8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80066ac:	4b05      	ldr	r3, [pc, #20]	; (80066c4 <prvCheckForValidListAndQueue+0x60>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	490b      	ldr	r1, [pc, #44]	; (80066e0 <prvCheckForValidListAndQueue+0x7c>)
 80066b2:	4618      	mov	r0, r3
 80066b4:	f7fe fcfa 	bl	80050ac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80066b8:	f000 f974 	bl	80069a4 <vPortExitCritical>
}
 80066bc:	bf00      	nop
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}
 80066c2:	bf00      	nop
 80066c4:	200019f0 	.word	0x200019f0
 80066c8:	200019c0 	.word	0x200019c0
 80066cc:	200019d4 	.word	0x200019d4
 80066d0:	200019e8 	.word	0x200019e8
 80066d4:	200019ec 	.word	0x200019ec
 80066d8:	20001a9c 	.word	0x20001a9c
 80066dc:	200019fc 	.word	0x200019fc
 80066e0:	08007220 	.word	0x08007220

080066e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80066e4:	b480      	push	{r7}
 80066e6:	b085      	sub	sp, #20
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	60f8      	str	r0, [r7, #12]
 80066ec:	60b9      	str	r1, [r7, #8]
 80066ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	3b04      	subs	r3, #4
 80066f4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80066fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	3b04      	subs	r3, #4
 8006702:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	f023 0201 	bic.w	r2, r3, #1
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	3b04      	subs	r3, #4
 8006712:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006714:	4a0c      	ldr	r2, [pc, #48]	; (8006748 <pxPortInitialiseStack+0x64>)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	3b14      	subs	r3, #20
 800671e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006720:	687a      	ldr	r2, [r7, #4]
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	3b04      	subs	r3, #4
 800672a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	f06f 0202 	mvn.w	r2, #2
 8006732:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	3b20      	subs	r3, #32
 8006738:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800673a:	68fb      	ldr	r3, [r7, #12]
}
 800673c:	4618      	mov	r0, r3
 800673e:	3714      	adds	r7, #20
 8006740:	46bd      	mov	sp, r7
 8006742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006746:	4770      	bx	lr
 8006748:	0800674d 	.word	0x0800674d

0800674c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800674c:	b480      	push	{r7}
 800674e:	b085      	sub	sp, #20
 8006750:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006752:	2300      	movs	r3, #0
 8006754:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006756:	4b12      	ldr	r3, [pc, #72]	; (80067a0 <prvTaskExitError+0x54>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800675e:	d00a      	beq.n	8006776 <prvTaskExitError+0x2a>
	__asm volatile
 8006760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006764:	f383 8811 	msr	BASEPRI, r3
 8006768:	f3bf 8f6f 	isb	sy
 800676c:	f3bf 8f4f 	dsb	sy
 8006770:	60fb      	str	r3, [r7, #12]
}
 8006772:	bf00      	nop
 8006774:	e7fe      	b.n	8006774 <prvTaskExitError+0x28>
	__asm volatile
 8006776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800677a:	f383 8811 	msr	BASEPRI, r3
 800677e:	f3bf 8f6f 	isb	sy
 8006782:	f3bf 8f4f 	dsb	sy
 8006786:	60bb      	str	r3, [r7, #8]
}
 8006788:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800678a:	bf00      	nop
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d0fc      	beq.n	800678c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006792:	bf00      	nop
 8006794:	bf00      	nop
 8006796:	3714      	adds	r7, #20
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr
 80067a0:	2000000c 	.word	0x2000000c
	...

080067b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80067b0:	4b07      	ldr	r3, [pc, #28]	; (80067d0 <pxCurrentTCBConst2>)
 80067b2:	6819      	ldr	r1, [r3, #0]
 80067b4:	6808      	ldr	r0, [r1, #0]
 80067b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ba:	f380 8809 	msr	PSP, r0
 80067be:	f3bf 8f6f 	isb	sy
 80067c2:	f04f 0000 	mov.w	r0, #0
 80067c6:	f380 8811 	msr	BASEPRI, r0
 80067ca:	4770      	bx	lr
 80067cc:	f3af 8000 	nop.w

080067d0 <pxCurrentTCBConst2>:
 80067d0:	200014b8 	.word	0x200014b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80067d4:	bf00      	nop
 80067d6:	bf00      	nop

080067d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80067d8:	4808      	ldr	r0, [pc, #32]	; (80067fc <prvPortStartFirstTask+0x24>)
 80067da:	6800      	ldr	r0, [r0, #0]
 80067dc:	6800      	ldr	r0, [r0, #0]
 80067de:	f380 8808 	msr	MSP, r0
 80067e2:	f04f 0000 	mov.w	r0, #0
 80067e6:	f380 8814 	msr	CONTROL, r0
 80067ea:	b662      	cpsie	i
 80067ec:	b661      	cpsie	f
 80067ee:	f3bf 8f4f 	dsb	sy
 80067f2:	f3bf 8f6f 	isb	sy
 80067f6:	df00      	svc	0
 80067f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80067fa:	bf00      	nop
 80067fc:	e000ed08 	.word	0xe000ed08

08006800 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b086      	sub	sp, #24
 8006804:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006806:	4b46      	ldr	r3, [pc, #280]	; (8006920 <xPortStartScheduler+0x120>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a46      	ldr	r2, [pc, #280]	; (8006924 <xPortStartScheduler+0x124>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d10a      	bne.n	8006826 <xPortStartScheduler+0x26>
	__asm volatile
 8006810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006814:	f383 8811 	msr	BASEPRI, r3
 8006818:	f3bf 8f6f 	isb	sy
 800681c:	f3bf 8f4f 	dsb	sy
 8006820:	613b      	str	r3, [r7, #16]
}
 8006822:	bf00      	nop
 8006824:	e7fe      	b.n	8006824 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006826:	4b3e      	ldr	r3, [pc, #248]	; (8006920 <xPortStartScheduler+0x120>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a3f      	ldr	r2, [pc, #252]	; (8006928 <xPortStartScheduler+0x128>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d10a      	bne.n	8006846 <xPortStartScheduler+0x46>
	__asm volatile
 8006830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006834:	f383 8811 	msr	BASEPRI, r3
 8006838:	f3bf 8f6f 	isb	sy
 800683c:	f3bf 8f4f 	dsb	sy
 8006840:	60fb      	str	r3, [r7, #12]
}
 8006842:	bf00      	nop
 8006844:	e7fe      	b.n	8006844 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006846:	4b39      	ldr	r3, [pc, #228]	; (800692c <xPortStartScheduler+0x12c>)
 8006848:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	781b      	ldrb	r3, [r3, #0]
 800684e:	b2db      	uxtb	r3, r3
 8006850:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	22ff      	movs	r2, #255	; 0xff
 8006856:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	781b      	ldrb	r3, [r3, #0]
 800685c:	b2db      	uxtb	r3, r3
 800685e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006860:	78fb      	ldrb	r3, [r7, #3]
 8006862:	b2db      	uxtb	r3, r3
 8006864:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006868:	b2da      	uxtb	r2, r3
 800686a:	4b31      	ldr	r3, [pc, #196]	; (8006930 <xPortStartScheduler+0x130>)
 800686c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800686e:	4b31      	ldr	r3, [pc, #196]	; (8006934 <xPortStartScheduler+0x134>)
 8006870:	2207      	movs	r2, #7
 8006872:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006874:	e009      	b.n	800688a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006876:	4b2f      	ldr	r3, [pc, #188]	; (8006934 <xPortStartScheduler+0x134>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	3b01      	subs	r3, #1
 800687c:	4a2d      	ldr	r2, [pc, #180]	; (8006934 <xPortStartScheduler+0x134>)
 800687e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006880:	78fb      	ldrb	r3, [r7, #3]
 8006882:	b2db      	uxtb	r3, r3
 8006884:	005b      	lsls	r3, r3, #1
 8006886:	b2db      	uxtb	r3, r3
 8006888:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800688a:	78fb      	ldrb	r3, [r7, #3]
 800688c:	b2db      	uxtb	r3, r3
 800688e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006892:	2b80      	cmp	r3, #128	; 0x80
 8006894:	d0ef      	beq.n	8006876 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006896:	4b27      	ldr	r3, [pc, #156]	; (8006934 <xPortStartScheduler+0x134>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f1c3 0307 	rsb	r3, r3, #7
 800689e:	2b04      	cmp	r3, #4
 80068a0:	d00a      	beq.n	80068b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80068a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a6:	f383 8811 	msr	BASEPRI, r3
 80068aa:	f3bf 8f6f 	isb	sy
 80068ae:	f3bf 8f4f 	dsb	sy
 80068b2:	60bb      	str	r3, [r7, #8]
}
 80068b4:	bf00      	nop
 80068b6:	e7fe      	b.n	80068b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80068b8:	4b1e      	ldr	r3, [pc, #120]	; (8006934 <xPortStartScheduler+0x134>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	021b      	lsls	r3, r3, #8
 80068be:	4a1d      	ldr	r2, [pc, #116]	; (8006934 <xPortStartScheduler+0x134>)
 80068c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80068c2:	4b1c      	ldr	r3, [pc, #112]	; (8006934 <xPortStartScheduler+0x134>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80068ca:	4a1a      	ldr	r2, [pc, #104]	; (8006934 <xPortStartScheduler+0x134>)
 80068cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	b2da      	uxtb	r2, r3
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80068d6:	4b18      	ldr	r3, [pc, #96]	; (8006938 <xPortStartScheduler+0x138>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a17      	ldr	r2, [pc, #92]	; (8006938 <xPortStartScheduler+0x138>)
 80068dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80068e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80068e2:	4b15      	ldr	r3, [pc, #84]	; (8006938 <xPortStartScheduler+0x138>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4a14      	ldr	r2, [pc, #80]	; (8006938 <xPortStartScheduler+0x138>)
 80068e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80068ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80068ee:	f000 f8dd 	bl	8006aac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80068f2:	4b12      	ldr	r3, [pc, #72]	; (800693c <xPortStartScheduler+0x13c>)
 80068f4:	2200      	movs	r2, #0
 80068f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80068f8:	f000 f8fc 	bl	8006af4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80068fc:	4b10      	ldr	r3, [pc, #64]	; (8006940 <xPortStartScheduler+0x140>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a0f      	ldr	r2, [pc, #60]	; (8006940 <xPortStartScheduler+0x140>)
 8006902:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006906:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006908:	f7ff ff66 	bl	80067d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800690c:	f7ff f82a 	bl	8005964 <vTaskSwitchContext>
	prvTaskExitError();
 8006910:	f7ff ff1c 	bl	800674c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006914:	2300      	movs	r3, #0
}
 8006916:	4618      	mov	r0, r3
 8006918:	3718      	adds	r7, #24
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}
 800691e:	bf00      	nop
 8006920:	e000ed00 	.word	0xe000ed00
 8006924:	410fc271 	.word	0x410fc271
 8006928:	410fc270 	.word	0x410fc270
 800692c:	e000e400 	.word	0xe000e400
 8006930:	20001aec 	.word	0x20001aec
 8006934:	20001af0 	.word	0x20001af0
 8006938:	e000ed20 	.word	0xe000ed20
 800693c:	2000000c 	.word	0x2000000c
 8006940:	e000ef34 	.word	0xe000ef34

08006944 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006944:	b480      	push	{r7}
 8006946:	b083      	sub	sp, #12
 8006948:	af00      	add	r7, sp, #0
	__asm volatile
 800694a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800694e:	f383 8811 	msr	BASEPRI, r3
 8006952:	f3bf 8f6f 	isb	sy
 8006956:	f3bf 8f4f 	dsb	sy
 800695a:	607b      	str	r3, [r7, #4]
}
 800695c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800695e:	4b0f      	ldr	r3, [pc, #60]	; (800699c <vPortEnterCritical+0x58>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	3301      	adds	r3, #1
 8006964:	4a0d      	ldr	r2, [pc, #52]	; (800699c <vPortEnterCritical+0x58>)
 8006966:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006968:	4b0c      	ldr	r3, [pc, #48]	; (800699c <vPortEnterCritical+0x58>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	2b01      	cmp	r3, #1
 800696e:	d10f      	bne.n	8006990 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006970:	4b0b      	ldr	r3, [pc, #44]	; (80069a0 <vPortEnterCritical+0x5c>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	b2db      	uxtb	r3, r3
 8006976:	2b00      	cmp	r3, #0
 8006978:	d00a      	beq.n	8006990 <vPortEnterCritical+0x4c>
	__asm volatile
 800697a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800697e:	f383 8811 	msr	BASEPRI, r3
 8006982:	f3bf 8f6f 	isb	sy
 8006986:	f3bf 8f4f 	dsb	sy
 800698a:	603b      	str	r3, [r7, #0]
}
 800698c:	bf00      	nop
 800698e:	e7fe      	b.n	800698e <vPortEnterCritical+0x4a>
	}
}
 8006990:	bf00      	nop
 8006992:	370c      	adds	r7, #12
 8006994:	46bd      	mov	sp, r7
 8006996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699a:	4770      	bx	lr
 800699c:	2000000c 	.word	0x2000000c
 80069a0:	e000ed04 	.word	0xe000ed04

080069a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80069a4:	b480      	push	{r7}
 80069a6:	b083      	sub	sp, #12
 80069a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80069aa:	4b12      	ldr	r3, [pc, #72]	; (80069f4 <vPortExitCritical+0x50>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d10a      	bne.n	80069c8 <vPortExitCritical+0x24>
	__asm volatile
 80069b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069b6:	f383 8811 	msr	BASEPRI, r3
 80069ba:	f3bf 8f6f 	isb	sy
 80069be:	f3bf 8f4f 	dsb	sy
 80069c2:	607b      	str	r3, [r7, #4]
}
 80069c4:	bf00      	nop
 80069c6:	e7fe      	b.n	80069c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80069c8:	4b0a      	ldr	r3, [pc, #40]	; (80069f4 <vPortExitCritical+0x50>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	3b01      	subs	r3, #1
 80069ce:	4a09      	ldr	r2, [pc, #36]	; (80069f4 <vPortExitCritical+0x50>)
 80069d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80069d2:	4b08      	ldr	r3, [pc, #32]	; (80069f4 <vPortExitCritical+0x50>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d105      	bne.n	80069e6 <vPortExitCritical+0x42>
 80069da:	2300      	movs	r3, #0
 80069dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	f383 8811 	msr	BASEPRI, r3
}
 80069e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80069e6:	bf00      	nop
 80069e8:	370c      	adds	r7, #12
 80069ea:	46bd      	mov	sp, r7
 80069ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f0:	4770      	bx	lr
 80069f2:	bf00      	nop
 80069f4:	2000000c 	.word	0x2000000c
	...

08006a00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006a00:	f3ef 8009 	mrs	r0, PSP
 8006a04:	f3bf 8f6f 	isb	sy
 8006a08:	4b15      	ldr	r3, [pc, #84]	; (8006a60 <pxCurrentTCBConst>)
 8006a0a:	681a      	ldr	r2, [r3, #0]
 8006a0c:	f01e 0f10 	tst.w	lr, #16
 8006a10:	bf08      	it	eq
 8006a12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006a16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a1a:	6010      	str	r0, [r2, #0]
 8006a1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006a20:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006a24:	f380 8811 	msr	BASEPRI, r0
 8006a28:	f3bf 8f4f 	dsb	sy
 8006a2c:	f3bf 8f6f 	isb	sy
 8006a30:	f7fe ff98 	bl	8005964 <vTaskSwitchContext>
 8006a34:	f04f 0000 	mov.w	r0, #0
 8006a38:	f380 8811 	msr	BASEPRI, r0
 8006a3c:	bc09      	pop	{r0, r3}
 8006a3e:	6819      	ldr	r1, [r3, #0]
 8006a40:	6808      	ldr	r0, [r1, #0]
 8006a42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a46:	f01e 0f10 	tst.w	lr, #16
 8006a4a:	bf08      	it	eq
 8006a4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006a50:	f380 8809 	msr	PSP, r0
 8006a54:	f3bf 8f6f 	isb	sy
 8006a58:	4770      	bx	lr
 8006a5a:	bf00      	nop
 8006a5c:	f3af 8000 	nop.w

08006a60 <pxCurrentTCBConst>:
 8006a60:	200014b8 	.word	0x200014b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006a64:	bf00      	nop
 8006a66:	bf00      	nop

08006a68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b082      	sub	sp, #8
 8006a6c:	af00      	add	r7, sp, #0
	__asm volatile
 8006a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a72:	f383 8811 	msr	BASEPRI, r3
 8006a76:	f3bf 8f6f 	isb	sy
 8006a7a:	f3bf 8f4f 	dsb	sy
 8006a7e:	607b      	str	r3, [r7, #4]
}
 8006a80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006a82:	f7fe feb5 	bl	80057f0 <xTaskIncrementTick>
 8006a86:	4603      	mov	r3, r0
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d003      	beq.n	8006a94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006a8c:	4b06      	ldr	r3, [pc, #24]	; (8006aa8 <xPortSysTickHandler+0x40>)
 8006a8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a92:	601a      	str	r2, [r3, #0]
 8006a94:	2300      	movs	r3, #0
 8006a96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	f383 8811 	msr	BASEPRI, r3
}
 8006a9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006aa0:	bf00      	nop
 8006aa2:	3708      	adds	r7, #8
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}
 8006aa8:	e000ed04 	.word	0xe000ed04

08006aac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006aac:	b480      	push	{r7}
 8006aae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006ab0:	4b0b      	ldr	r3, [pc, #44]	; (8006ae0 <vPortSetupTimerInterrupt+0x34>)
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006ab6:	4b0b      	ldr	r3, [pc, #44]	; (8006ae4 <vPortSetupTimerInterrupt+0x38>)
 8006ab8:	2200      	movs	r2, #0
 8006aba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006abc:	4b0a      	ldr	r3, [pc, #40]	; (8006ae8 <vPortSetupTimerInterrupt+0x3c>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a0a      	ldr	r2, [pc, #40]	; (8006aec <vPortSetupTimerInterrupt+0x40>)
 8006ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ac6:	099b      	lsrs	r3, r3, #6
 8006ac8:	4a09      	ldr	r2, [pc, #36]	; (8006af0 <vPortSetupTimerInterrupt+0x44>)
 8006aca:	3b01      	subs	r3, #1
 8006acc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006ace:	4b04      	ldr	r3, [pc, #16]	; (8006ae0 <vPortSetupTimerInterrupt+0x34>)
 8006ad0:	2207      	movs	r2, #7
 8006ad2:	601a      	str	r2, [r3, #0]
}
 8006ad4:	bf00      	nop
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006adc:	4770      	bx	lr
 8006ade:	bf00      	nop
 8006ae0:	e000e010 	.word	0xe000e010
 8006ae4:	e000e018 	.word	0xe000e018
 8006ae8:	20000000 	.word	0x20000000
 8006aec:	10624dd3 	.word	0x10624dd3
 8006af0:	e000e014 	.word	0xe000e014

08006af4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006af4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006b04 <vPortEnableVFP+0x10>
 8006af8:	6801      	ldr	r1, [r0, #0]
 8006afa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006afe:	6001      	str	r1, [r0, #0]
 8006b00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006b02:	bf00      	nop
 8006b04:	e000ed88 	.word	0xe000ed88

08006b08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006b08:	b480      	push	{r7}
 8006b0a:	b085      	sub	sp, #20
 8006b0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006b0e:	f3ef 8305 	mrs	r3, IPSR
 8006b12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	2b0f      	cmp	r3, #15
 8006b18:	d914      	bls.n	8006b44 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006b1a:	4a17      	ldr	r2, [pc, #92]	; (8006b78 <vPortValidateInterruptPriority+0x70>)
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	4413      	add	r3, r2
 8006b20:	781b      	ldrb	r3, [r3, #0]
 8006b22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006b24:	4b15      	ldr	r3, [pc, #84]	; (8006b7c <vPortValidateInterruptPriority+0x74>)
 8006b26:	781b      	ldrb	r3, [r3, #0]
 8006b28:	7afa      	ldrb	r2, [r7, #11]
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	d20a      	bcs.n	8006b44 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b32:	f383 8811 	msr	BASEPRI, r3
 8006b36:	f3bf 8f6f 	isb	sy
 8006b3a:	f3bf 8f4f 	dsb	sy
 8006b3e:	607b      	str	r3, [r7, #4]
}
 8006b40:	bf00      	nop
 8006b42:	e7fe      	b.n	8006b42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006b44:	4b0e      	ldr	r3, [pc, #56]	; (8006b80 <vPortValidateInterruptPriority+0x78>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006b4c:	4b0d      	ldr	r3, [pc, #52]	; (8006b84 <vPortValidateInterruptPriority+0x7c>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	429a      	cmp	r2, r3
 8006b52:	d90a      	bls.n	8006b6a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006b54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b58:	f383 8811 	msr	BASEPRI, r3
 8006b5c:	f3bf 8f6f 	isb	sy
 8006b60:	f3bf 8f4f 	dsb	sy
 8006b64:	603b      	str	r3, [r7, #0]
}
 8006b66:	bf00      	nop
 8006b68:	e7fe      	b.n	8006b68 <vPortValidateInterruptPriority+0x60>
	}
 8006b6a:	bf00      	nop
 8006b6c:	3714      	adds	r7, #20
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b74:	4770      	bx	lr
 8006b76:	bf00      	nop
 8006b78:	e000e3f0 	.word	0xe000e3f0
 8006b7c:	20001aec 	.word	0x20001aec
 8006b80:	e000ed0c 	.word	0xe000ed0c
 8006b84:	20001af0 	.word	0x20001af0

08006b88 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b08a      	sub	sp, #40	; 0x28
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006b90:	2300      	movs	r3, #0
 8006b92:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006b94:	f7fe fd70 	bl	8005678 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006b98:	4b5b      	ldr	r3, [pc, #364]	; (8006d08 <pvPortMalloc+0x180>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d101      	bne.n	8006ba4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006ba0:	f000 f920 	bl	8006de4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006ba4:	4b59      	ldr	r3, [pc, #356]	; (8006d0c <pvPortMalloc+0x184>)
 8006ba6:	681a      	ldr	r2, [r3, #0]
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	4013      	ands	r3, r2
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	f040 8093 	bne.w	8006cd8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d01d      	beq.n	8006bf4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006bb8:	2208      	movs	r2, #8
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	4413      	add	r3, r2
 8006bbe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f003 0307 	and.w	r3, r3, #7
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d014      	beq.n	8006bf4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f023 0307 	bic.w	r3, r3, #7
 8006bd0:	3308      	adds	r3, #8
 8006bd2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	f003 0307 	and.w	r3, r3, #7
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d00a      	beq.n	8006bf4 <pvPortMalloc+0x6c>
	__asm volatile
 8006bde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006be2:	f383 8811 	msr	BASEPRI, r3
 8006be6:	f3bf 8f6f 	isb	sy
 8006bea:	f3bf 8f4f 	dsb	sy
 8006bee:	617b      	str	r3, [r7, #20]
}
 8006bf0:	bf00      	nop
 8006bf2:	e7fe      	b.n	8006bf2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d06e      	beq.n	8006cd8 <pvPortMalloc+0x150>
 8006bfa:	4b45      	ldr	r3, [pc, #276]	; (8006d10 <pvPortMalloc+0x188>)
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	687a      	ldr	r2, [r7, #4]
 8006c00:	429a      	cmp	r2, r3
 8006c02:	d869      	bhi.n	8006cd8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006c04:	4b43      	ldr	r3, [pc, #268]	; (8006d14 <pvPortMalloc+0x18c>)
 8006c06:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006c08:	4b42      	ldr	r3, [pc, #264]	; (8006d14 <pvPortMalloc+0x18c>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c0e:	e004      	b.n	8006c1a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c12:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	687a      	ldr	r2, [r7, #4]
 8006c20:	429a      	cmp	r2, r3
 8006c22:	d903      	bls.n	8006c2c <pvPortMalloc+0xa4>
 8006c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d1f1      	bne.n	8006c10 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006c2c:	4b36      	ldr	r3, [pc, #216]	; (8006d08 <pvPortMalloc+0x180>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d050      	beq.n	8006cd8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006c36:	6a3b      	ldr	r3, [r7, #32]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	2208      	movs	r2, #8
 8006c3c:	4413      	add	r3, r2
 8006c3e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c42:	681a      	ldr	r2, [r3, #0]
 8006c44:	6a3b      	ldr	r3, [r7, #32]
 8006c46:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c4a:	685a      	ldr	r2, [r3, #4]
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	1ad2      	subs	r2, r2, r3
 8006c50:	2308      	movs	r3, #8
 8006c52:	005b      	lsls	r3, r3, #1
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d91f      	bls.n	8006c98 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006c58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	4413      	add	r3, r2
 8006c5e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c60:	69bb      	ldr	r3, [r7, #24]
 8006c62:	f003 0307 	and.w	r3, r3, #7
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d00a      	beq.n	8006c80 <pvPortMalloc+0xf8>
	__asm volatile
 8006c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c6e:	f383 8811 	msr	BASEPRI, r3
 8006c72:	f3bf 8f6f 	isb	sy
 8006c76:	f3bf 8f4f 	dsb	sy
 8006c7a:	613b      	str	r3, [r7, #16]
}
 8006c7c:	bf00      	nop
 8006c7e:	e7fe      	b.n	8006c7e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c82:	685a      	ldr	r2, [r3, #4]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	1ad2      	subs	r2, r2, r3
 8006c88:	69bb      	ldr	r3, [r7, #24]
 8006c8a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c8e:	687a      	ldr	r2, [r7, #4]
 8006c90:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006c92:	69b8      	ldr	r0, [r7, #24]
 8006c94:	f000 f908 	bl	8006ea8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006c98:	4b1d      	ldr	r3, [pc, #116]	; (8006d10 <pvPortMalloc+0x188>)
 8006c9a:	681a      	ldr	r2, [r3, #0]
 8006c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c9e:	685b      	ldr	r3, [r3, #4]
 8006ca0:	1ad3      	subs	r3, r2, r3
 8006ca2:	4a1b      	ldr	r2, [pc, #108]	; (8006d10 <pvPortMalloc+0x188>)
 8006ca4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006ca6:	4b1a      	ldr	r3, [pc, #104]	; (8006d10 <pvPortMalloc+0x188>)
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	4b1b      	ldr	r3, [pc, #108]	; (8006d18 <pvPortMalloc+0x190>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	429a      	cmp	r2, r3
 8006cb0:	d203      	bcs.n	8006cba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006cb2:	4b17      	ldr	r3, [pc, #92]	; (8006d10 <pvPortMalloc+0x188>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a18      	ldr	r2, [pc, #96]	; (8006d18 <pvPortMalloc+0x190>)
 8006cb8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cbc:	685a      	ldr	r2, [r3, #4]
 8006cbe:	4b13      	ldr	r3, [pc, #76]	; (8006d0c <pvPortMalloc+0x184>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	431a      	orrs	r2, r3
 8006cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cc6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cca:	2200      	movs	r2, #0
 8006ccc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006cce:	4b13      	ldr	r3, [pc, #76]	; (8006d1c <pvPortMalloc+0x194>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	3301      	adds	r3, #1
 8006cd4:	4a11      	ldr	r2, [pc, #68]	; (8006d1c <pvPortMalloc+0x194>)
 8006cd6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006cd8:	f7fe fcdc 	bl	8005694 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006cdc:	69fb      	ldr	r3, [r7, #28]
 8006cde:	f003 0307 	and.w	r3, r3, #7
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d00a      	beq.n	8006cfc <pvPortMalloc+0x174>
	__asm volatile
 8006ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cea:	f383 8811 	msr	BASEPRI, r3
 8006cee:	f3bf 8f6f 	isb	sy
 8006cf2:	f3bf 8f4f 	dsb	sy
 8006cf6:	60fb      	str	r3, [r7, #12]
}
 8006cf8:	bf00      	nop
 8006cfa:	e7fe      	b.n	8006cfa <pvPortMalloc+0x172>
	return pvReturn;
 8006cfc:	69fb      	ldr	r3, [r7, #28]
}
 8006cfe:	4618      	mov	r0, r3
 8006d00:	3728      	adds	r7, #40	; 0x28
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}
 8006d06:	bf00      	nop
 8006d08:	200056fc 	.word	0x200056fc
 8006d0c:	20005710 	.word	0x20005710
 8006d10:	20005700 	.word	0x20005700
 8006d14:	200056f4 	.word	0x200056f4
 8006d18:	20005704 	.word	0x20005704
 8006d1c:	20005708 	.word	0x20005708

08006d20 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b086      	sub	sp, #24
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d04d      	beq.n	8006dce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006d32:	2308      	movs	r3, #8
 8006d34:	425b      	negs	r3, r3
 8006d36:	697a      	ldr	r2, [r7, #20]
 8006d38:	4413      	add	r3, r2
 8006d3a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006d3c:	697b      	ldr	r3, [r7, #20]
 8006d3e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	685a      	ldr	r2, [r3, #4]
 8006d44:	4b24      	ldr	r3, [pc, #144]	; (8006dd8 <vPortFree+0xb8>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4013      	ands	r3, r2
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d10a      	bne.n	8006d64 <vPortFree+0x44>
	__asm volatile
 8006d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d52:	f383 8811 	msr	BASEPRI, r3
 8006d56:	f3bf 8f6f 	isb	sy
 8006d5a:	f3bf 8f4f 	dsb	sy
 8006d5e:	60fb      	str	r3, [r7, #12]
}
 8006d60:	bf00      	nop
 8006d62:	e7fe      	b.n	8006d62 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d00a      	beq.n	8006d82 <vPortFree+0x62>
	__asm volatile
 8006d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d70:	f383 8811 	msr	BASEPRI, r3
 8006d74:	f3bf 8f6f 	isb	sy
 8006d78:	f3bf 8f4f 	dsb	sy
 8006d7c:	60bb      	str	r3, [r7, #8]
}
 8006d7e:	bf00      	nop
 8006d80:	e7fe      	b.n	8006d80 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	685a      	ldr	r2, [r3, #4]
 8006d86:	4b14      	ldr	r3, [pc, #80]	; (8006dd8 <vPortFree+0xb8>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4013      	ands	r3, r2
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d01e      	beq.n	8006dce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d11a      	bne.n	8006dce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	685a      	ldr	r2, [r3, #4]
 8006d9c:	4b0e      	ldr	r3, [pc, #56]	; (8006dd8 <vPortFree+0xb8>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	43db      	mvns	r3, r3
 8006da2:	401a      	ands	r2, r3
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006da8:	f7fe fc66 	bl	8005678 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	685a      	ldr	r2, [r3, #4]
 8006db0:	4b0a      	ldr	r3, [pc, #40]	; (8006ddc <vPortFree+0xbc>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4413      	add	r3, r2
 8006db6:	4a09      	ldr	r2, [pc, #36]	; (8006ddc <vPortFree+0xbc>)
 8006db8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006dba:	6938      	ldr	r0, [r7, #16]
 8006dbc:	f000 f874 	bl	8006ea8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006dc0:	4b07      	ldr	r3, [pc, #28]	; (8006de0 <vPortFree+0xc0>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	3301      	adds	r3, #1
 8006dc6:	4a06      	ldr	r2, [pc, #24]	; (8006de0 <vPortFree+0xc0>)
 8006dc8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006dca:	f7fe fc63 	bl	8005694 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006dce:	bf00      	nop
 8006dd0:	3718      	adds	r7, #24
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	20005710 	.word	0x20005710
 8006ddc:	20005700 	.word	0x20005700
 8006de0:	2000570c 	.word	0x2000570c

08006de4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006de4:	b480      	push	{r7}
 8006de6:	b085      	sub	sp, #20
 8006de8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006dea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006dee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006df0:	4b27      	ldr	r3, [pc, #156]	; (8006e90 <prvHeapInit+0xac>)
 8006df2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	f003 0307 	and.w	r3, r3, #7
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d00c      	beq.n	8006e18 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	3307      	adds	r3, #7
 8006e02:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	f023 0307 	bic.w	r3, r3, #7
 8006e0a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006e0c:	68ba      	ldr	r2, [r7, #8]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	1ad3      	subs	r3, r2, r3
 8006e12:	4a1f      	ldr	r2, [pc, #124]	; (8006e90 <prvHeapInit+0xac>)
 8006e14:	4413      	add	r3, r2
 8006e16:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006e1c:	4a1d      	ldr	r2, [pc, #116]	; (8006e94 <prvHeapInit+0xb0>)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006e22:	4b1c      	ldr	r3, [pc, #112]	; (8006e94 <prvHeapInit+0xb0>)
 8006e24:	2200      	movs	r2, #0
 8006e26:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	68ba      	ldr	r2, [r7, #8]
 8006e2c:	4413      	add	r3, r2
 8006e2e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006e30:	2208      	movs	r2, #8
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	1a9b      	subs	r3, r3, r2
 8006e36:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	f023 0307 	bic.w	r3, r3, #7
 8006e3e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	4a15      	ldr	r2, [pc, #84]	; (8006e98 <prvHeapInit+0xb4>)
 8006e44:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006e46:	4b14      	ldr	r3, [pc, #80]	; (8006e98 <prvHeapInit+0xb4>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006e4e:	4b12      	ldr	r3, [pc, #72]	; (8006e98 <prvHeapInit+0xb4>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	2200      	movs	r2, #0
 8006e54:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	68fa      	ldr	r2, [r7, #12]
 8006e5e:	1ad2      	subs	r2, r2, r3
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006e64:	4b0c      	ldr	r3, [pc, #48]	; (8006e98 <prvHeapInit+0xb4>)
 8006e66:	681a      	ldr	r2, [r3, #0]
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	4a0a      	ldr	r2, [pc, #40]	; (8006e9c <prvHeapInit+0xb8>)
 8006e72:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	4a09      	ldr	r2, [pc, #36]	; (8006ea0 <prvHeapInit+0xbc>)
 8006e7a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006e7c:	4b09      	ldr	r3, [pc, #36]	; (8006ea4 <prvHeapInit+0xc0>)
 8006e7e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006e82:	601a      	str	r2, [r3, #0]
}
 8006e84:	bf00      	nop
 8006e86:	3714      	adds	r7, #20
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr
 8006e90:	20001af4 	.word	0x20001af4
 8006e94:	200056f4 	.word	0x200056f4
 8006e98:	200056fc 	.word	0x200056fc
 8006e9c:	20005704 	.word	0x20005704
 8006ea0:	20005700 	.word	0x20005700
 8006ea4:	20005710 	.word	0x20005710

08006ea8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b085      	sub	sp, #20
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006eb0:	4b28      	ldr	r3, [pc, #160]	; (8006f54 <prvInsertBlockIntoFreeList+0xac>)
 8006eb2:	60fb      	str	r3, [r7, #12]
 8006eb4:	e002      	b.n	8006ebc <prvInsertBlockIntoFreeList+0x14>
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	60fb      	str	r3, [r7, #12]
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	687a      	ldr	r2, [r7, #4]
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	d8f7      	bhi.n	8006eb6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	68ba      	ldr	r2, [r7, #8]
 8006ed0:	4413      	add	r3, r2
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	429a      	cmp	r2, r3
 8006ed6:	d108      	bne.n	8006eea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	685a      	ldr	r2, [r3, #4]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	441a      	add	r2, r3
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	68ba      	ldr	r2, [r7, #8]
 8006ef4:	441a      	add	r2, r3
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	429a      	cmp	r2, r3
 8006efc:	d118      	bne.n	8006f30 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681a      	ldr	r2, [r3, #0]
 8006f02:	4b15      	ldr	r3, [pc, #84]	; (8006f58 <prvInsertBlockIntoFreeList+0xb0>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	429a      	cmp	r2, r3
 8006f08:	d00d      	beq.n	8006f26 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	685a      	ldr	r2, [r3, #4]
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	685b      	ldr	r3, [r3, #4]
 8006f14:	441a      	add	r2, r3
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	681a      	ldr	r2, [r3, #0]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	601a      	str	r2, [r3, #0]
 8006f24:	e008      	b.n	8006f38 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006f26:	4b0c      	ldr	r3, [pc, #48]	; (8006f58 <prvInsertBlockIntoFreeList+0xb0>)
 8006f28:	681a      	ldr	r2, [r3, #0]
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	601a      	str	r2, [r3, #0]
 8006f2e:	e003      	b.n	8006f38 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681a      	ldr	r2, [r3, #0]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006f38:	68fa      	ldr	r2, [r7, #12]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	429a      	cmp	r2, r3
 8006f3e:	d002      	beq.n	8006f46 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	687a      	ldr	r2, [r7, #4]
 8006f44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f46:	bf00      	nop
 8006f48:	3714      	adds	r7, #20
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr
 8006f52:	bf00      	nop
 8006f54:	200056f4 	.word	0x200056f4
 8006f58:	200056fc 	.word	0x200056fc

08006f5c <memset>:
 8006f5c:	4402      	add	r2, r0
 8006f5e:	4603      	mov	r3, r0
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d100      	bne.n	8006f66 <memset+0xa>
 8006f64:	4770      	bx	lr
 8006f66:	f803 1b01 	strb.w	r1, [r3], #1
 8006f6a:	e7f9      	b.n	8006f60 <memset+0x4>

08006f6c <_reclaim_reent>:
 8006f6c:	4b29      	ldr	r3, [pc, #164]	; (8007014 <_reclaim_reent+0xa8>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4283      	cmp	r3, r0
 8006f72:	b570      	push	{r4, r5, r6, lr}
 8006f74:	4604      	mov	r4, r0
 8006f76:	d04b      	beq.n	8007010 <_reclaim_reent+0xa4>
 8006f78:	69c3      	ldr	r3, [r0, #28]
 8006f7a:	b143      	cbz	r3, 8006f8e <_reclaim_reent+0x22>
 8006f7c:	68db      	ldr	r3, [r3, #12]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d144      	bne.n	800700c <_reclaim_reent+0xa0>
 8006f82:	69e3      	ldr	r3, [r4, #28]
 8006f84:	6819      	ldr	r1, [r3, #0]
 8006f86:	b111      	cbz	r1, 8006f8e <_reclaim_reent+0x22>
 8006f88:	4620      	mov	r0, r4
 8006f8a:	f000 f879 	bl	8007080 <_free_r>
 8006f8e:	6961      	ldr	r1, [r4, #20]
 8006f90:	b111      	cbz	r1, 8006f98 <_reclaim_reent+0x2c>
 8006f92:	4620      	mov	r0, r4
 8006f94:	f000 f874 	bl	8007080 <_free_r>
 8006f98:	69e1      	ldr	r1, [r4, #28]
 8006f9a:	b111      	cbz	r1, 8006fa2 <_reclaim_reent+0x36>
 8006f9c:	4620      	mov	r0, r4
 8006f9e:	f000 f86f 	bl	8007080 <_free_r>
 8006fa2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006fa4:	b111      	cbz	r1, 8006fac <_reclaim_reent+0x40>
 8006fa6:	4620      	mov	r0, r4
 8006fa8:	f000 f86a 	bl	8007080 <_free_r>
 8006fac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006fae:	b111      	cbz	r1, 8006fb6 <_reclaim_reent+0x4a>
 8006fb0:	4620      	mov	r0, r4
 8006fb2:	f000 f865 	bl	8007080 <_free_r>
 8006fb6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006fb8:	b111      	cbz	r1, 8006fc0 <_reclaim_reent+0x54>
 8006fba:	4620      	mov	r0, r4
 8006fbc:	f000 f860 	bl	8007080 <_free_r>
 8006fc0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006fc2:	b111      	cbz	r1, 8006fca <_reclaim_reent+0x5e>
 8006fc4:	4620      	mov	r0, r4
 8006fc6:	f000 f85b 	bl	8007080 <_free_r>
 8006fca:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006fcc:	b111      	cbz	r1, 8006fd4 <_reclaim_reent+0x68>
 8006fce:	4620      	mov	r0, r4
 8006fd0:	f000 f856 	bl	8007080 <_free_r>
 8006fd4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006fd6:	b111      	cbz	r1, 8006fde <_reclaim_reent+0x72>
 8006fd8:	4620      	mov	r0, r4
 8006fda:	f000 f851 	bl	8007080 <_free_r>
 8006fde:	6a23      	ldr	r3, [r4, #32]
 8006fe0:	b1b3      	cbz	r3, 8007010 <_reclaim_reent+0xa4>
 8006fe2:	4620      	mov	r0, r4
 8006fe4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006fe8:	4718      	bx	r3
 8006fea:	5949      	ldr	r1, [r1, r5]
 8006fec:	b941      	cbnz	r1, 8007000 <_reclaim_reent+0x94>
 8006fee:	3504      	adds	r5, #4
 8006ff0:	69e3      	ldr	r3, [r4, #28]
 8006ff2:	2d80      	cmp	r5, #128	; 0x80
 8006ff4:	68d9      	ldr	r1, [r3, #12]
 8006ff6:	d1f8      	bne.n	8006fea <_reclaim_reent+0x7e>
 8006ff8:	4620      	mov	r0, r4
 8006ffa:	f000 f841 	bl	8007080 <_free_r>
 8006ffe:	e7c0      	b.n	8006f82 <_reclaim_reent+0x16>
 8007000:	680e      	ldr	r6, [r1, #0]
 8007002:	4620      	mov	r0, r4
 8007004:	f000 f83c 	bl	8007080 <_free_r>
 8007008:	4631      	mov	r1, r6
 800700a:	e7ef      	b.n	8006fec <_reclaim_reent+0x80>
 800700c:	2500      	movs	r5, #0
 800700e:	e7ef      	b.n	8006ff0 <_reclaim_reent+0x84>
 8007010:	bd70      	pop	{r4, r5, r6, pc}
 8007012:	bf00      	nop
 8007014:	2000005c 	.word	0x2000005c

08007018 <__libc_init_array>:
 8007018:	b570      	push	{r4, r5, r6, lr}
 800701a:	4d0d      	ldr	r5, [pc, #52]	; (8007050 <__libc_init_array+0x38>)
 800701c:	4c0d      	ldr	r4, [pc, #52]	; (8007054 <__libc_init_array+0x3c>)
 800701e:	1b64      	subs	r4, r4, r5
 8007020:	10a4      	asrs	r4, r4, #2
 8007022:	2600      	movs	r6, #0
 8007024:	42a6      	cmp	r6, r4
 8007026:	d109      	bne.n	800703c <__libc_init_array+0x24>
 8007028:	4d0b      	ldr	r5, [pc, #44]	; (8007058 <__libc_init_array+0x40>)
 800702a:	4c0c      	ldr	r4, [pc, #48]	; (800705c <__libc_init_array+0x44>)
 800702c:	f000 f880 	bl	8007130 <_init>
 8007030:	1b64      	subs	r4, r4, r5
 8007032:	10a4      	asrs	r4, r4, #2
 8007034:	2600      	movs	r6, #0
 8007036:	42a6      	cmp	r6, r4
 8007038:	d105      	bne.n	8007046 <__libc_init_array+0x2e>
 800703a:	bd70      	pop	{r4, r5, r6, pc}
 800703c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007040:	4798      	blx	r3
 8007042:	3601      	adds	r6, #1
 8007044:	e7ee      	b.n	8007024 <__libc_init_array+0xc>
 8007046:	f855 3b04 	ldr.w	r3, [r5], #4
 800704a:	4798      	blx	r3
 800704c:	3601      	adds	r6, #1
 800704e:	e7f2      	b.n	8007036 <__libc_init_array+0x1e>
 8007050:	080072b4 	.word	0x080072b4
 8007054:	080072b4 	.word	0x080072b4
 8007058:	080072b4 	.word	0x080072b4
 800705c:	080072b8 	.word	0x080072b8

08007060 <__retarget_lock_acquire_recursive>:
 8007060:	4770      	bx	lr

08007062 <__retarget_lock_release_recursive>:
 8007062:	4770      	bx	lr

08007064 <memcpy>:
 8007064:	440a      	add	r2, r1
 8007066:	4291      	cmp	r1, r2
 8007068:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800706c:	d100      	bne.n	8007070 <memcpy+0xc>
 800706e:	4770      	bx	lr
 8007070:	b510      	push	{r4, lr}
 8007072:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007076:	f803 4f01 	strb.w	r4, [r3, #1]!
 800707a:	4291      	cmp	r1, r2
 800707c:	d1f9      	bne.n	8007072 <memcpy+0xe>
 800707e:	bd10      	pop	{r4, pc}

08007080 <_free_r>:
 8007080:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007082:	2900      	cmp	r1, #0
 8007084:	d044      	beq.n	8007110 <_free_r+0x90>
 8007086:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800708a:	9001      	str	r0, [sp, #4]
 800708c:	2b00      	cmp	r3, #0
 800708e:	f1a1 0404 	sub.w	r4, r1, #4
 8007092:	bfb8      	it	lt
 8007094:	18e4      	addlt	r4, r4, r3
 8007096:	f000 f83f 	bl	8007118 <__malloc_lock>
 800709a:	4a1e      	ldr	r2, [pc, #120]	; (8007114 <_free_r+0x94>)
 800709c:	9801      	ldr	r0, [sp, #4]
 800709e:	6813      	ldr	r3, [r2, #0]
 80070a0:	b933      	cbnz	r3, 80070b0 <_free_r+0x30>
 80070a2:	6063      	str	r3, [r4, #4]
 80070a4:	6014      	str	r4, [r2, #0]
 80070a6:	b003      	add	sp, #12
 80070a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80070ac:	f000 b83a 	b.w	8007124 <__malloc_unlock>
 80070b0:	42a3      	cmp	r3, r4
 80070b2:	d908      	bls.n	80070c6 <_free_r+0x46>
 80070b4:	6825      	ldr	r5, [r4, #0]
 80070b6:	1961      	adds	r1, r4, r5
 80070b8:	428b      	cmp	r3, r1
 80070ba:	bf01      	itttt	eq
 80070bc:	6819      	ldreq	r1, [r3, #0]
 80070be:	685b      	ldreq	r3, [r3, #4]
 80070c0:	1949      	addeq	r1, r1, r5
 80070c2:	6021      	streq	r1, [r4, #0]
 80070c4:	e7ed      	b.n	80070a2 <_free_r+0x22>
 80070c6:	461a      	mov	r2, r3
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	b10b      	cbz	r3, 80070d0 <_free_r+0x50>
 80070cc:	42a3      	cmp	r3, r4
 80070ce:	d9fa      	bls.n	80070c6 <_free_r+0x46>
 80070d0:	6811      	ldr	r1, [r2, #0]
 80070d2:	1855      	adds	r5, r2, r1
 80070d4:	42a5      	cmp	r5, r4
 80070d6:	d10b      	bne.n	80070f0 <_free_r+0x70>
 80070d8:	6824      	ldr	r4, [r4, #0]
 80070da:	4421      	add	r1, r4
 80070dc:	1854      	adds	r4, r2, r1
 80070de:	42a3      	cmp	r3, r4
 80070e0:	6011      	str	r1, [r2, #0]
 80070e2:	d1e0      	bne.n	80070a6 <_free_r+0x26>
 80070e4:	681c      	ldr	r4, [r3, #0]
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	6053      	str	r3, [r2, #4]
 80070ea:	440c      	add	r4, r1
 80070ec:	6014      	str	r4, [r2, #0]
 80070ee:	e7da      	b.n	80070a6 <_free_r+0x26>
 80070f0:	d902      	bls.n	80070f8 <_free_r+0x78>
 80070f2:	230c      	movs	r3, #12
 80070f4:	6003      	str	r3, [r0, #0]
 80070f6:	e7d6      	b.n	80070a6 <_free_r+0x26>
 80070f8:	6825      	ldr	r5, [r4, #0]
 80070fa:	1961      	adds	r1, r4, r5
 80070fc:	428b      	cmp	r3, r1
 80070fe:	bf04      	itt	eq
 8007100:	6819      	ldreq	r1, [r3, #0]
 8007102:	685b      	ldreq	r3, [r3, #4]
 8007104:	6063      	str	r3, [r4, #4]
 8007106:	bf04      	itt	eq
 8007108:	1949      	addeq	r1, r1, r5
 800710a:	6021      	streq	r1, [r4, #0]
 800710c:	6054      	str	r4, [r2, #4]
 800710e:	e7ca      	b.n	80070a6 <_free_r+0x26>
 8007110:	b003      	add	sp, #12
 8007112:	bd30      	pop	{r4, r5, pc}
 8007114:	20005850 	.word	0x20005850

08007118 <__malloc_lock>:
 8007118:	4801      	ldr	r0, [pc, #4]	; (8007120 <__malloc_lock+0x8>)
 800711a:	f7ff bfa1 	b.w	8007060 <__retarget_lock_acquire_recursive>
 800711e:	bf00      	nop
 8007120:	2000584c 	.word	0x2000584c

08007124 <__malloc_unlock>:
 8007124:	4801      	ldr	r0, [pc, #4]	; (800712c <__malloc_unlock+0x8>)
 8007126:	f7ff bf9c 	b.w	8007062 <__retarget_lock_release_recursive>
 800712a:	bf00      	nop
 800712c:	2000584c 	.word	0x2000584c

08007130 <_init>:
 8007130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007132:	bf00      	nop
 8007134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007136:	bc08      	pop	{r3}
 8007138:	469e      	mov	lr, r3
 800713a:	4770      	bx	lr

0800713c <_fini>:
 800713c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800713e:	bf00      	nop
 8007140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007142:	bc08      	pop	{r3}
 8007144:	469e      	mov	lr, r3
 8007146:	4770      	bx	lr
