From 296990cc71e1462b5ab8d623afeb01212be2cf0d Mon Sep 17 00:00:00 2001
From: Ionut Vicovan <Ionut.Vicovan@nxp.com>
Date: Mon, 12 Oct 2020 22:05:06 +0000
Subject: [PATCH 1/2] s32gen1: Increase reserved mem and EP BAR 2 to 100MB

Issue: ALB-5740

Signed-off-by: Ionut Vicovan <Ionut.Vicovan@nxp.com>
---
 arch/arm64/boot/dts/freescale/fsl-s32-gen1.dtsi | 4 ++--
 drivers/pci/controller/dwc/pci-s32gen1.c        | 4 ++--
 2 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/fsl-s32-gen1.dtsi b/arch/arm64/boot/dts/freescale/fsl-s32-gen1.dtsi
index 714db6ffc5b1..e986982a7f85 100644
--- a/arch/arm64/boot/dts/freescale/fsl-s32-gen1.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-s32-gen1.dtsi
@@ -33,10 +33,10 @@
 		#size-cells = <2>;
 		ranges;
 
-		/* 4Mb shared memory for PCIe shared mem transfers, EP mode */
+		/* 100Mb shared memory for PCIe shared mem transfers, EP mode */
 		pci_shared_memory: shm@0xc0000000 {
 			compatible = "fsl,s32gen1-shm";
-			reg = <0x0 0xc0000000 0x0 0x400000>;    /* 4 MB */
+			reg = <0x0 0xc0000000 0x0 0x6400000>;    /* 100 MB */
 			no-map;
 		};
 	};
diff --git a/drivers/pci/controller/dwc/pci-s32gen1.c b/drivers/pci/controller/dwc/pci-s32gen1.c
index e4639d0a07cb..3165fd13d999 100644
--- a/drivers/pci/controller/dwc/pci-s32gen1.c
+++ b/drivers/pci/controller/dwc/pci-s32gen1.c
@@ -123,9 +123,9 @@
 #define PCIE_EP_BAR1_ADDR		(PCIE_EP_BAR0_ADDR + PCIE_EP_BAR0_SIZE)
 #define PCIE_EP_BAR1_SIZE		0
 #define PCIE_EP_BAR2_ADDR		(PCIE_EP_BAR1_ADDR + PCIE_EP_BAR1_SIZE)
-#define PCIE_EP_BAR2_SIZE		SZ_1M
+#define PCIE_EP_BAR2_SIZE		(SZ_1M * 100)
 #define PCIE_EP_BAR3_ADDR		(PCIE_EP_BAR2_ADDR + PCIE_EP_BAR2_SIZE)
 #define PCIE_EP_BAR3_SIZE		0
 #define PCIE_EP_BAR4_ADDR		(PCIE_EP_BAR3_ADDR + PCIE_EP_BAR3_SIZE)
 #define PCIE_EP_BAR4_SIZE		0
 #define PCIE_EP_BAR5_ADDR		(PCIE_EP_BAR4_ADDR + PCIE_EP_BAR4_SIZE)
-- 
2.17.1

