{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 21:00:05 2016 " "Info: Processing started: Mon Aug 01 21:00:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off max2 -c max2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off max2 -c max2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "max2.bdf 1 1 " "Warning: Using design file max2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 max2 " "Info: Found entity 1: max2" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "max2 " "Info: Elaborating entity \"max2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "q\[21..0\] " "Warning: Not all bits in bus \"q\[21..0\]\" are used" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { 184 -304 -152 200 "q\[21..16\]" "" } { -144 -416 -344 -128 "q\[21..16\]" "" } { -272 -392 -296 -256 "q\[21\]" "" } { -320 80 144 -304 "q\[21\]" "" } { -456 -256 -204 -440 "q\[21..16\]" "" } { -272 -960 -896 -256 "q\[3..0\]" "" } { -8 -856 -800 8 "q\[1..0\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "key " "Warning: Pin \"key\" not connected" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -624 -1048 -880 -608 "key\[3..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX LPM_MUX:inst24 " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"LPM_MUX:inst24\"" {  } { { "max2.bdf" "inst24" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -160 16 128 -64 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_MUX:inst24 " "Info: Elaborated megafunction instantiation \"LPM_MUX:inst24\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -160 16 128 -64 "inst24" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_MUX:inst24 " "Info: Instantiated megafunction \"LPM_MUX:inst24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -160 16 128 -64 "inst24" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_i9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i9c " "Info: Found entity 1: mux_i9c" {  } { { "db/mux_i9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_i9c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i9c LPM_MUX:inst24\|mux_i9c:auto_generated " "Info: Elaborating entity \"mux_i9c\" for hierarchy \"LPM_MUX:inst24\|mux_i9c:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "c64x8.v 1 1 " "Warning: Using design file c64x8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 c64x8 " "Info: Found entity 1: c64x8" {  } { { "c64x8.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/c64x8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c64x8 c64x8:inst5 " "Info: Elaborating entity \"c64x8\" for hierarchy \"c64x8:inst5\"" {  } { { "max2.bdf" "inst5" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -160 -344 -224 -64 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst16 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst16\"" {  } { { "max2.bdf" "inst16" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -536 -392 -256 -336 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst16 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst16\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -536 -392 -256 -336 "inst16" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst16 " "Info: Instantiated megafunction \"LPM_COUNTER:inst16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -536 -392 -256 -336 "inst16" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a2h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_a2h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a2h " "Info: Found entity 1: cntr_a2h" {  } { { "db/cntr_a2h.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/cntr_a2h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_a2h LPM_COUNTER:inst16\|cntr_a2h:auto_generated " "Info: Elaborating entity \"cntr_a2h\" for hierarchy \"LPM_COUNTER:inst16\|cntr_a2h:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst48 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst48\"" {  } { { "max2.bdf" "inst48" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -832 -544 -408 -632 "inst48" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst48 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst48\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -832 -544 -408 -632 "inst48" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst48 " "Info: Instantiated megafunction \"LPM_COUNTER:inst48\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 10 " "Info: Parameter \"LPM_MODULUS\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -832 -544 -408 -632 "inst48" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ndi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ndi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ndi " "Info: Found entity 1: cntr_ndi" {  } { { "db/cntr_ndi.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/cntr_ndi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ndi LPM_COUNTER:inst48\|cntr_ndi:auto_generated " "Info: Elaborating entity \"cntr_ndi\" for hierarchy \"LPM_COUNTER:inst48\|cntr_ndi:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1vb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_1vb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1vb " "Info: Found entity 1: cmpr_1vb" {  } { { "db/cmpr_1vb.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/cmpr_1vb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1vb LPM_COUNTER:inst48\|cntr_ndi:auto_generated\|cmpr_1vb:cmpr1 " "Info: Elaborating entity \"cmpr_1vb\" for hierarchy \"LPM_COUNTER:inst48\|cntr_ndi:auto_generated\|cmpr_1vb:cmpr1\"" {  } { { "db/cntr_ndi.tdf" "cmpr1" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/cntr_ndi.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst23 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst23\"" {  } { { "max2.bdf" "inst23" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -880 -816 -680 -680 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst23 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst23\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -880 -816 -680 -680 "inst23" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst23 " "Info: Instantiated megafunction \"LPM_COUNTER:inst23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -880 -816 -680 -680 "inst23" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_upg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_upg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_upg " "Info: Found entity 1: cntr_upg" {  } { { "db/cntr_upg.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/cntr_upg.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_upg LPM_COUNTER:inst23\|cntr_upg:auto_generated " "Info: Elaborating entity \"cntr_upg\" for hierarchy \"LPM_COUNTER:inst23\|cntr_upg:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst58 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst58\"" {  } { { "max2.bdf" "inst58" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -1152 192 328 -952 "inst58" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst58 " "Info: Elaborated megafunction instantiation \"LPM_COUNTER:inst58\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -1152 192 328 -952 "inst58" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst58 " "Info: Instantiated megafunction \"LPM_COUNTER:inst58\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -1152 192 328 -952 "inst58" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_82h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_82h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_82h " "Info: Found entity 1: cntr_82h" {  } { { "db/cntr_82h.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/cntr_82h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_82h LPM_COUNTER:inst58\|cntr_82h:auto_generated " "Info: Elaborating entity \"cntr_82h\" for hierarchy \"LPM_COUNTER:inst58\|cntr_82h:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE LPM_COMPARE:inst51 " "Info: Elaborating entity \"LPM_COMPARE\" for hierarchy \"LPM_COMPARE:inst51\"" {  } { { "max2.bdf" "inst51" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -1024 -88 40 -896 "inst51" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COMPARE:inst51 " "Info: Elaborated megafunction instantiation \"LPM_COMPARE:inst51\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -1024 -88 40 -896 "inst51" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COMPARE:inst51 " "Info: Instantiated megafunction \"LPM_COMPARE:inst51\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -1024 -88 40 -896 "inst51" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d7d.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_d7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d7d " "Info: Found entity 1: cmpr_d7d" {  } { { "db/cmpr_d7d.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/cmpr_d7d.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d7d LPM_COMPARE:inst51\|cmpr_d7d:auto_generated " "Info: Elaborating entity \"cmpr_d7d\" for hierarchy \"LPM_COMPARE:inst51\|cmpr_d7d:auto_generated\"" {  } { { "LPM_COMPARE.tdf" "auto_generated" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_COMPARE.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst54 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst54\"" {  } { { "max2.bdf" "inst54" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -1000 -224 -112 -952 "inst54" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst54 " "Info: Elaborated megafunction instantiation \"LPM_CONSTANT:inst54\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -1000 -224 -112 -952 "inst54" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst54 " "Info: Instantiated megafunction \"LPM_CONSTANT:inst54\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 36 " "Info: Parameter \"LPM_CVALUE\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -1000 -224 -112 -952 "inst54" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG LPM_SHIFTREG:inst50 " "Info: Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"LPM_SHIFTREG:inst50\"" {  } { { "max2.bdf" "inst50" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -984 -544 -408 -840 "inst50" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_SHIFTREG:inst50 " "Info: Elaborated megafunction instantiation \"LPM_SHIFTREG:inst50\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -984 -544 -408 -840 "inst50" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_SHIFTREG:inst50 " "Info: Instantiated megafunction \"LPM_SHIFTREG:inst50\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Info: Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_width 8 " "Info: Parameter \"LPM_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -984 -544 -408 -840 "inst50" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst62 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst62\"" {  } { { "max2.bdf" "inst62" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -1080 480 592 -1032 "inst62" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst62 " "Info: Elaborated megafunction instantiation \"LPM_CONSTANT:inst62\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -1080 480 592 -1032 "inst62" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst62 " "Info: Instantiated megafunction \"LPM_CONSTANT:inst62\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 82 " "Info: Parameter \"LPM_CVALUE\" = \"82\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -1080 480 592 -1032 "inst62" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX LPM_MUX:inst26 " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"LPM_MUX:inst26\"" {  } { { "max2.bdf" "inst26" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { 80 -208 -96 176 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_MUX:inst26 " "Info: Elaborated megafunction instantiation \"LPM_MUX:inst26\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { 80 -208 -96 176 "inst26" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_MUX:inst26 " "Info: Instantiated megafunction \"LPM_MUX:inst26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { 80 -208 -96 176 "inst26" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fbc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_fbc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fbc " "Info: Found entity 1: mux_fbc" {  } { { "db/mux_fbc.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_fbc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_fbc LPM_MUX:inst26\|mux_fbc:auto_generated " "Info: Elaborating entity \"mux_fbc\" for hierarchy \"LPM_MUX:inst26\|mux_fbc:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF LPM_DFF:inst76 " "Info: Elaborating entity \"LPM_DFF\" for hierarchy \"LPM_DFF:inst76\"" {  } { { "max2.bdf" "inst76" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { 984 -840 -664 1160 "inst76" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DFF:inst76 " "Info: Elaborated megafunction instantiation \"LPM_DFF:inst76\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { 984 -840 -664 1160 "inst76" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DFF:inst76 " "Info: Instantiated megafunction \"LPM_DFF:inst76\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { 984 -840 -664 1160 "inst76" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE LPM_DECODE:inst14 " "Info: Elaborating entity \"LPM_DECODE\" for hierarchy \"LPM_DECODE:inst14\"" {  } { { "max2.bdf" "inst14" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { 672 -72 48 784 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DECODE:inst14 " "Info: Elaborated megafunction instantiation \"LPM_DECODE:inst14\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { 672 -72 48 784 "inst14" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DECODE:inst14 " "Info: Instantiated megafunction \"LPM_DECODE:inst14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 16 " "Info: Parameter \"LPM_DECODES\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { 672 -72 48 784 "inst14" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cff.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_cff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cff " "Info: Found entity 1: decode_cff" {  } { { "db/decode_cff.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/decode_cff.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cff LPM_DECODE:inst14\|decode_cff:auto_generated " "Info: Elaborating entity \"decode_cff\" for hierarchy \"LPM_DECODE:inst14\|decode_cff:auto_generated\"" {  } { { "LPM_DECODE.tdf" "auto_generated" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DECODE.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst34 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst34\"" {  } { { "max2.bdf" "inst34" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { 968 -608 -496 1016 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst34 " "Info: Elaborated megafunction instantiation \"LPM_CONSTANT:inst34\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { 968 -608 -496 1016 "inst34" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst34 " "Info: Instantiated megafunction \"LPM_CONSTANT:inst34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 19 " "Info: Parameter \"LPM_CVALUE\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { 968 -608 -496 1016 "inst34" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst40 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst40\"" {  } { { "max2.bdf" "inst40" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { 656 -592 -480 704 "inst40" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst40 " "Info: Elaborated megafunction instantiation \"LPM_CONSTANT:inst40\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { 656 -592 -480 704 "inst40" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst40 " "Info: Instantiated megafunction \"LPM_CONSTANT:inst40\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 26 " "Info: Parameter \"LPM_CVALUE\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { 656 -592 -480 704 "inst40" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst28 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst28\"" {  } { { "max2.bdf" "inst28" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -528 -1024 -912 -480 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst28 " "Info: Elaborated megafunction instantiation \"LPM_CONSTANT:inst28\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -528 -1024 -912 -480 "inst28" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst28 " "Info: Instantiated megafunction \"LPM_CONSTANT:inst28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 12 " "Info: Parameter \"LPM_CVALUE\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -528 -1024 -912 -480 "inst28" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst29 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst29\"" {  } { { "max2.bdf" "inst29" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -480 -1024 -912 -432 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst29 " "Info: Elaborated megafunction instantiation \"LPM_CONSTANT:inst29\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -480 -1024 -912 -432 "inst29" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst29 " "Info: Instantiated megafunction \"LPM_CONSTANT:inst29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Info: Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -480 -1024 -912 -432 "inst29" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "add3hours.bdf 1 1 " "Warning: Using design file add3hours.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add3hours " "Info: Found entity 1: add3hours" {  } { { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3hours add3hours:inst12 " "Info: Elaborating entity \"add3hours\" for hierarchy \"add3hours:inst12\"" {  } { { "max2.bdf" "inst12" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -40 -800 -608 56 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX add3hours:inst12\|LPM_MUX:inst14 " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"add3hours:inst12\|LPM_MUX:inst14\"" {  } { { "add3hours.bdf" "inst14" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 416 1440 1552 512 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "add3hours:inst12\|LPM_MUX:inst14 " "Info: Elaborated megafunction instantiation \"add3hours:inst12\|LPM_MUX:inst14\"" {  } { { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 416 1440 1552 512 "inst14" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add3hours:inst12\|LPM_MUX:inst14 " "Info: Instantiated megafunction \"add3hours:inst12\|LPM_MUX:inst14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 416 1440 1552 512 "inst14" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_l9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l9c " "Info: Found entity 1: mux_l9c" {  } { { "db/mux_l9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_l9c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l9c add3hours:inst12\|LPM_MUX:inst14\|mux_l9c:auto_generated " "Info: Elaborating entity \"mux_l9c\" for hierarchy \"add3hours:inst12\|LPM_MUX:inst14\|mux_l9c:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB add3hours:inst12\|LPM_ADD_SUB:inst8 " "Info: Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"add3hours:inst12\|LPM_ADD_SUB:inst8\"" {  } { { "add3hours.bdf" "inst8" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 192 1392 1552 360 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "add3hours:inst12\|LPM_ADD_SUB:inst8 " "Info: Elaborated megafunction instantiation \"add3hours:inst12\|LPM_ADD_SUB:inst8\"" {  } { { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 192 1392 1552 360 "inst8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add3hours:inst12\|LPM_ADD_SUB:inst8 " "Info: Instantiated megafunction \"add3hours:inst12\|LPM_ADD_SUB:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 192 1392 1552 360 "inst8" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_stratix_add_sub add3hours:inst12\|LPM_ADD_SUB:inst8\|alt_stratix_add_sub:stratix_adder " "Info: Elaborating entity \"alt_stratix_add_sub\" for hierarchy \"add3hours:inst12\|LPM_ADD_SUB:inst8\|alt_stratix_add_sub:stratix_adder\"" {  } { { "LPM_ADD_SUB.tdf" "stratix_adder" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 140 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "add3hours:inst12\|LPM_ADD_SUB:inst8\|alt_stratix_add_sub:stratix_adder add3hours:inst12\|LPM_ADD_SUB:inst8 " "Info: Elaborated megafunction instantiation \"add3hours:inst12\|LPM_ADD_SUB:inst8\|alt_stratix_add_sub:stratix_adder\", which is child of megafunction instantiation \"add3hours:inst12\|LPM_ADD_SUB:inst8\"" {  } { { "LPM_ADD_SUB.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 140 5 0 } } { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 192 1392 1552 360 "inst8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT add3hours:inst12\|LPM_CONSTANT:inst9 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"add3hours:inst12\|LPM_CONSTANT:inst9\"" {  } { { "add3hours.bdf" "inst9" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 280 1256 1368 328 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "add3hours:inst12\|LPM_CONSTANT:inst9 " "Info: Elaborated megafunction instantiation \"add3hours:inst12\|LPM_CONSTANT:inst9\"" {  } { { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 280 1256 1368 328 "inst9" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add3hours:inst12\|LPM_CONSTANT:inst9 " "Info: Instantiated megafunction \"add3hours:inst12\|LPM_CONSTANT:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 10 " "Info: Parameter \"LPM_CVALUE\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 280 1256 1368 328 "inst9" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT add3hours:inst12\|LPM_CONSTANT:inst10 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"add3hours:inst12\|LPM_CONSTANT:inst10\"" {  } { { "add3hours.bdf" "inst10" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 96 1256 1368 144 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "add3hours:inst12\|LPM_CONSTANT:inst10 " "Info: Elaborated megafunction instantiation \"add3hours:inst12\|LPM_CONSTANT:inst10\"" {  } { { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 96 1256 1368 144 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add3hours:inst12\|LPM_CONSTANT:inst10 " "Info: Instantiated megafunction \"add3hours:inst12\|LPM_CONSTANT:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 20 " "Info: Parameter \"LPM_CVALUE\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 96 1256 1368 144 "inst10" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB add3hours:inst12\|LPM_ADD_SUB:inst35 " "Info: Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"add3hours:inst12\|LPM_ADD_SUB:inst35\"" {  } { { "add3hours.bdf" "inst35" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 528 928 1088 696 "inst35" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "add3hours:inst12\|LPM_ADD_SUB:inst35 " "Info: Elaborated megafunction instantiation \"add3hours:inst12\|LPM_ADD_SUB:inst35\"" {  } { { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 528 928 1088 696 "inst35" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add3hours:inst12\|LPM_ADD_SUB:inst35 " "Info: Instantiated megafunction \"add3hours:inst12\|LPM_ADD_SUB:inst35\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 528 928 1088 696 "inst35" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_stratix_add_sub add3hours:inst12\|LPM_ADD_SUB:inst35\|alt_stratix_add_sub:stratix_adder " "Info: Elaborating entity \"alt_stratix_add_sub\" for hierarchy \"add3hours:inst12\|LPM_ADD_SUB:inst35\|alt_stratix_add_sub:stratix_adder\"" {  } { { "LPM_ADD_SUB.tdf" "stratix_adder" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 140 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "add3hours:inst12\|LPM_ADD_SUB:inst35\|alt_stratix_add_sub:stratix_adder add3hours:inst12\|LPM_ADD_SUB:inst35 " "Info: Elaborated megafunction instantiation \"add3hours:inst12\|LPM_ADD_SUB:inst35\|alt_stratix_add_sub:stratix_adder\", which is child of megafunction instantiation \"add3hours:inst12\|LPM_ADD_SUB:inst35\"" {  } { { "LPM_ADD_SUB.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_ADD_SUB.tdf" 140 5 0 } } { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 528 928 1088 696 "inst35" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX add3hours:inst12\|LPM_MUX:inst25 " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"add3hours:inst12\|LPM_MUX:inst25\"" {  } { { "add3hours.bdf" "inst25" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 544 440 552 640 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "add3hours:inst12\|LPM_MUX:inst25 " "Info: Elaborated megafunction instantiation \"add3hours:inst12\|LPM_MUX:inst25\"" {  } { { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 544 440 552 640 "inst25" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add3hours:inst12\|LPM_MUX:inst25 " "Info: Instantiated megafunction \"add3hours:inst12\|LPM_MUX:inst25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 544 440 552 640 "inst25" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB add3hours:inst12\|LPM_ADD_SUB:inst27 " "Info: Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"add3hours:inst12\|LPM_ADD_SUB:inst27\"" {  } { { "add3hours.bdf" "inst27" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 32 456 616 200 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "add3hours:inst12\|LPM_ADD_SUB:inst27 " "Info: Elaborated megafunction instantiation \"add3hours:inst12\|LPM_ADD_SUB:inst27\"" {  } { { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 32 456 616 200 "inst27" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add3hours:inst12\|LPM_ADD_SUB:inst27 " "Info: Instantiated megafunction \"add3hours:inst12\|LPM_ADD_SUB:inst27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 32 456 616 200 "inst27" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT add3hours:inst12\|LPM_CONSTANT:inst34 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"add3hours:inst12\|LPM_CONSTANT:inst34\"" {  } { { "add3hours.bdf" "inst34" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 616 800 912 664 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "add3hours:inst12\|LPM_CONSTANT:inst34 " "Info: Elaborated megafunction instantiation \"add3hours:inst12\|LPM_CONSTANT:inst34\"" {  } { { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 616 800 912 664 "inst34" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add3hours:inst12\|LPM_CONSTANT:inst34 " "Info: Instantiated megafunction \"add3hours:inst12\|LPM_CONSTANT:inst34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 3 " "Info: Parameter \"LPM_CVALUE\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 616 800 912 664 "inst34" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF LPM_DFF:inst82 " "Info: Elaborating entity \"LPM_DFF\" for hierarchy \"LPM_DFF:inst82\"" {  } { { "max2.bdf" "inst82" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -336 -1136 -960 -160 "inst82" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DFF:inst82 " "Info: Elaborated megafunction instantiation \"LPM_DFF:inst82\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -336 -1136 -960 -160 "inst82" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DFF:inst82 " "Info: Instantiated megafunction \"LPM_DFF:inst82\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -336 -1136 -960 -160 "inst82" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE LPM_COMPARE:inst55 " "Info: Elaborating entity \"LPM_COMPARE\" for hierarchy \"LPM_COMPARE:inst55\"" {  } { { "max2.bdf" "inst55" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -696 680 808 -568 "inst55" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COMPARE:inst55 " "Info: Elaborated megafunction instantiation \"LPM_COMPARE:inst55\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -696 680 808 -568 "inst55" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COMPARE:inst55 " "Info: Instantiated megafunction \"LPM_COMPARE:inst55\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -696 680 808 -568 "inst55" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Warning" "WTDFX_ASSERTION" "No output port of the lpm_compare megafunction instantiation is being used " "Warning: Assertion warning: No output port of the lpm_compare megafunction instantiation is being used" {  } { { "db/cmpr_5tc.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/cmpr_5tc.tdf" 28 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5tc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5tc " "Info: Found entity 1: cmpr_5tc" {  } { { "db/cmpr_5tc.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/cmpr_5tc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5tc LPM_COMPARE:inst55\|cmpr_5tc:auto_generated " "Info: Elaborating entity \"cmpr_5tc\" for hierarchy \"LPM_COMPARE:inst55\|cmpr_5tc:auto_generated\"" {  } { { "LPM_COMPARE.tdf" "auto_generated" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_COMPARE.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "dataa " "Warning: Variable or input pin \"dataa\" is defined but never used" {  } { { "db/cmpr_5tc.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/cmpr_5tc.tdf" 24 2 0 } } { "LPM_COMPARE.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_COMPARE.tdf" 280 3 0 } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -696 680 808 -568 "inst55" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 0}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datab " "Warning: Variable or input pin \"datab\" is defined but never used" {  } { { "db/cmpr_5tc.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/cmpr_5tc.tdf" 25 2 0 } } { "LPM_COMPARE.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_COMPARE.tdf" 280 3 0 } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -696 680 808 -568 "inst55" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 0}
{ "Warning" "WSGN_EMPTY_SHELL" "cmpr_5tc " "Warning: Entity \"cmpr_5tc\" contains only dangling pins" {  } { { "LPM_COMPARE.tdf" "auto_generated" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_COMPARE.tdf" 280 3 0 } }  } 0 0 "Entity \"%1!s!\" contains only dangling pins" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst56 " "Info: Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst56\"" {  } { { "max2.bdf" "inst56" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -672 544 656 -624 "inst56" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst56 " "Info: Elaborated megafunction instantiation \"LPM_CONSTANT:inst56\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -672 544 656 -624 "inst56" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst56 " "Info: Instantiated megafunction \"LPM_CONSTANT:inst56\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 46 " "Info: Parameter \"LPM_CVALUE\" = \"46\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -672 544 656 -624 "inst56" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "4 " "Info: Ignored 4 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "4 " "Info: Ignored 4 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led\[6\] GND " "Warning (13410): Pin \"led\[6\]\" is stuck at GND" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -520 616 792 -504 "led\[7..0\]" "" } { -1104 -608 -536 -1088 "led\[7\]" "" } { -480 80 296 -464 "led\[1\]" "" } { -616 184 496 -600 "led\[2\]" "" } { -768 1056 1120 -752 "led\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[5\] GND " "Warning (13410): Pin \"led\[5\]\" is stuck at GND" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -520 616 792 -504 "led\[7..0\]" "" } { -1104 -608 -536 -1088 "led\[7\]" "" } { -480 80 296 -464 "led\[1\]" "" } { -616 184 496 -600 "led\[2\]" "" } { -768 1056 1120 -752 "led\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[4\] GND " "Warning (13410): Pin \"led\[4\]\" is stuck at GND" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -520 616 792 -504 "led\[7..0\]" "" } { -1104 -608 -536 -1088 "led\[7\]" "" } { -480 80 296 -464 "led\[1\]" "" } { -616 184 496 -600 "led\[2\]" "" } { -768 1056 1120 -752 "led\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[3\] GND " "Warning (13410): Pin \"led\[3\]\" is stuck at GND" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -520 616 792 -504 "led\[7..0\]" "" } { -1104 -608 -536 -1088 "led\[7\]" "" } { -480 80 296 -464 "led\[1\]" "" } { -616 184 496 -600 "led\[2\]" "" } { -768 1056 1120 -752 "led\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "add3hours:inst12\|lpm_add_sub:inst8\|alt_stratix_add_sub:stratix_adder\|result\[0\] " "Info (17048): Logic cell \"add3hours:inst12\|lpm_add_sub:inst8\|alt_stratix_add_sub:stratix_adder\|result\[0\]\"" {  } { { "alt_stratix_add_sub.tdf" "add_sub_cell\[0\]" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|result\[0\] " "Info (17048): Logic cell \"add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|result\[0\]\"" {  } { { "alt_stratix_add_sub.tdf" "add_sub_cell\[0\]" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|result\[1\] " "Info (17048): Logic cell \"add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|result\[1\]\"" {  } { { "alt_stratix_add_sub.tdf" "add_sub_cell\[1\]" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "add3hours:inst12\|lpm_add_sub:inst27\|alt_stratix_add_sub:stratix_adder\|result\[0\] " "Info (17048): Logic cell \"add3hours:inst12\|lpm_add_sub:inst27\|alt_stratix_add_sub:stratix_adder\|result\[0\]\"" {  } { { "alt_stratix_add_sub.tdf" "add_sub_cell\[0\]" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "add3hours:inst12\|lpm_add_sub:inst32\|alt_stratix_add_sub:stratix_adder\|result\[0\] " "Info (17048): Logic cell \"add3hours:inst12\|lpm_add_sub:inst32\|alt_stratix_add_sub:stratix_adder\|result\[0\]\"" {  } { { "alt_stratix_add_sub.tdf" "add_sub_cell\[0\]" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "add3hours:inst12\|lpm_add_sub:inst27\|alt_stratix_add_sub:stratix_adder\|result\[1\] " "Info (17048): Logic cell \"add3hours:inst12\|lpm_add_sub:inst27\|alt_stratix_add_sub:stratix_adder\|result\[1\]\"" {  } { { "alt_stratix_add_sub.tdf" "add_sub_cell\[1\]" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "Warning (15610): No output dependent on input pin \"key\[3\]\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -624 -1048 -880 -608 "key\[3..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "Warning (15610): No output dependent on input pin \"key\[2\]\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -624 -1048 -880 -608 "key\[3..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "Warning (15610): No output dependent on input pin \"key\[1\]\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -624 -1048 -880 -608 "key\[3..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "Warning (15610): No output dependent on input pin \"key\[0\]\"" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -624 -1048 -880 -608 "key\[3..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Info: Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "196 " "Info: Implemented 196 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 21:00:15 2016 " "Info: Processing ended: Mon Aug 01 21:00:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 21:00:17 2016 " "Info: Processing started: Mon Aug 01 21:00:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off max2 -c max2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off max2 -c max2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "max2 EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"max2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 20 " "Warning: No exact pin location assignment(s) for 1 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "5_56MHz " "Info: Pin 5_56MHz not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { 5_56MHz } } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -720 -1800 -1632 -704 "5_56MHz" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5_56MHz } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "5_56MHz Global clock in PIN 14 " "Info: Automatically promoted signal \"5_56MHz\" to use Global clock in PIN 14" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -720 -1800 -1632 -704 "5_56MHz" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "dp " "Warning: Ignored I/O standard assignment to node \"dp\"" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "dp" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dp " "Warning: Node \"dp\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "dp" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f0\[1\] " "Warning: Node \"f0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f0\[2\] " "Warning: Node \"f0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f0\[3\] " "Warning: Node \"f0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f0\[4\] " "Warning: Node \"f0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f0\[5\] " "Warning: Node \"f0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f0\[6\] " "Warning: Node \"f0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f0\[7\] " "Warning: Node \"f0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f0\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f0\[8\] " "Warning: Node \"f0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f0\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f0\[9\] " "Warning: Node \"f0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f0\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f1\[1\] " "Warning: Node \"f1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f1\[2\] " "Warning: Node \"f1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f1\[3\] " "Warning: Node \"f1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f1\[4\] " "Warning: Node \"f1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f1\[5\] " "Warning: Node \"f1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f1\[6\] " "Warning: Node \"f1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f1\[7\] " "Warning: Node \"f1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f1\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f1\[8\] " "Warning: Node \"f1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f1\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f1\[9\] " "Warning: Node \"f1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f1\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f2\[1\] " "Warning: Node \"f2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f2\[2\] " "Warning: Node \"f2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f2\[3\] " "Warning: Node \"f2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f2\[4\] " "Warning: Node \"f2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f2\[5\] " "Warning: Node \"f2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f2\[6\] " "Warning: Node \"f2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f2\[7\] " "Warning: Node \"f2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f2\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f2\[8\] " "Warning: Node \"f2\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f2\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f2\[9\] " "Warning: Node \"f2\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f2\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f3\[1\] " "Warning: Node \"f3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f3\[2\] " "Warning: Node \"f3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f3\[3\] " "Warning: Node \"f3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f3\[4\] " "Warning: Node \"f3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f3\[5\] " "Warning: Node \"f3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f3\[6\] " "Warning: Node \"f3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f3\[7\] " "Warning: Node \"f3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f3\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f3\[8\] " "Warning: Node \"f3\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f3\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f3\[9\] " "Warning: Node \"f3\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f3\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f4\[1\] " "Warning: Node \"f4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f4\[2\] " "Warning: Node \"f4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f4\[3\] " "Warning: Node \"f4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f4\[4\] " "Warning: Node \"f4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f4\[5\] " "Warning: Node \"f4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f4\[6\] " "Warning: Node \"f4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f4\[7\] " "Warning: Node \"f4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f4\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f4\[8\] " "Warning: Node \"f4\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f4\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f4\[9\] " "Warning: Node \"f4\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f4\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f5\[1\] " "Warning: Node \"f5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f5\[2\] " "Warning: Node \"f5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f5\[3\] " "Warning: Node \"f5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f5\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f5\[4\] " "Warning: Node \"f5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f5\[5\] " "Warning: Node \"f5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f5\[6\] " "Warning: Node \"f5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f5\[7\] " "Warning: Node \"f5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f5\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f5\[8\] " "Warning: Node \"f5\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f5\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "f5\[9\] " "Warning: Node \"f5\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "f5\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "outside_gnd\[0\] " "Warning: Node \"outside_gnd\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "outside_gnd\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "outside_gnd\[1\] " "Warning: Node \"outside_gnd\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "outside_gnd\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "outside_vcc\[0\] " "Warning: Node \"outside_vcc\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "outside_vcc\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "outside_vcc\[1\] " "Warning: Node \"outside_vcc\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "outside_vcc\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pt_left " "Warning: Node \"pt_left\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "pt_left" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pt_right " "Warning: Node \"pt_right\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "pt_right" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "26.004 ns register pin " "Info: Estimated most critical path is register to pin delay of 26.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff:inst83\|dffs\[2\] 1 REG LAB_X4_Y4 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X4_Y4; Fanout = 7; REG Node = 'lpm_dff:inst83\|dffs\[2\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff:inst83|dffs[2] } "NODE_NAME" } } { "LPM_DFF.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DFF.tdf" 60 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.747 ns) 1.868 ns add3hours:inst12\|lpm_add_sub:inst27\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[2\]~COUT 2 COMB LAB_X4_Y4 2 " "Info: 2: + IC(1.121 ns) + CELL(0.747 ns) = 1.868 ns; Loc. = LAB_X4_Y4; Fanout = 2; COMB Node = 'add3hours:inst12\|lpm_add_sub:inst27\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[2\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { lpm_dff:inst83|dffs[2] add3hours:inst12|lpm_add_sub:inst27|alt_stratix_add_sub:stratix_adder|add_sub_cell[2]~COUT } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 2.683 ns add3hours:inst12\|lpm_add_sub:inst27\|alt_stratix_add_sub:stratix_adder\|result\[3\] 3 COMB LAB_X4_Y4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 2.683 ns; Loc. = LAB_X4_Y4; Fanout = 1; COMB Node = 'add3hours:inst12\|lpm_add_sub:inst27\|alt_stratix_add_sub:stratix_adder\|result\[3\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { add3hours:inst12|lpm_add_sub:inst27|alt_stratix_add_sub:stratix_adder|add_sub_cell[2]~COUT add3hours:inst12|lpm_add_sub:inst27|alt_stratix_add_sub:stratix_adder|result[3] } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.914 ns) 3.939 ns add3hours:inst12\|lpm_mux:inst25\|mux_l9c:auto_generated\|result_node\[3\]~377 4 COMB LAB_X4_Y4 1 " "Info: 4: + IC(0.342 ns) + CELL(0.914 ns) = 3.939 ns; Loc. = LAB_X4_Y4; Fanout = 1; COMB Node = 'add3hours:inst12\|lpm_mux:inst25\|mux_l9c:auto_generated\|result_node\[3\]~377'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { add3hours:inst12|lpm_add_sub:inst27|alt_stratix_add_sub:stratix_adder|result[3] add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~377 } "NODE_NAME" } } { "db/mux_l9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_l9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.914 ns) 5.119 ns add3hours:inst12\|lpm_mux:inst25\|mux_l9c:auto_generated\|result_node\[3\]~378 5 COMB LAB_X4_Y4 3 " "Info: 5: + IC(0.266 ns) + CELL(0.914 ns) = 5.119 ns; Loc. = LAB_X4_Y4; Fanout = 3; COMB Node = 'add3hours:inst12\|lpm_mux:inst25\|mux_l9c:auto_generated\|result_node\[3\]~378'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~377 add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~378 } "NODE_NAME" } } { "db/mux_l9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_l9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.001 ns) + CELL(0.747 ns) 7.867 ns add3hours:inst12\|lpm_add_sub:inst35\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[3\]~COUT 6 COMB LAB_X2_Y4 1 " "Info: 6: + IC(2.001 ns) + CELL(0.747 ns) = 7.867 ns; Loc. = LAB_X2_Y4; Fanout = 1; COMB Node = 'add3hours:inst12\|lpm_add_sub:inst35\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[3\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~378 add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 8.682 ns add3hours:inst12\|lpm_add_sub:inst35\|alt_stratix_add_sub:stratix_adder\|result\[4\] 7 COMB LAB_X2_Y4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.815 ns) = 8.682 ns; Loc. = LAB_X2_Y4; Fanout = 2; COMB Node = 'add3hours:inst12\|lpm_add_sub:inst35\|alt_stratix_add_sub:stratix_adder\|result\[4\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|result[4] } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.127 ns) + CELL(0.200 ns) 11.009 ns add3hours:inst12\|inst24~9 8 COMB LAB_X3_Y2 7 " "Info: 8: + IC(2.127 ns) + CELL(0.200 ns) = 11.009 ns; Loc. = LAB_X3_Y2; Fanout = 7; COMB Node = 'add3hours:inst12\|inst24~9'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|result[4] add3hours:inst12|inst24~9 } "NODE_NAME" } } { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 640 1480 1544 688 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.747 ns) 13.101 ns add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[3\]~COUT 9 COMB LAB_X4_Y2 1 " "Info: 9: + IC(1.345 ns) + CELL(0.747 ns) = 13.101 ns; Loc. = LAB_X4_Y2; Fanout = 1; COMB Node = 'add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[3\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { add3hours:inst12|inst24~9 add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 13.224 ns add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~COUT 10 COMB LAB_X4_Y2 1 " "Info: 10: + IC(0.000 ns) + CELL(0.123 ns) = 13.224 ns; Loc. = LAB_X4_Y2; Fanout = 1; COMB Node = 'add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 14.039 ns add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~1 11 COMB LAB_X4_Y2 7 " "Info: 11: + IC(0.000 ns) + CELL(0.815 ns) = 14.039 ns; Loc. = LAB_X4_Y2; Fanout = 7; COMB Node = 'add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~1'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~1 } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.200 ns) 15.619 ns lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3483 12 COMB LAB_X3_Y2 1 " "Info: 12: + IC(1.380 ns) + CELL(0.200 ns) = 15.619 ns; Loc. = LAB_X3_Y2; Fanout = 1; COMB Node = 'lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3483'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~1 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3483 } "NODE_NAME" } } { "db/mux_i9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_i9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.200 ns) 16.799 ns lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3484 13 COMB LAB_X3_Y2 1 " "Info: 13: + IC(0.980 ns) + CELL(0.200 ns) = 16.799 ns; Loc. = LAB_X3_Y2; Fanout = 1; COMB Node = 'lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3484'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3483 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3484 } "NODE_NAME" } } { "db/mux_i9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_i9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.914 ns) 19.073 ns lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3485 14 COMB LAB_X4_Y1 1 " "Info: 14: + IC(1.360 ns) + CELL(0.914 ns) = 19.073 ns; Loc. = LAB_X4_Y1; Fanout = 1; COMB Node = 'lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3485'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3484 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3485 } "NODE_NAME" } } { "db/mux_i9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_i9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.511 ns) 20.253 ns lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3487 15 COMB LAB_X4_Y1 1 " "Info: 15: + IC(0.669 ns) + CELL(0.511 ns) = 20.253 ns; Loc. = LAB_X4_Y1; Fanout = 1; COMB Node = 'lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3487'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3485 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3487 } "NODE_NAME" } } { "db/mux_i9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_i9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.511 ns) 21.433 ns lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3489 16 COMB LAB_X4_Y1 1 " "Info: 16: + IC(0.669 ns) + CELL(0.511 ns) = 21.433 ns; Loc. = LAB_X4_Y1; Fanout = 1; COMB Node = 'lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3489'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3487 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3489 } "NODE_NAME" } } { "db/mux_i9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_i9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.249 ns) + CELL(2.322 ns) 26.004 ns f3\[0\] 17 PIN PIN_58 0 " "Info: 17: + IC(2.249 ns) + CELL(2.322 ns) = 26.004 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'f3\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.571 ns" { lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3489 f3[0] } "NODE_NAME" } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { 24 392 568 40 "f3\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.495 ns ( 44.20 % ) " "Info: Total cell delay = 11.495 ns ( 44.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.509 ns ( 55.80 % ) " "Info: Total interconnect delay = 14.509 ns ( 55.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.004 ns" { lpm_dff:inst83|dffs[2] add3hours:inst12|lpm_add_sub:inst27|alt_stratix_add_sub:stratix_adder|add_sub_cell[2]~COUT add3hours:inst12|lpm_add_sub:inst27|alt_stratix_add_sub:stratix_adder|result[3] add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~377 add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~378 add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|result[4] add3hours:inst12|inst24~9 add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~1 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3483 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3484 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3485 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3487 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3489 f3[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Info: Average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning: Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[6\] GND " "Info: Pin led\[6\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { led[6] } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[6\]" } } } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -520 616 792 -504 "led\[7..0\]" "" } { -1104 -608 -536 -1088 "led\[7\]" "" } { -480 80 296 -464 "led\[1\]" "" } { -616 184 496 -600 "led\[2\]" "" } { -768 1056 1120 -752 "led\[0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[5\] GND " "Info: Pin led\[5\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { led[5] } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[5\]" } } } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -520 616 792 -504 "led\[7..0\]" "" } { -1104 -608 -536 -1088 "led\[7\]" "" } { -480 80 296 -464 "led\[1\]" "" } { -616 184 496 -600 "led\[2\]" "" } { -768 1056 1120 -752 "led\[0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[4\] GND " "Info: Pin led\[4\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { led[4] } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[4\]" } } } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -520 616 792 -504 "led\[7..0\]" "" } { -1104 -608 -536 -1088 "led\[7\]" "" } { -480 80 296 -464 "led\[1\]" "" } { -616 184 496 -600 "led\[2\]" "" } { -768 1056 1120 -752 "led\[0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[3\] GND " "Info: Pin led\[3\] has GND driving its datain port" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { led[3] } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -520 616 792 -504 "led\[7..0\]" "" } { -1104 -608 -536 -1088 "led\[7\]" "" } { -480 80 296 -464 "led\[1\]" "" } { -616 184 496 -600 "led\[2\]" "" } { -768 1056 1120 -752 "led\[0\]" "" } } } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.fit.smsg " "Info: Generated suppressed messages file D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 2 2 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 2 processors out of 2 processors allowed" { { "Info" "IQCU_PARALLEL_INSIGNIFICANT_TIME" "" "Info: Less than 1% of process time was spent using more than one processor" {  } {  } 0 0 "Less than 1%% of process time was spent using more than one processor" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 66 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 21:00:22 2016 " "Info: Processing ended: Mon Aug 01 21:00:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 21:00:24 2016 " "Info: Processing started: Mon Aug 01 21:00:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off max2 -c max2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off max2 -c max2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 21:00:26 2016 " "Info: Processing ended: Mon Aug 01 21:00:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 21:00:27 2016 " "Info: Processing started: Mon Aug 01 21:00:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off max2 -c max2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off max2 -c max2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "5_56MHz " "Info: Assuming node \"5_56MHz\" is an undefined clock" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -720 -1800 -1632 -704 "5_56MHz" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "5_56MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "5_56MHz register lpm_counter:inst23\|cntr_upg:auto_generated\|safe_q\[0\] register lpm_dff:inst75\|dffs\[2\] 86.04 MHz 11.623 ns Internal " "Info: Clock \"5_56MHz\" has Internal fmax of 86.04 MHz between source register \"lpm_counter:inst23\|cntr_upg:auto_generated\|safe_q\[0\]\" and destination register \"lpm_dff:inst75\|dffs\[2\]\" (period= 11.623 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.914 ns + Longest register register " "Info: + Longest register to register delay is 10.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:inst23\|cntr_upg:auto_generated\|safe_q\[0\] 1 REG LC_X6_Y4_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N0; Fanout = 3; REG Node = 'lpm_counter:inst23\|cntr_upg:auto_generated\|safe_q\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:inst23|cntr_upg:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_upg.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/cntr_upg.tdf" 116 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.747 ns) 1.647 ns lpm_counter:inst23\|cntr_upg:auto_generated\|counter_cella0~COUT 2 COMB LC_X6_Y4_N0 2 " "Info: 2: + IC(0.900 ns) + CELL(0.747 ns) = 1.647 ns; Loc. = LC_X6_Y4_N0; Fanout = 2; COMB Node = 'lpm_counter:inst23\|cntr_upg:auto_generated\|counter_cella0~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { lpm_counter:inst23|cntr_upg:auto_generated|safe_q[0] lpm_counter:inst23|cntr_upg:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_upg.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/cntr_upg.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 1.770 ns lpm_counter:inst23\|cntr_upg:auto_generated\|counter_cella1~COUT 3 COMB LC_X6_Y4_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 1.770 ns; Loc. = LC_X6_Y4_N1; Fanout = 2; COMB Node = 'lpm_counter:inst23\|cntr_upg:auto_generated\|counter_cella1~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_counter:inst23|cntr_upg:auto_generated|counter_cella0~COUT lpm_counter:inst23|cntr_upg:auto_generated|counter_cella1~COUT } "NODE_NAME" } } { "db/cntr_upg.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/cntr_upg.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 1.893 ns lpm_counter:inst23\|cntr_upg:auto_generated\|counter_cella2~COUT 4 COMB LC_X6_Y4_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 1.893 ns; Loc. = LC_X6_Y4_N2; Fanout = 2; COMB Node = 'lpm_counter:inst23\|cntr_upg:auto_generated\|counter_cella2~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_counter:inst23|cntr_upg:auto_generated|counter_cella1~COUT lpm_counter:inst23|cntr_upg:auto_generated|counter_cella2~COUT } "NODE_NAME" } } { "db/cntr_upg.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/cntr_upg.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.016 ns lpm_counter:inst23\|cntr_upg:auto_generated\|counter_cella3~COUT 5 COMB LC_X6_Y4_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 2.016 ns; Loc. = LC_X6_Y4_N3; Fanout = 2; COMB Node = 'lpm_counter:inst23\|cntr_upg:auto_generated\|counter_cella3~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_counter:inst23|cntr_upg:auto_generated|counter_cella2~COUT lpm_counter:inst23|cntr_upg:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_upg.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/cntr_upg.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 2.277 ns lpm_counter:inst23\|cntr_upg:auto_generated\|counter_cella4~COUT 6 COMB LC_X6_Y4_N4 5 " "Info: 6: + IC(0.000 ns) + CELL(0.261 ns) = 2.277 ns; Loc. = LC_X6_Y4_N4; Fanout = 5; COMB Node = 'lpm_counter:inst23\|cntr_upg:auto_generated\|counter_cella4~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { lpm_counter:inst23|cntr_upg:auto_generated|counter_cella3~COUT lpm_counter:inst23|cntr_upg:auto_generated|counter_cella4~COUT } "NODE_NAME" } } { "db/cntr_upg.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/cntr_upg.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 3.252 ns lpm_counter:inst23\|cntr_upg:auto_generated\|cout 7 COMB LC_X6_Y4_N9 19 " "Info: 7: + IC(0.000 ns) + CELL(0.975 ns) = 3.252 ns; Loc. = LC_X6_Y4_N9; Fanout = 19; COMB Node = 'lpm_counter:inst23\|cntr_upg:auto_generated\|cout'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { lpm_counter:inst23|cntr_upg:auto_generated|counter_cella4~COUT lpm_counter:inst23|cntr_upg:auto_generated|cout } "NODE_NAME" } } { "db/cntr_upg.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/cntr_upg.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.956 ns) + CELL(0.200 ns) 5.408 ns inst52 8 COMB LC_X5_Y1_N4 7 " "Info: 8: + IC(1.956 ns) + CELL(0.200 ns) = 5.408 ns; Loc. = LC_X5_Y1_N4; Fanout = 7; COMB Node = 'inst52'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { lpm_counter:inst23|cntr_upg:auto_generated|cout inst52 } "NODE_NAME" } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -704 -352 -288 -656 "inst52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 6.142 ns lpm_decode:inst14\|decode_cff:auto_generated\|w_anode129w\[3\]~27 9 COMB LC_X5_Y1_N5 4 " "Info: 9: + IC(0.534 ns) + CELL(0.200 ns) = 6.142 ns; Loc. = LC_X5_Y1_N5; Fanout = 4; COMB Node = 'lpm_decode:inst14\|decode_cff:auto_generated\|w_anode129w\[3\]~27'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { inst52 lpm_decode:inst14|decode_cff:auto_generated|w_anode129w[3]~27 } "NODE_NAME" } } { "db/decode_cff.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/decode_cff.tdf" 36 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.511 ns) 7.486 ns lpm_decode:inst14\|decode_cff:auto_generated\|w_anode129w\[3\]~28 10 COMB LC_X5_Y1_N1 4 " "Info: 10: + IC(0.833 ns) + CELL(0.511 ns) = 7.486 ns; Loc. = LC_X5_Y1_N1; Fanout = 4; COMB Node = 'lpm_decode:inst14\|decode_cff:auto_generated\|w_anode129w\[3\]~28'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { lpm_decode:inst14|decode_cff:auto_generated|w_anode129w[3]~27 lpm_decode:inst14|decode_cff:auto_generated|w_anode129w[3]~28 } "NODE_NAME" } } { "db/decode_cff.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/decode_cff.tdf" 36 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(1.243 ns) 10.914 ns lpm_dff:inst75\|dffs\[2\] 11 REG LC_X7_Y1_N5 1 " "Info: 11: + IC(2.185 ns) + CELL(1.243 ns) = 10.914 ns; Loc. = LC_X7_Y1_N5; Fanout = 1; REG Node = 'lpm_dff:inst75\|dffs\[2\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.428 ns" { lpm_decode:inst14|decode_cff:auto_generated|w_anode129w[3]~28 lpm_dff:inst75|dffs[2] } "NODE_NAME" } } { "LPM_DFF.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DFF.tdf" 60 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.506 ns ( 41.29 % ) " "Info: Total cell delay = 4.506 ns ( 41.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.408 ns ( 58.71 % ) " "Info: Total interconnect delay = 6.408 ns ( 58.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.914 ns" { lpm_counter:inst23|cntr_upg:auto_generated|safe_q[0] lpm_counter:inst23|cntr_upg:auto_generated|counter_cella0~COUT lpm_counter:inst23|cntr_upg:auto_generated|counter_cella1~COUT lpm_counter:inst23|cntr_upg:auto_generated|counter_cella2~COUT lpm_counter:inst23|cntr_upg:auto_generated|counter_cella3~COUT lpm_counter:inst23|cntr_upg:auto_generated|counter_cella4~COUT lpm_counter:inst23|cntr_upg:auto_generated|cout inst52 lpm_decode:inst14|decode_cff:auto_generated|w_anode129w[3]~27 lpm_decode:inst14|decode_cff:auto_generated|w_anode129w[3]~28 lpm_dff:inst75|dffs[2] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "10.914 ns" { lpm_counter:inst23|cntr_upg:auto_generated|safe_q[0] {} lpm_counter:inst23|cntr_upg:auto_generated|counter_cella0~COUT {} lpm_counter:inst23|cntr_upg:auto_generated|counter_cella1~COUT {} lpm_counter:inst23|cntr_upg:auto_generated|counter_cella2~COUT {} lpm_counter:inst23|cntr_upg:auto_generated|counter_cella3~COUT {} lpm_counter:inst23|cntr_upg:auto_generated|counter_cella4~COUT {} lpm_counter:inst23|cntr_upg:auto_generated|cout {} inst52 {} lpm_decode:inst14|decode_cff:auto_generated|w_anode129w[3]~27 {} lpm_decode:inst14|decode_cff:auto_generated|w_anode129w[3]~28 {} lpm_dff:inst75|dffs[2] {} } { 0.000ns 0.900ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.956ns 0.534ns 0.833ns 2.185ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.200ns 0.200ns 0.511ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "5_56MHz destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"5_56MHz\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns 5_56MHz 1 CLK PIN_14 60 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 60; CLK Node = '5_56MHz'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5_56MHz } "NODE_NAME" } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -720 -1800 -1632 -704 "5_56MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns lpm_dff:inst75\|dffs\[2\] 2 REG LC_X7_Y1_N5 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X7_Y1_N5; Fanout = 1; REG Node = 'lpm_dff:inst75\|dffs\[2\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { 5_56MHz lpm_dff:inst75|dffs[2] } "NODE_NAME" } } { "LPM_DFF.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DFF.tdf" 60 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { 5_56MHz lpm_dff:inst75|dffs[2] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { 5_56MHz {} 5_56MHz~combout {} lpm_dff:inst75|dffs[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "5_56MHz source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"5_56MHz\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns 5_56MHz 1 CLK PIN_14 60 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 60; CLK Node = '5_56MHz'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5_56MHz } "NODE_NAME" } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -720 -1800 -1632 -704 "5_56MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns lpm_counter:inst23\|cntr_upg:auto_generated\|safe_q\[0\] 2 REG LC_X6_Y4_N0 3 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X6_Y4_N0; Fanout = 3; REG Node = 'lpm_counter:inst23\|cntr_upg:auto_generated\|safe_q\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { 5_56MHz lpm_counter:inst23|cntr_upg:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_upg.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/cntr_upg.tdf" 116 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { 5_56MHz lpm_counter:inst23|cntr_upg:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { 5_56MHz {} 5_56MHz~combout {} lpm_counter:inst23|cntr_upg:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { 5_56MHz lpm_dff:inst75|dffs[2] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { 5_56MHz {} 5_56MHz~combout {} lpm_dff:inst75|dffs[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { 5_56MHz lpm_counter:inst23|cntr_upg:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { 5_56MHz {} 5_56MHz~combout {} lpm_counter:inst23|cntr_upg:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_upg.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/cntr_upg.tdf" 116 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "LPM_DFF.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DFF.tdf" 60 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.914 ns" { lpm_counter:inst23|cntr_upg:auto_generated|safe_q[0] lpm_counter:inst23|cntr_upg:auto_generated|counter_cella0~COUT lpm_counter:inst23|cntr_upg:auto_generated|counter_cella1~COUT lpm_counter:inst23|cntr_upg:auto_generated|counter_cella2~COUT lpm_counter:inst23|cntr_upg:auto_generated|counter_cella3~COUT lpm_counter:inst23|cntr_upg:auto_generated|counter_cella4~COUT lpm_counter:inst23|cntr_upg:auto_generated|cout inst52 lpm_decode:inst14|decode_cff:auto_generated|w_anode129w[3]~27 lpm_decode:inst14|decode_cff:auto_generated|w_anode129w[3]~28 lpm_dff:inst75|dffs[2] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "10.914 ns" { lpm_counter:inst23|cntr_upg:auto_generated|safe_q[0] {} lpm_counter:inst23|cntr_upg:auto_generated|counter_cella0~COUT {} lpm_counter:inst23|cntr_upg:auto_generated|counter_cella1~COUT {} lpm_counter:inst23|cntr_upg:auto_generated|counter_cella2~COUT {} lpm_counter:inst23|cntr_upg:auto_generated|counter_cella3~COUT {} lpm_counter:inst23|cntr_upg:auto_generated|counter_cella4~COUT {} lpm_counter:inst23|cntr_upg:auto_generated|cout {} inst52 {} lpm_decode:inst14|decode_cff:auto_generated|w_anode129w[3]~27 {} lpm_decode:inst14|decode_cff:auto_generated|w_anode129w[3]~28 {} lpm_dff:inst75|dffs[2] {} } { 0.000ns 0.900ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.956ns 0.534ns 0.833ns 2.185ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.200ns 0.200ns 0.511ns 1.243ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { 5_56MHz lpm_dff:inst75|dffs[2] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { 5_56MHz {} 5_56MHz~combout {} lpm_dff:inst75|dffs[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { 5_56MHz lpm_counter:inst23|cntr_upg:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { 5_56MHz {} 5_56MHz~combout {} lpm_counter:inst23|cntr_upg:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst3 dn 5_56MHz 2.194 ns register " "Info: tsu for register \"inst3\" (data pin = \"dn\", clock pin = \"5_56MHz\") is 2.194 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.209 ns + Longest pin register " "Info: + Longest pin to register delay is 5.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns dn 1 PIN PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; PIN Node = 'dn'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dn } "NODE_NAME" } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -1048 -984 -816 -1032 "dn" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.863 ns) + CELL(1.183 ns) 5.209 ns inst3 2 REG LC_X7_Y2_N2 5 " "Info: 2: + IC(2.863 ns) + CELL(1.183 ns) = 5.209 ns; Loc. = LC_X7_Y2_N2; Fanout = 5; REG Node = 'inst3'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.046 ns" { dn inst3 } "NODE_NAME" } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -1064 -736 -672 -984 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.346 ns ( 45.04 % ) " "Info: Total cell delay = 2.346 ns ( 45.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.863 ns ( 54.96 % ) " "Info: Total interconnect delay = 2.863 ns ( 54.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.209 ns" { dn inst3 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.209 ns" { dn {} dn~combout {} inst3 {} } { 0.000ns 0.000ns 2.863ns } { 0.000ns 1.163ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -1064 -736 -672 -984 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "5_56MHz destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"5_56MHz\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns 5_56MHz 1 CLK PIN_14 60 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 60; CLK Node = '5_56MHz'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5_56MHz } "NODE_NAME" } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -720 -1800 -1632 -704 "5_56MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns inst3 2 REG LC_X7_Y2_N2 5 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X7_Y2_N2; Fanout = 5; REG Node = 'inst3'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { 5_56MHz inst3 } "NODE_NAME" } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -1064 -736 -672 -984 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { 5_56MHz inst3 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { 5_56MHz {} 5_56MHz~combout {} inst3 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.209 ns" { dn inst3 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.209 ns" { dn {} dn~combout {} inst3 {} } { 0.000ns 0.000ns 2.863ns } { 0.000ns 1.163ns 1.183ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { 5_56MHz inst3 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { 5_56MHz {} 5_56MHz~combout {} inst3 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "5_56MHz f3\[0\] lpm_dff:inst83\|dffs\[3\] 28.032 ns register " "Info: tco from clock \"5_56MHz\" to destination pin \"f3\[0\]\" through register \"lpm_dff:inst83\|dffs\[3\]\" is 28.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "5_56MHz source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"5_56MHz\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns 5_56MHz 1 CLK PIN_14 60 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 60; CLK Node = '5_56MHz'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5_56MHz } "NODE_NAME" } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -720 -1800 -1632 -704 "5_56MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns lpm_dff:inst83\|dffs\[3\] 2 REG LC_X4_Y4_N4 7 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y4_N4; Fanout = 7; REG Node = 'lpm_dff:inst83\|dffs\[3\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { 5_56MHz lpm_dff:inst83|dffs[3] } "NODE_NAME" } } { "LPM_DFF.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DFF.tdf" 60 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { 5_56MHz lpm_dff:inst83|dffs[3] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { 5_56MHz {} 5_56MHz~combout {} lpm_dff:inst83|dffs[3] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LPM_DFF.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DFF.tdf" 60 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.308 ns + Longest register pin " "Info: + Longest register to pin delay is 24.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff:inst83\|dffs\[3\] 1 REG LC_X4_Y4_N4 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N4; Fanout = 7; REG Node = 'lpm_dff:inst83\|dffs\[3\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff:inst83|dffs[3] } "NODE_NAME" } } { "LPM_DFF.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_DFF.tdf" 60 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.039 ns) + CELL(0.740 ns) 2.779 ns add3hours:inst12\|lpm_add_sub:inst27\|alt_stratix_add_sub:stratix_adder\|result\[3\] 2 COMB LC_X4_Y4_N6 1 " "Info: 2: + IC(2.039 ns) + CELL(0.740 ns) = 2.779 ns; Loc. = LC_X4_Y4_N6; Fanout = 1; COMB Node = 'add3hours:inst12\|lpm_add_sub:inst27\|alt_stratix_add_sub:stratix_adder\|result\[3\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.779 ns" { lpm_dff:inst83|dffs[3] add3hours:inst12|lpm_add_sub:inst27|alt_stratix_add_sub:stratix_adder|result[3] } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.200 ns) 4.102 ns add3hours:inst12\|lpm_mux:inst25\|mux_l9c:auto_generated\|result_node\[3\]~377 3 COMB LC_X4_Y4_N4 1 " "Info: 3: + IC(1.123 ns) + CELL(0.200 ns) = 4.102 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = 'add3hours:inst12\|lpm_mux:inst25\|mux_l9c:auto_generated\|result_node\[3\]~377'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { add3hours:inst12|lpm_add_sub:inst27|alt_stratix_add_sub:stratix_adder|result[3] add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~377 } "NODE_NAME" } } { "db/mux_l9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_l9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.511 ns) 5.381 ns add3hours:inst12\|lpm_mux:inst25\|mux_l9c:auto_generated\|result_node\[3\]~378 4 COMB LC_X4_Y4_N8 3 " "Info: 4: + IC(0.768 ns) + CELL(0.511 ns) = 5.381 ns; Loc. = LC_X4_Y4_N8; Fanout = 3; COMB Node = 'add3hours:inst12\|lpm_mux:inst25\|mux_l9c:auto_generated\|result_node\[3\]~378'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~377 add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~378 } "NODE_NAME" } } { "db/mux_l9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_l9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.680 ns) + CELL(0.978 ns) 8.039 ns add3hours:inst12\|lpm_add_sub:inst35\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[3\]~COUT 5 COMB LC_X2_Y4_N8 1 " "Info: 5: + IC(1.680 ns) + CELL(0.978 ns) = 8.039 ns; Loc. = LC_X2_Y4_N8; Fanout = 1; COMB Node = 'add3hours:inst12\|lpm_add_sub:inst35\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[3\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~378 add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 8.854 ns add3hours:inst12\|lpm_add_sub:inst35\|alt_stratix_add_sub:stratix_adder\|result\[4\] 6 COMB LC_X2_Y4_N9 2 " "Info: 6: + IC(0.000 ns) + CELL(0.815 ns) = 8.854 ns; Loc. = LC_X2_Y4_N9; Fanout = 2; COMB Node = 'add3hours:inst12\|lpm_add_sub:inst35\|alt_stratix_add_sub:stratix_adder\|result\[4\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|result[4] } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.652 ns) + CELL(0.200 ns) 11.706 ns add3hours:inst12\|inst24~9 7 COMB LC_X3_Y2_N3 7 " "Info: 7: + IC(2.652 ns) + CELL(0.200 ns) = 11.706 ns; Loc. = LC_X3_Y2_N3; Fanout = 7; COMB Node = 'add3hours:inst12\|inst24~9'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|result[4] add3hours:inst12|inst24~9 } "NODE_NAME" } } { "add3hours.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/add3hours.bdf" { { 640 1480 1544 688 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.747 ns) 13.631 ns add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[3\]~COUT 8 COMB LC_X4_Y2_N6 1 " "Info: 8: + IC(1.178 ns) + CELL(0.747 ns) = 13.631 ns; Loc. = LC_X4_Y2_N6; Fanout = 1; COMB Node = 'add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[3\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { add3hours:inst12|inst24~9 add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 13.754 ns add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~COUT 9 COMB LC_X4_Y2_N7 1 " "Info: 9: + IC(0.000 ns) + CELL(0.123 ns) = 13.754 ns; Loc. = LC_X4_Y2_N7; Fanout = 1; COMB Node = 'add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 14.569 ns add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~1 10 COMB LC_X4_Y2_N8 7 " "Info: 10: + IC(0.000 ns) + CELL(0.815 ns) = 14.569 ns; Loc. = LC_X4_Y2_N8; Fanout = 7; COMB Node = 'add3hours:inst12\|lpm_add_sub:inst11\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~1'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~1 } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.740 ns) 16.501 ns lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3484 11 COMB LC_X3_Y2_N1 1 " "Info: 11: + IC(1.192 ns) + CELL(0.740 ns) = 16.501 ns; Loc. = LC_X3_Y2_N1; Fanout = 1; COMB Node = 'lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3484'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~1 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3484 } "NODE_NAME" } } { "db/mux_i9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_i9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.770 ns) + CELL(0.200 ns) 18.471 ns lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3485 12 COMB LC_X4_Y1_N1 1 " "Info: 12: + IC(1.770 ns) + CELL(0.200 ns) = 18.471 ns; Loc. = LC_X4_Y1_N1; Fanout = 1; COMB Node = 'lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3485'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.970 ns" { lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3484 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3485 } "NODE_NAME" } } { "db/mux_i9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_i9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 18.976 ns lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3487 13 COMB LC_X4_Y1_N2 1 " "Info: 13: + IC(0.305 ns) + CELL(0.200 ns) = 18.976 ns; Loc. = LC_X4_Y1_N2; Fanout = 1; COMB Node = 'lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3487'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3485 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3487 } "NODE_NAME" } } { "db/mux_i9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_i9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 19.481 ns lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3489 14 COMB LC_X4_Y1_N3 1 " "Info: 14: + IC(0.305 ns) + CELL(0.200 ns) = 19.481 ns; Loc. = LC_X4_Y1_N3; Fanout = 1; COMB Node = 'lpm_mux:inst24\|mux_i9c:auto_generated\|result_node\[1\]~3489'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3487 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3489 } "NODE_NAME" } } { "db/mux_i9c.tdf" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/db/mux_i9c.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.505 ns) + CELL(2.322 ns) 24.308 ns f3\[0\] 15 PIN PIN_58 0 " "Info: 15: + IC(2.505 ns) + CELL(2.322 ns) = 24.308 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'f3\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.827 ns" { lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3489 f3[0] } "NODE_NAME" } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { 24 392 568 40 "f3\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.791 ns ( 36.17 % ) " "Info: Total cell delay = 8.791 ns ( 36.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.517 ns ( 63.83 % ) " "Info: Total interconnect delay = 15.517 ns ( 63.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.308 ns" { lpm_dff:inst83|dffs[3] add3hours:inst12|lpm_add_sub:inst27|alt_stratix_add_sub:stratix_adder|result[3] add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~377 add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~378 add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|result[4] add3hours:inst12|inst24~9 add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~1 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3484 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3485 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3487 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3489 f3[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "24.308 ns" { lpm_dff:inst83|dffs[3] {} add3hours:inst12|lpm_add_sub:inst27|alt_stratix_add_sub:stratix_adder|result[3] {} add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~377 {} add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~378 {} add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT {} add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|result[4] {} add3hours:inst12|inst24~9 {} add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT {} add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT {} add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~1 {} lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3484 {} lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3485 {} lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3487 {} lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3489 {} f3[0] {} } { 0.000ns 2.039ns 1.123ns 0.768ns 1.680ns 0.000ns 2.652ns 1.178ns 0.000ns 0.000ns 1.192ns 1.770ns 0.305ns 0.305ns 2.505ns } { 0.000ns 0.740ns 0.200ns 0.511ns 0.978ns 0.815ns 0.200ns 0.747ns 0.123ns 0.815ns 0.740ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { 5_56MHz lpm_dff:inst83|dffs[3] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { 5_56MHz {} 5_56MHz~combout {} lpm_dff:inst83|dffs[3] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "24.308 ns" { lpm_dff:inst83|dffs[3] add3hours:inst12|lpm_add_sub:inst27|alt_stratix_add_sub:stratix_adder|result[3] add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~377 add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~378 add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|result[4] add3hours:inst12|inst24~9 add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~1 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3484 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3485 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3487 lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3489 f3[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "24.308 ns" { lpm_dff:inst83|dffs[3] {} add3hours:inst12|lpm_add_sub:inst27|alt_stratix_add_sub:stratix_adder|result[3] {} add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~377 {} add3hours:inst12|lpm_mux:inst25|mux_l9c:auto_generated|result_node[3]~378 {} add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT {} add3hours:inst12|lpm_add_sub:inst35|alt_stratix_add_sub:stratix_adder|result[4] {} add3hours:inst12|inst24~9 {} add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[3]~COUT {} add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT {} add3hours:inst12|lpm_add_sub:inst11|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~1 {} lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3484 {} lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3485 {} lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3487 {} lpm_mux:inst24|mux_i9c:auto_generated|result_node[1]~3489 {} f3[0] {} } { 0.000ns 2.039ns 1.123ns 0.768ns 1.680ns 0.000ns 2.652ns 1.178ns 0.000ns 0.000ns 1.192ns 1.770ns 0.305ns 0.305ns 2.505ns } { 0.000ns 0.740ns 0.200ns 0.511ns 0.978ns 0.815ns 0.200ns 0.747ns 0.123ns 0.815ns 0.740ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst3 dn 5_56MHz -1.640 ns register " "Info: th for register \"inst3\" (data pin = \"dn\", clock pin = \"5_56MHz\") is -1.640 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "5_56MHz destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"5_56MHz\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns 5_56MHz 1 CLK PIN_14 60 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 60; CLK Node = '5_56MHz'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5_56MHz } "NODE_NAME" } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -720 -1800 -1632 -704 "5_56MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns inst3 2 REG LC_X7_Y2_N2 5 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X7_Y2_N2; Fanout = 5; REG Node = 'inst3'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { 5_56MHz inst3 } "NODE_NAME" } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -1064 -736 -672 -984 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { 5_56MHz inst3 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { 5_56MHz {} 5_56MHz~combout {} inst3 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -1064 -736 -672 -984 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.209 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns dn 1 PIN PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; PIN Node = 'dn'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dn } "NODE_NAME" } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -1048 -984 -816 -1032 "dn" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.863 ns) + CELL(1.183 ns) 5.209 ns inst3 2 REG LC_X7_Y2_N2 5 " "Info: 2: + IC(2.863 ns) + CELL(1.183 ns) = 5.209 ns; Loc. = LC_X7_Y2_N2; Fanout = 5; REG Node = 'inst3'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.046 ns" { dn inst3 } "NODE_NAME" } } { "max2.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_utc_clock/max2.bdf" { { -1064 -736 -672 -984 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.346 ns ( 45.04 % ) " "Info: Total cell delay = 2.346 ns ( 45.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.863 ns ( 54.96 % ) " "Info: Total interconnect delay = 2.863 ns ( 54.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.209 ns" { dn inst3 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.209 ns" { dn {} dn~combout {} inst3 {} } { 0.000ns 0.000ns 2.863ns } { 0.000ns 1.163ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { 5_56MHz inst3 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { 5_56MHz {} 5_56MHz~combout {} inst3 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.209 ns" { dn inst3 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.209 ns" { dn {} dn~combout {} inst3 {} } { 0.000ns 0.000ns 2.863ns } { 0.000ns 1.163ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 21:00:29 2016 " "Info: Processing ended: Mon Aug 01 21:00:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Info: Quartus II Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
