{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757299141766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757299141766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep  7 19:39:01 2025 " "Processing started: Sun Sep  7 19:39:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757299141766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299141766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299141766 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757299142141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757299142141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project1-behavioral " "Found design unit 1: project1-behavioral" {  } { { "Project1.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/Project1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150018 ""} { "Info" "ISGN_ENTITY_NAME" "1 project1 " "Found entity 1: project1" {  } { { "Project1.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/Project1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project1_or_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project1_or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project1_or_gate-behavioral " "Found design unit 1: project1_or_gate-behavioral" {  } { { "Project1_or_gate.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/Project1_or_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150020 ""} { "Info" "ISGN_ENTITY_NAME" "1 project1_or_gate " "Found entity 1: project1_or_gate" {  } { { "Project1_or_gate.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/Project1_or_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project1_xor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project1_xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project1_Xor_gate-behavioral " "Found design unit 1: project1_Xor_gate-behavioral" {  } { { "Project1_Xor_gate.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/Project1_Xor_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150021 ""} { "Info" "ISGN_ENTITY_NAME" "1 project1_Xor_gate " "Found entity 1: project1_Xor_gate" {  } { { "Project1_Xor_gate.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/Project1_Xor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_gate.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_gate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_GATE " "Found entity 1: MUX_GATE" {  } { { "MUX_GATE.bdf" "" { Schematic "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_GATE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_CODE-behavioral " "Found design unit 1: MUX_CODE-behavioral" {  } { { "MUX_CODE.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150024 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_CODE " "Found entity 1: MUX_CODE" {  } { { "MUX_CODE.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Half_Adder " "Found entity 1: Half_Adder" {  } { { "Half_Adder.bdf" "" { Schematic "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/Half_Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.bdf" "" { Schematic "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/Full_Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_multi_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_multi_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_multi_bit " "Found entity 1: Full_Adder_multi_bit" {  } { { "Full_Adder_multi_bit.bdf" "" { Schematic "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/Full_Adder_multi_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150028 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdhl_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vdhl_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl_example-behavioral " "Found design unit 1: vhdl_example-behavioral" {  } { { "vdhl_example.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/vdhl_example.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150029 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl_example " "Found entity 1: vhdl_example" {  } { { "vdhl_example.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/vdhl_example.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_latch-behavioral " "Found design unit 1: rs_latch-behavioral" {  } { { "rs_latch.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/rs_latch.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150030 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs_latch " "Found entity 1: rs_latch" {  } { { "rs_latch.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/rs_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_Latch-behavioral " "Found design unit 1: D_Latch-behavioral" {  } { { "D_Latch.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/D_Latch.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150031 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_Latch " "Found entity 1: D_Latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/D_Latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_flop-behavioral " "Found design unit 1: D_flop-behavioral" {  } { { "D_flop.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/D_flop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150032 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_flop " "Found entity 1: D_flop" {  } { { "D_flop.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/D_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_logic_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_logic_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Logic_Controller " "Found entity 1: ALU_Logic_Controller" {  } { { "ALU_Logic_Controller.bdf" "" { Schematic "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU_Logic_Controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-behavioral " "Found design unit 1: fsm-behavioral" {  } { { "FSM.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/FSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150034 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "FSM.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150034 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_Logic_Controller " "Elaborating entity \"ALU_Logic_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757299150071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst2 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst2\"" {  } { { "ALU_Logic_Controller.bdf" "inst2" { Schematic "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU_Logic_Controller.bdf" { { 184 536 736 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757299150086 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1757299150140 "|ALU_Logic_Controller|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] ALU.vhd(20) " "Inferred latch for \"temp\[8\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150140 "|ALU_Logic_Controller|ALU:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_CODE MUX_CODE:inst " "Elaborating entity \"MUX_CODE\" for hierarchy \"MUX_CODE:inst\"" {  } { { "ALU_Logic_Controller.bdf" "inst" { Schematic "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU_Logic_Controller.bdf" { { 184 288 488 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757299150141 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputF\[0\] MUX_CODE.vhd(15) " "Inferred latch for \"outputF\[0\]\" at MUX_CODE.vhd(15)" {  } { { "MUX_CODE.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150176 "|MUX_CODE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputF\[1\] MUX_CODE.vhd(15) " "Inferred latch for \"outputF\[1\]\" at MUX_CODE.vhd(15)" {  } { { "MUX_CODE.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150176 "|MUX_CODE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputF\[2\] MUX_CODE.vhd(15) " "Inferred latch for \"outputF\[2\]\" at MUX_CODE.vhd(15)" {  } { { "MUX_CODE.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150176 "|MUX_CODE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputF\[3\] MUX_CODE.vhd(15) " "Inferred latch for \"outputF\[3\]\" at MUX_CODE.vhd(15)" {  } { { "MUX_CODE.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150176 "|MUX_CODE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputF\[4\] MUX_CODE.vhd(15) " "Inferred latch for \"outputF\[4\]\" at MUX_CODE.vhd(15)" {  } { { "MUX_CODE.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150177 "|MUX_CODE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputF\[5\] MUX_CODE.vhd(15) " "Inferred latch for \"outputF\[5\]\" at MUX_CODE.vhd(15)" {  } { { "MUX_CODE.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150177 "|MUX_CODE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputF\[6\] MUX_CODE.vhd(15) " "Inferred latch for \"outputF\[6\]\" at MUX_CODE.vhd(15)" {  } { { "MUX_CODE.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150177 "|MUX_CODE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outputF\[7\] MUX_CODE.vhd(15) " "Inferred latch for \"outputF\[7\]\" at MUX_CODE.vhd(15)" {  } { { "MUX_CODE.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/MUX_CODE.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150177 "|MUX_CODE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst6 " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst6\"" {  } { { "ALU_Logic_Controller.bdf" "inst6" { Schematic "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU_Logic_Controller.bdf" { { 448 -232 -32 592 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757299150178 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curr_state FSM.vhd(30) " "VHDL Process Statement warning at FSM.vhd(30): signal \"curr_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/FSM.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1757299150179 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Wr_C FSM.vhd(28) " "VHDL Process Statement warning at FSM.vhd(28): inferring latch(es) for signal or variable \"Wr_C\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/FSM.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1757299150179 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel FSM.vhd(28) " "VHDL Process Statement warning at FSM.vhd(28): inferring latch(es) for signal or variable \"sel\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/FSM.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1757299150179 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel FSM.vhd(28) " "Inferred latch for \"sel\" at FSM.vhd(28)" {  } { { "FSM.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/FSM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150179 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wr_C FSM.vhd(28) " "Inferred latch for \"Wr_C\" at FSM.vhd(28)" {  } { { "FSM.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/FSM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150179 "|FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flop D_flop:inst3 " "Elaborating entity \"D_flop\" for hierarchy \"D_flop:inst3\"" {  } { { "ALU_Logic_Controller.bdf" "inst3" { Schematic "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU_Logic_Controller.bdf" { { 48 16 176 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757299150180 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:inst2\|Div0\"" {  } { { "ALU.vhd" "Div0" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1757299150578 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1757299150578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:inst2\|lpm_divide:Div0\"" {  } { { "ALU.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757299150658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst2\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757299150658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757299150658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757299150658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757299150658 ""}  } { { "ALU.vhd" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/ALU.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757299150658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9am " "Found entity 1: lpm_divide_9am" {  } { { "db/lpm_divide_9am.tdf" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/db/lpm_divide_9am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/db/alt_u_div_4te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757299150897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299150897 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1757299151350 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1757299151781 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757299151781 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1757299151927 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1757299151927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "168 " "Implemented 168 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1757299151927 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1757299151927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1757299151927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757299151952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep  7 19:39:11 2025 " "Processing ended: Sun Sep  7 19:39:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757299151952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757299151952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757299151952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757299151952 ""}
