/*
 * Copyright (c) 2025 Egis Technology Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;
#include <zephyr/dt-bindings/gpio/gpio.h>
#include <mem.h>

/ {
	#address-cells = <1>;
	#size-cells = <1>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			compatible = "andestech,andescore-v5", "riscv";
			device_type = "cpu";
			reg = <0>;
			riscv,isa = "rv32imafc_zicsr_zifencei";
			mmu-type = "riscv,sv32";
			i-cache-line-size = <32>;
			d-cache-line-size = <32>;

			cpu0_intc: interrupt-controller {
				compatible = "riscv,cpu-intc";
				#address-cells = <0>;
				#interrupt-cells = <1>;
				interrupt-controller;
			};
		};
	};

	sram: memory@0 {
		device_type = "memory";
		compatible = "mmio-sram";
		reg = <0x00000000 DT_SIZE_K(384)>;
	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "egis,et171";
		ranges;

		plic0: interrupt-controller@e4000000 {
			compatible = "sifive,plic-1.0.0", "andestech,nceplic100";
			#address-cells = <1>;
			#interrupt-cells = <2>;
			interrupt-controller;
			reg = <0xe4000000 0x02000000>;
			riscv,max-priority = <255>;
			riscv,ndev = <1023>;
			interrupts-extended = <&cpu0_intc 11>;
		};

		plic_sw: interrupt-controller@e6400000 {
			compatible = "sifive,plic-1.0.0", "andestech,nceplic100";
			#address-cells = <1>;
			#interrupt-cells = <2>;
			interrupt-controller;
			reg = <0xe6400000 0x00400000>;
			riscv,max-priority = <255>;
			riscv,ndev = <1023>;
			interrupts-extended = <&cpu0_intc 3>;
		};

		mtimer: timer@e6000000 {
			compatible = "riscv,machine-timer";
			reg-names = "mtime", "mtimecmp";
			reg = <0xe6000000 0x8 0xe6000008 0x8>;
			interrupts-extended = <&cpu0_intc 7>;
		};

		syscon: syscon@f0100000 {
			compatible = "syscon", "egis,et171-aosmu";
			reg = <0xf0100000 0x1000>;
			status = "disabled";
		};

		uart0: serial@f0200020 {
			compatible = "ns16550";
			reg = <0xf0200020 0x1000>;
			reg-shift = <2>;
			interrupts = <20 1>;
			interrupt-parent = <&plic0>;
			status = "disabled";
		};

		pit0: pit@f0400000 {
			compatible = "andestech,atcpit100";
			reg = <0xf0400000 0x1000>;
			interrupts = <22 1>;
			interrupt-parent = <&plic0>;
			clock-frequency = <60000000>;
			prescaler = <600>;
			status = "disabled";
		};

		rtc0: rtc@f0600000 {
			compatible = "andestech,atcrtc100";
			reg = <0xf0600000 0x1000>;
			interrupts = <31 1>;
			interrupt-parent = <&plic0>;
			wakeup-source;
			status = "disabled";
		};

		gpio0: gpio@f0700000 {
			compatible = "andestech,atcgpio100";
			reg = <0xf0700000 0x1000>;
			interrupts = <21 1>;
			interrupt-parent = <&plic0>;
			gpio-controller;
			ngpios = <17>;
			#gpio-cells = <2>;
			status = "disabled";
		};

		i2c0: i2c@f0a00000 {
			compatible = "andestech,atciic100";
			reg = <0xf0a00000 0x1000>;
			interrupts = <19 1>;
			interrupt-parent = <&plic0>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		dma0: dma@f0c00000 {
			compatible = "andestech,atcdmacx00";
			reg = <0xf0c00000 0x1000>;
			interrupts = <16 1>;
			interrupt-parent = <&plic0>;
			dma-channels = <8>;
			dma-requests = <16>;
			chain-transfer = <1>;
			#dma-cells = <3>;
			status = "disabled";
		};

		wdt: wdt@f0500000 {
			compatible = "andestech,atcwdt200";
			reg = <0xf0500000 0x1000>;
			interrupts = <20 1>;
			interrupt-parent = <&plic0>;
			status = "disabled";
		};
	};
};
