int regin_board_id;
int reg_programming_done;
int reg_external_discriminator_src;
int reg_vme_ext_delay;
int regin_hardware_status;
int reg_user_package_data;
int reg_win_comp_min;
int reg_win_comp_max;
int reg_channel_control0;
int reg_channel_control1;
int reg_channel_control2;
int reg_channel_control3;
int reg_channel_control4;
int reg_channel_control5;
int reg_channel_control6;
int reg_channel_control7;
int reg_channel_control8;
int reg_channel_control9;
int reg_led_threshold0;
int reg_led_threshold1;
int reg_led_threshold2;
int reg_led_threshold3;
int reg_led_threshold4;
int reg_led_threshold5;
int reg_led_threshold6;
int reg_led_threshold7;
int reg_led_threshold8;
int reg_led_threshold9;
int reg_CFD_fraction0;
int reg_CFD_fraction1;
int reg_CFD_fraction2;
int reg_CFD_fraction3;
int reg_CFD_fraction4;
int reg_CFD_fraction5;
int reg_CFD_fraction6;
int reg_CFD_fraction7;
int reg_CFD_fraction8;
int reg_CFD_fraction9;
int reg_raw_data_delay0;
int reg_raw_data_delay1;
int reg_raw_data_delay2;
int reg_raw_data_delay3;
int reg_raw_data_delay4;
int reg_raw_data_delay5;
int reg_raw_data_delay6;
int reg_raw_data_delay7;
int reg_raw_data_delay8;
int reg_raw_data_delay9;
int reg_raw_data_length0;
int reg_raw_data_length1;
int reg_raw_data_length2;
int reg_raw_data_length3;
int reg_raw_data_length4;
int reg_raw_data_length5;
int reg_raw_data_length6;
int reg_raw_data_length7;
int reg_raw_data_length8;
int reg_raw_data_length9;
int reg_d_window0;
int reg_d_window1;
int reg_d_window2;
int reg_d_window3;
int reg_d_window4;
int reg_d_window5;
int reg_d_window6;
int reg_d_window7;
int reg_d_window8;
int reg_d_window9;
int reg_k_window0;
int reg_k_window1;
int reg_k_window2;
int reg_k_window3;
int reg_k_window4;
int reg_k_window5;
int reg_k_window6;
int reg_k_window7;
int reg_k_window8;
int reg_k_window9;
int reg_m_window0;
int reg_m_window1;
int reg_m_window2;
int reg_m_window3;
int reg_m_window4;
int reg_m_window5;
int reg_m_window6;
int reg_m_window7;
int reg_m_window8;
int reg_m_window9;
int reg_d3_window0;
int reg_d3_window1;
int reg_d3_window2;
int reg_d3_window3;
int reg_d3_window4;
int reg_d3_window5;
int reg_d3_window6;
int reg_d3_window7;
int reg_d3_window8;
int reg_d3_window9;
int reg_disc_width0;
int reg_disc_width1;
int reg_disc_width2;
int reg_disc_width3;
int reg_disc_width4;
int reg_disc_width5;
int reg_disc_width6;
int reg_disc_width7;
int reg_disc_width8;
int reg_disc_width9;
int reg_p1_window0;
int reg_p1_window1;
int reg_p1_window2;
int reg_p1_window3;
int reg_p1_window4;
int reg_p1_window5;
int reg_p1_window6;
int reg_p1_window7;
int reg_p1_window8;
int reg_p1_window9;
int reg_dac;
int reg_p2_window0;
int reg_p2_window1;
int reg_p2_window2;
int reg_p2_window3;
int reg_p2_window4;
int reg_p2_window5;
int reg_p2_window6;
int reg_p2_window7;
int reg_p2_window8;
int reg_p2_window9;
int reg_ila_config;
int reg_channel_pulsed_control;
int reg_diag_mux_control;
int reg_holdoff_control;
int reg_baseline_delay;
int reg_diag_channel_input;
int reg_external_disc_mode;
int reg_rj45_spare_dout_control;
int regin_led_state;
int reg_led_control;
int reg_downsample_holdoff;
int regin_lat_timestamp_lsb;
int regin_lat_timestamp_msb;
int regin_live_timestamp_lsb;
int regin_live_timestamp_msb;
int reg_veto_gate_width;
int reg_master_logic_status;
int reg_trigger_config;
int regin_phase_errors;
int regin_phase_value;
int regin_phase_offset_a;
int regin_phase_offset_b;
int regin_phase_offset_c;
int regin_serdes_phase_value;
int regin_code_revision;
int regin_code_date;
int reg_ts_err_count_ctrl;
int regin_ts_err_count;
int regin_dropped_event_count0;
int regin_dropped_event_count1;
int regin_dropped_event_count2;
int regin_dropped_event_count3;
int regin_dropped_event_count4;
int regin_dropped_event_count5;
int regin_dropped_event_count6;
int regin_dropped_event_count7;
int regin_dropped_event_count8;
int regin_dropped_event_count9;
int regin_accepted_event_count0;
int regin_accepted_event_count1;
int regin_accepted_event_count2;
int regin_accepted_event_count3;
int regin_accepted_event_count4;
int regin_accepted_event_count5;
int regin_accepted_event_count6;
int regin_accepted_event_count7;
int regin_accepted_event_count8;
int regin_accepted_event_count9;
int regin_ahit_count0;
int regin_ahit_count1;
int regin_ahit_count2;
int regin_ahit_count3;
int regin_ahit_count4;
int regin_ahit_count5;
int regin_ahit_count6;
int regin_ahit_count7;
int regin_ahit_count8;
int regin_ahit_count9;
int regin_disc_count0;
int regin_disc_count1;
int regin_disc_count2;
int regin_disc_count3;
int regin_disc_count4;
int regin_disc_count5;
int regin_disc_count6;
int regin_disc_count7;
int regin_disc_count8;
int regin_disc_count9;
int regin_hihilolo_0;
int regin_hihilolo_1;
int regin_hihilolo_2;
int regin_hihilolo_3;
int regin_hihilolo_4;
int regin_hihilolo_5;
int regin_hihilolo_6;
int regin_hihilolo_7;
int regin_hihilolo_8;
int regin_hihilolo_9;
int regin_hilo_0;
int regin_hilo_1;
int regin_hilo_2;
int regin_hilo_3;
int regin_hilo_4;
int regin_hilo_5;
int regin_hilo_6;
int regin_hilo_7;
int regin_hilo_8;
int regin_hilo_9;
int reg_sd_config;

enum {num_params = 218};

