#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 21 15:46:14 2019
# Process ID: 7396
# Current directory: C:/Users/Thyolo/Desktop/2019/lab1.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2648 C:\Users\Thyolo\Desktop\2019\lab1.0\lab1.0.xpr
# Log file: C:/Users/Thyolo/Desktop/2019/lab1.0/vivado.log
# Journal file: C:/Users/Thyolo/Desktop/2019/lab1.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 780.125 ; gain = 207.195
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 21 15:53:00 2019] Launched synth_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/synth_1/runme.log
[Thu Mar 21 15:53:00 2019] Launched impl_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar 21 15:55:35 2019] Launched synth_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Mar 21 15:56:13 2019] Launched impl_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1075.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1200.871 ; gain = 398.113
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar 21 16:09:01 2019] Launched synth_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Mar 21 16:10:48 2019] Launched impl_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar 21 16:17:08 2019] Launched synth_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/constrs_1/imports/2019/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1726.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1792.555 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1794.406 ; gain = 1.852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1797.410 ; gain = 0.000
[Thu Mar 21 16:19:43 2019] Launched impl_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu Mar 21 16:21:23 2019] Launched synth_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/synth_1/runme.log
[Thu Mar 21 16:21:23 2019] Launched impl_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Thu Mar 21 16:28:58 2019] Launched impl_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu Mar 21 16:34:45 2019] Launched synth_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/synth_1/runme.log
[Thu Mar 21 16:34:45 2019] Launched impl_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Thu Mar 21 16:36:34 2019] Launched impl_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 21 16:37:55 2019] Launched synth_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/synth_1/runme.log
[Thu Mar 21 16:37:55 2019] Launched impl_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B515A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3418.230 ; gain = 746.594
set_property PROGRAM.FILE {C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/impl_1/FIB.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/impl_1/FIB.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_file
Compiling module xil_defaultlib.FIB
Compiling module xil_defaultlib.FIB_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_test_behav -key {Behavioral:sim_1:Functional:FIB_test} -tclbatch {FIB_test.tcl} -view {C:/Users/Thyolo/Desktop/2019/lab1.0/FIB_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/Thyolo/Desktop/2019/lab1.0/FIB_test_behav.wcfg
source FIB_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3425.883 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 21 17:15:58 2019] Launched impl_1...
Run output will be captured here: C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B515A
set_property PROGRAM.FILE {C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/impl_1/FIB.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.runs/impl_1/FIB.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/imports/new/REG-file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/Alu-sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sim_1/new/FIB_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_file
Compiling module xil_defaultlib.FIB
Compiling module xil_defaultlib.FIB_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIB_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_test_behav -key {Behavioral:sim_1:Functional:FIB_test} -tclbatch {FIB_test.tcl} -view {C:/Users/Thyolo/Desktop/2019/lab1.0/FIB_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/Thyolo/Desktop/2019/lab1.0/FIB_test_behav.wcfg
source FIB_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3425.883 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {3500ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/lab1.0:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIB_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIB_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e24debd877214fb3b3faef4ea989f5da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIB_test_behav xil_defaultlib.FIB_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'f' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.srcs/sources_1/new/TOP.v:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Thyolo/Desktop/2019/lab1.0/lab1.0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIB_test_behav -key {Behavioral:sim_1:Functional:FIB_test} -tclbatch {FIB_test.tcl} -view {C:/Users/Thyolo/Desktop/2019/lab1.0/FIB_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/Thyolo/Desktop/2019/lab1.0/FIB_test_behav.wcfg
source FIB_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIB_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3425.883 ; gain = 0.000
save_wave_config {C:/Users/Thyolo/Desktop/2019/lab1.0/FIB_test_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 17:27:26 2019...
