// Seed: 3823723256
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input uwire id_2,
    input wor id_3,
    input wor id_4,
    input tri0 id_5
);
  assign id_0 = id_3;
  wire id_7;
  assign module_1._id_7 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd34,
    parameter id_2 = 32'd7,
    parameter id_4 = 32'd10,
    parameter id_7 = 32'd34
) (
    input  tri0  _id_0,
    input  tri0  id_1,
    inout  tri   _id_2,
    output wor   id_3,
    input  wor   _id_4[id_2 : id_4],
    output uwire id_5,
    input  wand  id_6,
    input  wand  _id_7
);
  if (-1) localparam id_9 = 1;
  else logic [-1 : id_7  |  -1  &&  -1] id_10;
  ;
  logic [7:0] id_11, id_12, id_13, id_14[id_0 : 1];
  module_0 modCall_1 (
      id_5,
      id_1,
      id_6,
      id_1,
      id_1,
      id_1
  );
  assign id_5 = -1'b0 | id_12;
  assign id_12[1'b0 :-1] = id_14;
endmodule
