<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-3_Vitis-HLS_fxp_sqrt_Lite/emulation/PSCE-TRANS/Gowin/fxp_sqrt_top_wrapper/impl/gwsynthesis/fxp_sqrt_top_wrapper.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-3_Vitis-HLS_fxp_sqrt_Lite/emulation/PSCE-TRANS/Gowin/fxp_sqrt_top_wrapper/src/psce_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-3_Vitis-HLS_fxp_sqrt_Lite/emulation/PSCE-TRANS/Gowin/fxp_sqrt_top_wrapper/src/psce_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Mar 28 11:45:58 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>315</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>371</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>286.664(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>111.787(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>991.054</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[12]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>8.898</td>
</tr>
<tr>
<td>2</td>
<td>991.128</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[11]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>8.818</td>
</tr>
<tr>
<td>3</td>
<td>991.423</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.tmp_fu_162_p3_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.007</td>
<td>8.520</td>
</tr>
<tr>
<td>4</td>
<td>991.466</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[11]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.002</td>
<td>8.468</td>
</tr>
<tr>
<td>5</td>
<td>991.824</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>8.121</td>
</tr>
<tr>
<td>6</td>
<td>991.868</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[10]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>8.078</td>
</tr>
<tr>
<td>7</td>
<td>992.152</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[8]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.012</td>
<td>7.796</td>
</tr>
<tr>
<td>8</td>
<td>992.340</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>7.606</td>
</tr>
<tr>
<td>9</td>
<td>992.607</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[9]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>7.415</td>
</tr>
<tr>
<td>10</td>
<td>992.734</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[9]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>7.211</td>
</tr>
<tr>
<td>11</td>
<td>992.944</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[7]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.003</td>
<td>6.995</td>
</tr>
<tr>
<td>12</td>
<td>993.185</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[6]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.012</td>
<td>6.764</td>
</tr>
<tr>
<td>13</td>
<td>993.372</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>6.574</td>
</tr>
<tr>
<td>14</td>
<td>993.407</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[7]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>6.539</td>
</tr>
<tr>
<td>15</td>
<td>993.901</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[5]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.002</td>
<td>6.037</td>
</tr>
<tr>
<td>16</td>
<td>994.029</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.002</td>
<td>5.909</td>
</tr>
<tr>
<td>17</td>
<td>994.351</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.011</td>
<td>5.596</td>
</tr>
<tr>
<td>18</td>
<td>994.532</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[4]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.002</td>
<td>5.406</td>
</tr>
<tr>
<td>19</td>
<td>994.861</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[0]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[2]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>5.084</td>
</tr>
<tr>
<td>20</td>
<td>995.019</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[0]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[2]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.014</td>
<td>4.903</td>
</tr>
<tr>
<td>21</td>
<td>995.141</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[3]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.002</td>
<td>4.797</td>
</tr>
<tr>
<td>22</td>
<td>995.239</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.019</td>
<td>4.716</td>
</tr>
<tr>
<td>23</td>
<td>995.248</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60_ap_start_reg_DFFRE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>4.450</td>
</tr>
<tr>
<td>24</td>
<td>995.356</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[0]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[1]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>4.576</td>
</tr>
<tr>
<td>25</td>
<td>995.769</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[0]_DFF_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[1]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>4.177</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.280</td>
<td>ap_rst_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q/SET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.225</td>
</tr>
<tr>
<td>2</td>
<td>0.309</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_46[2]_DFFE_Q/Q</td>
<td>vectOut[0][3]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.361</td>
</tr>
<tr>
<td>3</td>
<td>0.335</td>
<td>u_fxp_sqrt_top.s_reg_156[2]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[2]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>4</td>
<td>0.335</td>
<td>stimIn[1][5]_DFFE_Q/Q</td>
<td>in_val[9]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>5</td>
<td>0.335</td>
<td>stimIn[1][1]_DFFE_Q/Q</td>
<td>in_val[5]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>6</td>
<td>0.335</td>
<td>stimIn[0][5]_DFFE_Q/Q</td>
<td>in_val[1]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>7</td>
<td>0.335</td>
<td>stimIn[1][6]_DFFE_Q/Q</td>
<td>in_val[10]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>8</td>
<td>0.335</td>
<td>stimIn[0][1]_DFFE_Q/Q</td>
<td>ap_start_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>9</td>
<td>0.335</td>
<td>stimIn[0][0]_DFFE_Q/Q</td>
<td>ap_rst_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>10</td>
<td>0.338</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[6]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[7]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>11</td>
<td>0.338</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[3]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[4]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>12</td>
<td>0.341</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[8]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[9]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>13</td>
<td>0.344</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>14</td>
<td>0.344</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[3]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>15</td>
<td>0.361</td>
<td>u_fxp_sqrt_top.s_reg_156[1]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[1]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.390</td>
</tr>
<tr>
<td>16</td>
<td>0.364</td>
<td>ap_start_DFFE_Q/Q</td>
<td>vectOut[1][3]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.393</td>
</tr>
<tr>
<td>17</td>
<td>0.366</td>
<td>stimIn[1][7]_DFFE_Q/Q</td>
<td>in_val[11]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>18</td>
<td>0.369</td>
<td>u_fxp_sqrt_top.s_reg_156[7]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[7]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.390</td>
</tr>
<tr>
<td>19</td>
<td>0.370</td>
<td>stimIn[1][0]_DFFE_Q/Q</td>
<td>in_val[4]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>20</td>
<td>0.370</td>
<td>stimIn[0][6]_DFFE_Q/Q</td>
<td>in_val[2]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>21</td>
<td>0.370</td>
<td>ap_done_DFFR_Q/Q</td>
<td>ap_done_DFFR_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.395</td>
</tr>
<tr>
<td>22</td>
<td>0.374</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[2]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.389</td>
</tr>
<tr>
<td>23</td>
<td>0.376</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[3]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.389</td>
</tr>
<tr>
<td>24</td>
<td>0.378</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[4]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[5]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.389</td>
</tr>
<tr>
<td>25</td>
<td>0.380</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_46[2]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.389</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[1][3]_DFFE_Q</td>
</tr>
<tr>
<td>2</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][7]_DFFE_D</td>
</tr>
<tr>
<td>3</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>in_val[6]_DFFE_Q</td>
</tr>
<tr>
<td>4</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>in_val[7]_DFFE_Q</td>
</tr>
<tr>
<td>5</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
<tr>
<td>6</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
<tr>
<td>8</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[1][0]_DFFE_Q</td>
</tr>
<tr>
<td>9</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state2_DFFR_Q</td>
</tr>
<tr>
<td>10</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[12]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.382</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.225</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>4.686</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.822</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.552</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>6.079</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>6.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.215</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>6.301</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.387</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>7.880</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>8.132</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R5C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>9.052</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[12]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.305</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[12]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.690</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[12]_DFFE_Q_D_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>9.942</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R6C40[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[12]_DFFE_Q_D_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>10.912</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[12]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[12]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.967</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C34[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[12]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.276, 25.583%; route: 6.254, 70.287%; tC2Q: 0.368, 4.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[11]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.382</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.225</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>4.686</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.822</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.552</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>6.079</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>6.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.215</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>6.301</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.387</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>7.880</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>8.132</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R5C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>9.052</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[12]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.305</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[12]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.635</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[11]_DFFE_Q_D_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>9.887</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C40[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[11]_DFFE_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.832</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[11]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[11]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[11]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.276, 25.815%; route: 6.174, 70.017%; tC2Q: 0.368, 4.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.958</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.tmp_fu_162_p3_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.382</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.225</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>4.686</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.822</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.552</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>6.079</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>6.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.215</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>6.301</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.387</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>7.880</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>8.132</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R5C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>9.052</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[12]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.305</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[12]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.690</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[12]_DFFE_Q_D_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>9.942</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C40[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[12]_DFFE_Q_D_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>10.535</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.tmp_fu_162_p3_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.tmp_fu_162_p3_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C40[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.tmp_fu_162_p3_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.276, 26.717%; route: 5.876, 68.970%; tC2Q: 0.368, 4.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[11]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.382</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.225</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>4.686</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.822</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.552</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>6.079</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>6.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.215</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>6.301</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.387</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>7.880</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>8.132</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R5C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>9.052</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[12]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.305</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[12]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.635</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[11]_DFFE_Q_D_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>9.887</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C40[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[11]_DFFE_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.482</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[3][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[11]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[11]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.949</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C39[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[11]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.276, 26.882%; route: 5.824, 68.778%; tC2Q: 0.368, 4.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.382</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.225</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>4.686</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.822</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.552</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>6.079</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>6.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.215</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>6.301</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.387</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>7.880</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>8.132</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R5C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>8.862</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>9.115</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>9.115</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C37[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>10.136</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.110, 25.981%; route: 5.644, 69.494%; tC2Q: 0.368, 4.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[10]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.382</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.225</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>4.686</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.822</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.552</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>6.079</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>6.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.215</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>6.301</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.387</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>7.880</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>8.132</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R5C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>8.862</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>9.115</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>9.115</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C37[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.576</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][B]</td>
<td>u_fxp_sqrt_top.s_reg_156[10]_LUT3_I0/I2</td>
</tr>
<tr>
<td>10.092</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[10]_LUT3_I0/F</td>
</tr>
<tr>
<td>10.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[10]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[10]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C38[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[10]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.626, 32.513%; route: 5.084, 62.937%; tC2Q: 0.368, 4.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[8]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.382</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.102</td>
<td>1.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2/I1</td>
</tr>
<tr>
<td>4.629</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2/F</td>
</tr>
<tr>
<td>4.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>4.765</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I1</td>
</tr>
<tr>
<td>4.851</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>4.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>4.937</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.937</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>5.024</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R7C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.574</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>5.864</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.060</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>6.161</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.262</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>6.364</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>7.469</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_156[7]_LUT4_I0_I3_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[7]_LUT4_I0_I3_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_156[7]_LUT4_I0_I3_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>8.131</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[7]_LUT4_I0_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.484</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>u_fxp_sqrt_top.s_reg_156[8]_LUT4_I0_I3_LUT4_F/I0</td>
</tr>
<tr>
<td>9.000</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C35[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[8]_LUT4_I0_I3_LUT4_F/F</td>
</tr>
<tr>
<td>9.350</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[2][A]</td>
<td>u_fxp_sqrt_top.s_reg_156[8]_LUT4_I0/I3</td>
</tr>
<tr>
<td>9.811</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[8]_LUT4_I0/F</td>
</tr>
<tr>
<td>9.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[8]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[8]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[8]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.351, 42.985%; route: 4.077, 52.301%; tC2Q: 0.368, 4.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.382</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.102</td>
<td>1.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2/I1</td>
</tr>
<tr>
<td>4.629</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2/F</td>
</tr>
<tr>
<td>4.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>4.765</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I1</td>
</tr>
<tr>
<td>4.851</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>4.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>4.937</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.937</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>5.024</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R7C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.574</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>5.864</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.060</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>6.161</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.262</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>6.364</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>7.469</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_156[7]_LUT4_I0_I3_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[7]_LUT4_I0_I3_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_156[7]_LUT4_I0_I3_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>8.131</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[7]_LUT4_I0_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.484</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>u_fxp_sqrt_top.s_reg_156[8]_LUT4_I0_I3_LUT4_F/I0</td>
</tr>
<tr>
<td>9.000</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C35[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[8]_LUT4_I0_I3_LUT4_F/F</td>
</tr>
<tr>
<td>9.160</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT2_F/I1</td>
</tr>
<tr>
<td>9.621</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>9.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C36[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.351, 44.059%; route: 3.888, 51.109%; tC2Q: 0.368, 4.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[9]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.382</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.225</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>4.686</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.822</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.552</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>6.079</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>6.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.215</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>6.301</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.387</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>7.880</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>8.132</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R5C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>8.837</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[9]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>9.127</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[9]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>9.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[9]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>9.324</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[9]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[9]_DFFE_Q_D_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>9.425</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[9]_DFFE_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>9.430</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[2][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[9]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[9]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1002.037</td>
<td>0.012</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C36[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[9]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.359, 31.811%; route: 4.689, 63.233%; tC2Q: 0.368, 4.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[9]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.382</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.225</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>4.686</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.822</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.552</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>6.079</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>6.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.215</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>6.301</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.387</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>6.474</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>7.880</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>8.132</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R5C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>8.700</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[9]_DFFE_Q_D_LUT4_F/I1</td>
</tr>
<tr>
<td>9.226</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[9]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>9.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[9]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[9]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C36[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[9]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.297, 31.860%; route: 4.546, 63.044%; tC2Q: 0.368, 5.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.954</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.382</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.102</td>
<td>1.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2/I1</td>
</tr>
<tr>
<td>4.629</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2/F</td>
</tr>
<tr>
<td>4.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>4.765</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I1</td>
</tr>
<tr>
<td>4.851</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>4.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>4.937</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.937</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>5.024</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R7C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.574</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>5.864</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.060</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>6.161</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.262</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>6.364</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>7.469</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_156[7]_LUT4_I0_I3_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[7]_LUT4_I0_I3_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_156[7]_LUT4_I0_I3_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>8.131</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[7]_LUT4_I0_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.484</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_156[7]_LUT4_I0/I3</td>
</tr>
<tr>
<td>9.010</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[7]_LUT4_I0/F</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.018</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.954</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.900, 41.458%; route: 3.727, 53.288%; tC2Q: 0.368, 5.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.382</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.102</td>
<td>1.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2/I1</td>
</tr>
<tr>
<td>4.629</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2/F</td>
</tr>
<tr>
<td>4.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>4.765</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I1</td>
</tr>
<tr>
<td>4.851</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>4.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>4.937</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.937</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>5.024</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R7C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.574</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>5.864</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.060</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>6.161</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.262</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>6.364</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>7.469</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>8.131</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C34[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.516</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[2][B]</td>
<td>u_fxp_sqrt_top.s_reg_156[6]_LUT3_I0/I2</td>
</tr>
<tr>
<td>8.779</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[6]_LUT3_I0/F</td>
</tr>
<tr>
<td>8.779</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[2][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C36[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.636, 38.976%; route: 3.760, 55.590%; tC2Q: 0.368, 5.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.382</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.102</td>
<td>1.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2/I1</td>
</tr>
<tr>
<td>4.629</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2/F</td>
</tr>
<tr>
<td>4.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>4.765</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I1</td>
</tr>
<tr>
<td>4.851</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>4.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>4.937</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.937</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>5.024</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R7C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.574</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>5.864</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.060</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>6.161</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.262</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>6.364</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>7.469</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>8.131</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C34[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.589</td>
<td>0.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.374, 36.110%; route: 3.832, 58.300%; tC2Q: 0.368, 5.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.382</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.102</td>
<td>1.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2/I1</td>
</tr>
<tr>
<td>4.629</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2/F</td>
</tr>
<tr>
<td>4.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>4.765</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_2_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>4.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/I1</td>
</tr>
<tr>
<td>4.851</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_LUT4_I2_3_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0/O</td>
</tr>
<tr>
<td>4.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>4.937</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.937</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>5.024</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R7C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.574</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>5.864</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.060</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>6.161</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.262</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>6.364</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>7.469</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_156[7]_LUT4_I0_I3_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[7]_LUT4_I0_I3_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_156[7]_LUT4_I0_I3_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>8.131</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[7]_LUT4_I0_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.291</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[7]_DFFE_Q_D_LUT2_F/I1</td>
</tr>
<tr>
<td>8.554</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[7]_DFFE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.961</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C34[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.636, 40.317%; route: 3.535, 54.062%; tC2Q: 0.368, 5.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.382</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.970</td>
<td>1.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.633</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.633</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>4.719</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>4.805</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R6C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>5.540</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>6.001</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C35[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>6.146</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.529</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C35[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.725</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.914</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>7.176</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C35[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>7.526</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_156[5]_LUT3_I0/I2</td>
</tr>
<tr>
<td>8.052</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[5]_LUT3_I0/F</td>
</tr>
<tr>
<td>8.052</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.664, 44.120%; route: 3.006, 49.793%; tC2Q: 0.368, 6.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.382</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.970</td>
<td>1.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.633</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.633</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>4.719</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>4.805</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R6C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>5.540</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>6.001</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C35[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>6.146</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.529</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C35[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.725</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.914</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>7.176</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C35[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>7.924</td>
<td>0.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.138, 36.175%; route: 3.404, 57.605%; tC2Q: 0.368, 6.220%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.382</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.970</td>
<td>1.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.633</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.633</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>4.719</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>4.805</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R6C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>5.540</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>6.001</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C35[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>6.146</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C35[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.809</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C35[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.611</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.959, 35.001%; route: 3.270, 58.432%; tC2Q: 0.368, 6.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.382</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.970</td>
<td>1.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.633</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.633</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>4.719</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>4.805</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R6C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>5.540</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>6.001</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C35[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>6.146</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C35[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.809</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C35[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[4]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.159</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_156[4]_LUT3_I0/I2</td>
</tr>
<tr>
<td>7.421</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[4]_LUT3_I0/F</td>
</tr>
<tr>
<td>7.421</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.221, 41.087%; route: 2.817, 52.116%; tC2Q: 0.368, 6.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R4C40[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.261</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_I2_MUX2_LUT6_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_LUT3_I2_I1_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>3.551</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R6C39[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_I2_MUX2_LUT6_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_LUT3_I2_I1_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>3.669</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_I2_MUX2_LUT6_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_LUT3_I2_I1_LUT4_F_I2_LUT3_I2/I2</td>
</tr>
<tr>
<td>4.190</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R6C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_I2_MUX2_LUT6_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_LUT3_I2_I1_LUT4_F_I2_LUT3_I2/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[2]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>5.289</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[2]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>5.426</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[2]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>5.942</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[2]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>5.945</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[2]_DFFE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>6.461</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C35[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[2]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>7.109</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.970</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C33[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.365, 46.515%; route: 2.337, 45.962%; tC2Q: 0.382, 7.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R4C40[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.261</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_I2_MUX2_LUT6_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_LUT3_I2_I1_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>3.551</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R6C39[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_I2_MUX2_LUT6_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_LUT3_I2_I1_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>3.669</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_I2_MUX2_LUT6_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_LUT3_I2_I1_LUT4_F_I2_LUT3_I2/I2</td>
</tr>
<tr>
<td>4.190</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R6C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_I2_MUX2_LUT6_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_LUT3_I2_I1_LUT4_F_I2_LUT3_I2/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[2]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>5.289</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[2]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>5.426</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[2]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>5.942</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[2]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>5.945</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[2]_DFFE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>6.461</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C35[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[2]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>6.466</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_156[2]_LUT3_I0/I2</td>
</tr>
<tr>
<td>6.927</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>6.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.826, 57.642%; route: 1.694, 34.557%; tC2Q: 0.382, 7.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.382</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.970</td>
<td>1.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.633</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.633</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>4.719</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>4.805</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R6C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>5.540</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q_D_LUT4_F/I2</td>
</tr>
<tr>
<td>6.001</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C35[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>6.351</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][B]</td>
<td>u_fxp_sqrt_top.s_reg_156[3]_LUT3_I0/I2</td>
</tr>
<tr>
<td>6.812</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[3]_LUT3_I0/F</td>
</tr>
<tr>
<td>6.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C34[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.757, 36.634%; route: 2.672, 55.706%; tC2Q: 0.368, 7.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.382</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>73</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.970</td>
<td>1.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>4.496</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.633</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.633</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>4.719</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>4.805</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R6C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72[0]_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>5.540</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q_D_LUT4_F/I2</td>
</tr>
<tr>
<td>6.001</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C35[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>6.731</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.970</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C33[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.296, 27.485%; route: 3.053, 64.723%; tC2Q: 0.368, 7.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60_ap_start_reg_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
</tr>
<tr>
<td>2.544</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/I1</td>
</tr>
<tr>
<td>3.071</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R4C38[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/F</td>
</tr>
<tr>
<td>3.443</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[1]_LUT2_I0/I1</td>
</tr>
<tr>
<td>3.969</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C39[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[1]_LUT2_I0/F</td>
</tr>
<tr>
<td>4.132</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[0]_LUT2_I0_1/I1</td>
</tr>
<tr>
<td>4.629</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C39[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[0]_LUT2_I0_1/F</td>
</tr>
<tr>
<td>4.772</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.icmp_ln106_reg_310_DFF_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>5.062</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.icmp_ln106_reg_310_DFF_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>5.284</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q_D_LUT2_F/I1</td>
</tr>
<tr>
<td>5.699</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>5.839</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60_ap_start_reg_DFFRE_Q_CE_LUT2_F/I1</td>
</tr>
<tr>
<td>6.337</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C37[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60_ap_start_reg_DFFRE_Q_CE_LUT2_F/F</td>
</tr>
<tr>
<td>6.474</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60_ap_start_reg_DFFRE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60_ap_start_reg_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.722</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C37[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60_ap_start_reg_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.752, 61.854%; route: 1.315, 29.551%; tC2Q: 0.382, 8.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.956</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R4C40[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.261</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_I2_MUX2_LUT6_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_LUT3_I2_I1_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>3.551</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R6C39[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_I2_MUX2_LUT6_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_LUT3_I2_I1_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>3.669</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_I2_MUX2_LUT6_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_LUT3_I2_I1_LUT4_F_I2_LUT3_I2/I2</td>
</tr>
<tr>
<td>4.190</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R6C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_I2_MUX2_LUT6_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_LUT3_I2_I1_LUT4_F_I2_LUT3_I2/F</td>
</tr>
<tr>
<td>5.093</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[1]_DFFE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>5.554</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C35[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[1]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>6.074</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_156[1]_LUT3_I0/I2</td>
</tr>
<tr>
<td>6.600</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[1]_LUT3_I0/F</td>
</tr>
<tr>
<td>6.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.956</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.799, 39.312%; route: 2.394, 52.329%; tC2Q: 0.382, 8.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.798%; route: 1.337, 66.202%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R4C40[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.261</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_I2_MUX2_LUT6_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_LUT3_I2_I1_LUT4_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>3.551</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R6C39[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_I2_MUX2_LUT6_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_LUT3_I2_I1_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>3.669</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_I2_MUX2_LUT6_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_LUT3_I2_I1_LUT4_F_I2_LUT3_I2/I2</td>
</tr>
<tr>
<td>4.190</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R6C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_I2_MUX2_LUT6_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0_O_LUT3_I2_I1_LUT4_F_I2_LUT3_I2/F</td>
</tr>
<tr>
<td>5.093</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[1]_DFFE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>5.554</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C35[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[1]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>6.201</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.970</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C33[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.272, 30.465%; route: 2.522, 60.377%; tC2Q: 0.382, 9.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">From</td>
<td>ap_rst_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][B]</td>
<td>ap_rst_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R3C34[0][B]</td>
<td style=" font-weight:bold;">ap_rst_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.403</td>
<td>0.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q</td>
</tr>
<tr>
<td>1.123</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C34[1][A]</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.081, 36.000%; tC2Q: 0.144, 64.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.231</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_46[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_46[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.p_v_loc_fu_46[2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.392</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[3][A]</td>
<td>vectOut[0][3]_DFFE_Q_D_LUT4_F/I1</td>
</tr>
<tr>
<td>1.540</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C32[3][A]</td>
<td style=" background: #97FFFF;">vectOut[0][3]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[3][A]</td>
<td style=" font-weight:bold;">vectOut[0][3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[3][A]</td>
<td>vectOut[0][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][3]_DFFE_Q</td>
</tr>
<tr>
<td>1.231</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C32[3][A]</td>
<td>vectOut[0][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 40.997%; route: 0.072, 19.945%; tC2Q: 0.141, 39.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.s_reg_156[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_fxp_sqrt_top.s_reg_156[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.314</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_156[2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.380</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_156[2]_LUT3_I0/I0</td>
</tr>
<tr>
<td>1.533</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>1.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.198</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[9]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][A]</td>
<td>stimIn[1][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[1][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.543</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td style=" font-weight:bold;">in_val[9]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td>in_val[9]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C35[1][B]</td>
<td>in_val[9]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td>stimIn[1][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td style=" font-weight:bold;">stimIn[1][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.543</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td style=" font-weight:bold;">in_val[5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td>in_val[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C33[1][B]</td>
<td>in_val[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td>stimIn[0][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td style=" font-weight:bold;">stimIn[0][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.543</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">in_val[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>in_val[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>in_val[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[10]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td>stimIn[1][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td style=" font-weight:bold;">stimIn[1][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.543</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td style=" font-weight:bold;">in_val[10]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td>in_val[10]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C33[1][A]</td>
<td>in_val[10]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>ap_start_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td style=" font-weight:bold;">stimIn[0][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.538</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td style=" font-weight:bold;">ap_start_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>ap_start_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.203</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>ap_start_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>ap_rst_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.538</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[0][B]</td>
<td style=" font-weight:bold;">ap_rst_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][B]</td>
<td>ap_rst_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.203</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C34[0][B]</td>
<td>ap_rst_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[6]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[7]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[6]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C37[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[6]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.543</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[7]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[7]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[7]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[3]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[4]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[3]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R5C33[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[3]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.546</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[4]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[4]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C33[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[4]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[8]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[9]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[8]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R6C33[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[8]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.547</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[9]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[9]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[9]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.225, 61.475%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C39[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.393</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q_D_LUT3_F/I1</td>
</tr>
<tr>
<td>1.546</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>1.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[3]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C39[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.393</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[3]_DFFRE_Q_D_LUT4_F/I1</td>
</tr>
<tr>
<td>1.546</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[3]_DFFRE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[3]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[3]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C39[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60[3]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.s_reg_156[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_156[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_156[1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_156[1]_LUT3_I0/I0</td>
</tr>
<tr>
<td>1.563</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[1]_LUT3_I0/F</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 39.231%; route: 0.093, 23.846%; tC2Q: 0.144, 36.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>ap_start_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>ap_start_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C34[0][A]</td>
<td style=" font-weight:bold;">ap_start_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.418</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>vectOut[1][3]_DFFE_Q_D_LUT2_F/I0</td>
</tr>
<tr>
<td>1.571</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td style=" background: #97FFFF;">vectOut[1][3]_DFFE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>1.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td style=" font-weight:bold;">vectOut[1][3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>vectOut[1][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>vectOut[1][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.931%; route: 0.096, 24.427%; tC2Q: 0.144, 36.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[11]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][A]</td>
<td>stimIn[1][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][A]</td>
<td style=" font-weight:bold;">stimIn[1][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.562</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td style=" font-weight:bold;">in_val[11]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td>in_val[11]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C36[1][A]</td>
<td>in_val[11]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.s_reg_156[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td>u_fxp_sqrt_top.s_reg_156[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_156[7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.419</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_156[7]_LUT4_I0/I0</td>
</tr>
<tr>
<td>1.572</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_156[7]_LUT4_I0/F</td>
</tr>
<tr>
<td>1.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.203</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 39.231%; route: 0.093, 23.846%; tC2Q: 0.144, 36.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][A]</td>
<td>stimIn[1][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][A]</td>
<td style=" font-weight:bold;">stimIn[1][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[0][A]</td>
<td style=" font-weight:bold;">in_val[4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[0][A]</td>
<td>in_val[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C35[0][A]</td>
<td>in_val[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][A]</td>
<td>stimIn[0][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][A]</td>
<td style=" font-weight:bold;">stimIn[0][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][B]</td>
<td style=" font-weight:bold;">in_val[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][B]</td>
<td>in_val[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C36[1][B]</td>
<td>in_val[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>ap_done_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>ap_done_DFFR_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>ap_done_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R4C37[1][B]</td>
<td style=" font-weight:bold;">ap_done_DFFR_Q/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>ap_done_DFFR_Q_D_LUT4_F/I0</td>
</tr>
<tr>
<td>1.580</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">ap_done_DFFR_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td style=" font-weight:bold;">ap_done_DFFR_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>ap_done_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>ap_done_DFFR_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.785%; route: 0.006, 1.519%; tC2Q: 0.141, 35.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R6C33[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[1]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.570</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[2]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C33[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[2]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 62.982%; tC2Q: 0.144, 37.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[3]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C33[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.572</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[3]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[3]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C33[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[3]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 62.982%; tC2Q: 0.144, 37.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[4]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[5]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[4]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C33[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[4]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.572</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[5]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[5]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C33[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[5]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 62.982%; tC2Q: 0.144, 37.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_46[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C33[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.572</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.p_v_loc_fu_46[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_46[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.192</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_46[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 62.982%; tC2Q: 0.144, 37.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[1][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[1][3]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[1][3]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][7]_DFFE_D</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][7]_DFFE_D/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][7]_DFFE_D/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>in_val[6]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>in_val[6]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>in_val[6]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>in_val[7]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>in_val[7]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>in_val[7]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[1][1]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[1][1]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][6]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][6]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][7]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][7]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[1][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[1][0]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[1][0]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state2_DFFR_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state2_DFFR_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state2_DFFR_Q/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>75</td>
<td>u_fxp_sqrt_top.ap_clk</td>
<td>991.054</td>
<td>1.351</td>
</tr>
<tr>
<td>73</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[3]</td>
<td>991.055</td>
<td>2.121</td>
</tr>
<tr>
<td>70</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[2]</td>
<td>991.338</td>
<td>1.381</td>
</tr>
<tr>
<td>64</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[1]</td>
<td>991.801</td>
<td>1.234</td>
</tr>
<tr>
<td>61</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.tmp_fu_162_p3</td>
<td>991.523</td>
<td>1.476</td>
</tr>
<tr>
<td>46</td>
<td>clk_emu_IBUF_I_O</td>
<td>996.512</td>
<td>1.359</td>
</tr>
<tr>
<td>40</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305[0]</td>
<td>991.613</td>
<td>1.617</td>
</tr>
<tr>
<td>33</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1_F</td>
<td>995.248</td>
<td>0.984</td>
</tr>
<tr>
<td>30</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64[4]</td>
<td>992.760</td>
<td>1.453</td>
</tr>
<tr>
<td>24</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.ap_enable_reg_pp0_iter1_LUT2_I0_F</td>
<td>996.469</td>
<td>1.314</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R4C37</td>
<td>43.06%</td>
</tr>
<tr>
<td>R4C36</td>
<td>37.50%</td>
</tr>
<tr>
<td>R6C33</td>
<td>33.33%</td>
</tr>
<tr>
<td>R4C35</td>
<td>33.33%</td>
</tr>
<tr>
<td>R7C37</td>
<td>31.94%</td>
</tr>
<tr>
<td>R5C37</td>
<td>31.94%</td>
</tr>
<tr>
<td>R6C39</td>
<td>30.56%</td>
</tr>
<tr>
<td>R5C32</td>
<td>30.56%</td>
</tr>
<tr>
<td>R5C35</td>
<td>29.17%</td>
</tr>
<tr>
<td>R6C35</td>
<td>27.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
