// Seed: 1626049152
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wire  id_2,
    input wand  id_3
);
  logic [7:0] id_5, id_6;
  wire id_7;
  assign id_5[~1'b0] = id_5;
endmodule
module module_1 (
    output supply1 id_0
    , id_16,
    output uwire id_1,
    input wand id_2,
    input uwire id_3,
    input tri id_4,
    input wand id_5,
    output supply1 id_6,
    input wand id_7,
    output tri1 id_8,
    input tri1 id_9,
    input supply0 id_10,
    input uwire id_11,
    input wand id_12,
    input tri1 id_13,
    input tri1 id_14
);
  module_0(
      id_9, id_10, id_14, id_5
  );
  wire id_17;
  assign id_1 = id_12;
  wire id_18, id_19, id_20;
  wire id_21 = id_19;
endmodule
