//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32688072
// Cuda compilation tools, release 12.1, V12.1.105
// Based on NVVM 7.0.1
//

.version 8.1
.target sm_90a
.address_size 64

	// .globl	_Z11wgmma_test1PfP6__halfS1_

.visible .entry _Z11wgmma_test1PfP6__halfS1_(
	.param .u64 _Z11wgmma_test1PfP6__halfS1__param_0,
	.param .u64 _Z11wgmma_test1PfP6__halfS1__param_1,
	.param .u64 _Z11wgmma_test1PfP6__halfS1__param_2
)
{
	.reg .f32 	%f<9>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd3, [_Z11wgmma_test1PfP6__halfS1__param_0];
	ld.param.u64 	%rd1, [_Z11wgmma_test1PfP6__halfS1__param_1];
	ld.param.u64 	%rd2, [_Z11wgmma_test1PfP6__halfS1__param_2];
	cvta.to.global.u64 	%rd4, %rd3;
	ld.global.f32 	%f1, [%rd4];
	ld.global.f32 	%f2, [%rd4+4];
	ld.global.f32 	%f3, [%rd4+8];
	ld.global.f32 	%f4, [%rd4+12];
	// begin inline asm
	{
	wgmma.mma_async.sync.aligned.m64n8k16.f32.f16.f16
	{%f1, %f2, %f3, %f4}, %rd1, %rd2,1,1,1,0,0;
	}
	
	// end inline asm
	st.global.f32 	[%rd4], %f1;
	st.global.f32 	[%rd4+4], %f2;
	st.global.f32 	[%rd4+8], %f3;
	st.global.f32 	[%rd4+12], %f4;
	ret;

}

