Line number: 
[213, 222]
Comment: 
This block of code functions as a flip-flop with asynchronous Reset signal and synchronous Clk signal that controls the state of the 'UpdateMIIRX_DATAReg' register. On a rising edge of the Reset signal, the 'UpdateMIIRX_DATAReg' is set to 0. If instead there is a rising edge on the Clk signal (and the Reset signal isn't also on a rising edge), then 'UpdateMIIRX_DATAReg' will depend on 'EndBusy' and the inverted value of 'WCtrlDataStart_q': if 'EndBusy' is true AND 'WCtrlDataStart_q' is false, then 'UpdateMIIRX_DATAReg' will be set to 1; otherwise, it will be set to 0.