<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: WreduceWorker Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('df/d0e/structWreduceWorker.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">WreduceWorker Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Collaboration diagram for WreduceWorker:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/dd3/structWreduceWorker__coll__graph.png" border="0" usemap="#WreduceWorker_coll__map" alt="Collaboration graph"/></div>
<map name="WreduceWorker_coll__map" id="WreduceWorker_coll__map">
<area shape="rect" id="node2" href="../../d9/d74/structModIndex.html" title="ModIndex" alt="" coords="157,293,235,320"/><area shape="rect" id="node3" href="../../d7/d93/structRTLIL_1_1Monitor.html" title="RTLIL::Monitor" alt="" coords="5,203,112,229"/><area shape="rect" id="node4" href="../../d0/dbf/structSigMap.html" title="SigMap" alt="" coords="137,203,204,229"/><area shape="rect" id="node5" href="../../d7/d6c/structRTLIL_1_1Module.html" title="RTLIL::Module" alt="" coords="243,203,349,229"/><area shape="rect" id="node6" href="../../d8/df7/structRTLIL_1_1IdString.html" title="RTLIL::IdString" alt="" coords="143,112,253,139"/><area shape="rect" id="node7" href="../../d0/d81/structRTLIL_1_1IdString_1_1destruct__guard__t.html" title="RTLIL::IdString::destruct\l_guard_t" alt="" coords="117,6,280,47"/><area shape="rect" id="node8" href="../../d1/d01/structRTLIL_1_1Design.html" title="RTLIL::Design" alt="" coords="278,112,383,139"/><area shape="rect" id="node9" href="../../d5/dab/structWreduceConfig.html" title="WreduceConfig" alt="" coords="381,293,491,320"/></map>
<center><span class="legend">[<a target="top" href="../../graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af58f2ce93eadac36ba92b6919c18e62e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0e/structWreduceWorker.html#af58f2ce93eadac36ba92b6919c18e62e">WreduceWorker</a> (<a class="el" href="../../d5/dab/structWreduceConfig.html">WreduceConfig</a> *<a class="el" href="../../df/d0e/structWreduceWorker.html#a6749f979006ce751169cf7ce1992a3f0">config</a>, <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">Module</a> *<a class="el" href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">module</a>)</td></tr>
<tr class="separator:af58f2ce93eadac36ba92b6919c18e62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceb4891ac16107159ac8b2dfb0e99feb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0e/structWreduceWorker.html#aceb4891ac16107159ac8b2dfb0e99feb">run_cell_mux</a> (<a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">Cell</a> *cell)</td></tr>
<tr class="separator:aceb4891ac16107159ac8b2dfb0e99feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22479847d0f75d9fd294202a685316d9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0e/structWreduceWorker.html#a22479847d0f75d9fd294202a685316d9">run_reduce_inport</a> (<a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">Cell</a> *cell, char port, int max_port_size, bool &amp;port_signed, bool &amp;<a class="el" href="../../d5/d72/opt__const_8cc.html#a0d4d1c88a764dbb77fe4a3a8dbc882e3">did_something</a>)</td></tr>
<tr class="separator:a22479847d0f75d9fd294202a685316d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29e390d5d3660e6dc7976f18e0caefd3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0e/structWreduceWorker.html#a29e390d5d3660e6dc7976f18e0caefd3">run_cell</a> (<a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">Cell</a> *cell)</td></tr>
<tr class="separator:a29e390d5d3660e6dc7976f18e0caefd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae39422d483c0e6b57a4c8e39dc87263c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0e/structWreduceWorker.html#ae39422d483c0e6b57a4c8e39dc87263c">run</a> ()</td></tr>
<tr class="separator:ae39422d483c0e6b57a4c8e39dc87263c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a85a11cdd51d44d96ebc211afe6775ab2"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0e/structWreduceWorker.html#a85a11cdd51d44d96ebc211afe6775ab2">count_nontrivial_wire_attrs</a> (<a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *w)</td></tr>
<tr class="separator:a85a11cdd51d44d96ebc211afe6775ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a6749f979006ce751169cf7ce1992a3f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/dab/structWreduceConfig.html">WreduceConfig</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0e/structWreduceWorker.html#a6749f979006ce751169cf7ce1992a3f0">config</a></td></tr>
<tr class="separator:a6749f979006ce751169cf7ce1992a3f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b2b45f716def299ef64c67f96b29ef5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">Module</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">module</a></td></tr>
<tr class="separator:a3b2b45f716def299ef64c67f96b29ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a415c5ce64c58673d4314dd1f0fe3615d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d74/structModIndex.html">ModIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0e/structWreduceWorker.html#a415c5ce64c58673d4314dd1f0fe3615d">mi</a></td></tr>
<tr class="separator:a415c5ce64c58673d4314dd1f0fe3615d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3572d942c64850e379e42751632dfdad"><td class="memItemLeft" align="right" valign="top">std::set&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">Cell</a> <br class="typebreak"/>
*, <a class="el" href="../../d3/d46/structRTLIL_1_1IdString_1_1compare__ptr__by__name.html">IdString::compare_ptr_by_name</a><br class="typebreak"/>
&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">Cell</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0e/structWreduceWorker.html#a3572d942c64850e379e42751632dfdad">work_queue_cells</a></td></tr>
<tr class="separator:a3572d942c64850e379e42751632dfdad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22352c227097c5086bfd7700cdf9f756"><td class="memItemLeft" align="right" valign="top">std::set&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">SigBit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d0e/structWreduceWorker.html#a22352c227097c5086bfd7700cdf9f756">work_queue_bits</a></td></tr>
<tr class="separator:a22352c227097c5086bfd7700cdf9f756"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="../../de/d5a/wreduce_8cc_source.html#l00046">46</a> of file <a class="el" href="../../de/d5a/wreduce_8cc_source.html">wreduce.cc</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="af58f2ce93eadac36ba92b6919c18e62e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">WreduceWorker::WreduceWorker </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/dab/structWreduceConfig.html">WreduceConfig</a> *&#160;</td>
          <td class="paramname"><em>config</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../de/d5a/wreduce_8cc_source.html#l00055">55</a> of file <a class="el" href="../../de/d5a/wreduce_8cc_source.html">wreduce.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                                         :</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;            <a class="code" href="../../df/d0e/structWreduceWorker.html#a6749f979006ce751169cf7ce1992a3f0">config</a>(config), <a class="code" href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">module</a>(module), <a class="code" href="../../df/d0e/structWreduceWorker.html#a415c5ce64c58673d4314dd1f0fe3615d">mi</a>(module) { }</div>
<div class="ttc" id="structWreduceWorker_html_a3b2b45f716def299ef64c67f96b29ef5"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">WreduceWorker::module</a></div><div class="ttdeci">Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00049">wreduce.cc:49</a></div></div>
<div class="ttc" id="structWreduceWorker_html_a415c5ce64c58673d4314dd1f0fe3615d"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#a415c5ce64c58673d4314dd1f0fe3615d">WreduceWorker::mi</a></div><div class="ttdeci">ModIndex mi</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00050">wreduce.cc:50</a></div></div>
<div class="ttc" id="structWreduceWorker_html_a6749f979006ce751169cf7ce1992a3f0"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#a6749f979006ce751169cf7ce1992a3f0">WreduceWorker::config</a></div><div class="ttdeci">WreduceConfig * config</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00048">wreduce.cc:48</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a85a11cdd51d44d96ebc211afe6775ab2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int WreduceWorker::count_nontrivial_wire_attrs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *&#160;</td>
          <td class="paramname"><em>w</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../de/d5a/wreduce_8cc_source.html#l00258">258</a> of file <a class="el" href="../../de/d5a/wreduce_8cc_source.html">wreduce.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    {</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        <span class="keywordtype">int</span> count = w-&gt;attributes.size();</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        count -= w-&gt;attributes.count(<span class="stringliteral">&quot;\\src&quot;</span>);</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        count -= w-&gt;attributes.count(<span class="stringliteral">&quot;\\unused_bits&quot;</span>);</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        <span class="keywordflow">return</span> count;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae39422d483c0e6b57a4c8e39dc87263c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void WreduceWorker::run </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../de/d5a/wreduce_8cc_source.html#l00266">266</a> of file <a class="el" href="../../de/d5a/wreduce_8cc_source.html">wreduce.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    {</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> c : <a class="code" href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a7d20a1ce90d981def4395359a06e420c">selected_cells</a>())</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;            <a class="code" href="../../df/d0e/structWreduceWorker.html#a3572d942c64850e379e42751632dfdad">work_queue_cells</a>.insert(c);</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        <span class="keywordflow">while</span> (!<a class="code" href="../../df/d0e/structWreduceWorker.html#a3572d942c64850e379e42751632dfdad">work_queue_cells</a>.empty())</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        {</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;            <a class="code" href="../../df/d0e/structWreduceWorker.html#a22352c227097c5086bfd7700cdf9f756">work_queue_bits</a>.clear();</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> c : <a class="code" href="../../df/d0e/structWreduceWorker.html#a3572d942c64850e379e42751632dfdad">work_queue_cells</a>)</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                <a class="code" href="../../df/d0e/structWreduceWorker.html#a29e390d5d3660e6dc7976f18e0caefd3">run_cell</a>(c);</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;            work_queue_cells.clear();</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> bit : <a class="code" href="../../df/d0e/structWreduceWorker.html#a22352c227097c5086bfd7700cdf9f756">work_queue_bits</a>)</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> port : <a class="code" href="../../df/d0e/structWreduceWorker.html#a415c5ce64c58673d4314dd1f0fe3615d">mi</a>.<a class="code" href="../../d9/d74/structModIndex.html#a9cf481cd7edf4324f2dc79db8aa83606">query_ports</a>(bit))</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8461fde1c587f512ab06737df38f7cdc">selected</a>(port.cell))</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                    work_queue_cells.insert(port.cell);</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        }</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> w : <a class="code" href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a810971ea2d91e19421112fe121014a8c">selected_wires</a>())</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        {</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;            <span class="keywordtype">int</span> unused_top_bits = 0;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;            <span class="keywordflow">if</span> (w-&gt;port_id &gt; 0 || <a class="code" href="../../df/d0e/structWreduceWorker.html#a85a11cdd51d44d96ebc211afe6775ab2">count_nontrivial_wire_attrs</a>(w) &gt; 0)</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(w)-1; i &gt;= 0; i--) {</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">SigBit</a> bit(w, i);</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                <span class="keyword">auto</span> info = <a class="code" href="../../df/d0e/structWreduceWorker.html#a415c5ce64c58673d4314dd1f0fe3615d">mi</a>.<a class="code" href="../../d9/d74/structModIndex.html#ae6e50de36f5ba9e1109b1a16b19169bc">query</a>(bit);</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                <span class="keywordflow">if</span> (info &amp;&amp; (info-&gt;is_input || info-&gt;is_output || <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(info-&gt;ports) &gt; 0))</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                unused_top_bits++;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;            }</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;            <span class="keywordflow">if</span> (0 &lt; unused_top_bits &amp;&amp; unused_top_bits &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(w)) {</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Removed top %d bits (of %d) from wire %s.%s.\n&quot;</span>, unused_top_bits, <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(w), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(<a class="code" href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">module</a>), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(w));</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">Wire</a> *nw = <a class="code" href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, w);</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                nw-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a> = <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(w) - unused_top_bits;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                <a class="code" href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(nw, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">SigSpec</a>(w).extract(0, <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(nw)));</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                <a class="code" href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a9b7d7367ce2a36a7d96a3b3180282796">swap_names</a>(w, nw);</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;            }</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        }</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    }</div>
<div class="ttc" id="structWreduceWorker_html_a3572d942c64850e379e42751632dfdad"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#a3572d942c64850e379e42751632dfdad">WreduceWorker::work_queue_cells</a></div><div class="ttdeci">std::set&lt; Cell *, IdString::compare_ptr_by_name&lt; Cell &gt; &gt; work_queue_cells</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00052">wreduce.cc:52</a></div></div>
<div class="ttc" id="structWreduceWorker_html_a3b2b45f716def299ef64c67f96b29ef5"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">WreduceWorker::module</a></div><div class="ttdeci">Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00049">wreduce.cc:49</a></div></div>
<div class="ttc" id="structWreduceWorker_html_a415c5ce64c58673d4314dd1f0fe3615d"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#a415c5ce64c58673d4314dd1f0fe3615d">WreduceWorker::mi</a></div><div class="ttdeci">ModIndex mi</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00050">wreduce.cc:50</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigBit_html"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00905">rtlil.h:905</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a233b3d8cca155ae54b6c3cd0ca0fe000"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">RTLIL::Wire::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a9b7d7367ce2a36a7d96a3b3180282796"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a9b7d7367ce2a36a7d96a3b3180282796">RTLIL::Module::swap_names</a></div><div class="ttdeci">void swap_names(RTLIL::Wire *w1, RTLIL::Wire *w2)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01214">rtlil.cc:1214</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ab79bcacb14f3fe41c2350cfa6882956c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">RTLIL::Module::connect</a></div><div class="ttdeci">void connect(const RTLIL::SigSig &amp;conn)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01278">rtlil.cc:1278</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a8461fde1c587f512ab06737df38f7cdc"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a8461fde1c587f512ab06737df38f7cdc">RTLIL::Module::selected</a></div><div class="ttdeci">bool selected(T *member) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00633">rtlil.h:633</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structWreduceWorker_html_a29e390d5d3660e6dc7976f18e0caefd3"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#a29e390d5d3660e6dc7976f18e0caefd3">WreduceWorker::run_cell</a></div><div class="ttdeci">void run_cell(Cell *cell)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00165">wreduce.cc:165</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a810971ea2d91e19421112fe121014a8c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a810971ea2d91e19421112fe121014a8c">RTLIL::Module::selected_wires</a></div><div class="ttdeci">std::vector&lt; RTLIL::Wire * &gt; selected_wires() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01093">rtlil.cc:1093</a></div></div>
<div class="ttc" id="structModIndex_html_ae6e50de36f5ba9e1109b1a16b19169bc"><div class="ttname"><a href="../../d9/d74/structModIndex.html#ae6e50de36f5ba9e1109b1a16b19169bc">ModIndex::query</a></div><div class="ttdeci">SigBitInfo * query(RTLIL::SigBit bit)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d6c/modtools_8h_source.html#l00143">modtools.h:143</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a7d20a1ce90d981def4395359a06e420c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a7d20a1ce90d981def4395359a06e420c">RTLIL::Module::selected_cells</a></div><div class="ttdeci">std::vector&lt; RTLIL::Cell * &gt; selected_cells() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01103">rtlil.cc:1103</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structWreduceWorker_html_a85a11cdd51d44d96ebc211afe6775ab2"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#a85a11cdd51d44d96ebc211afe6775ab2">WreduceWorker::count_nontrivial_wire_attrs</a></div><div class="ttdeci">static int count_nontrivial_wire_attrs(RTLIL::Wire *w)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00258">wreduce.cc:258</a></div></div>
<div class="ttc" id="structWreduceWorker_html_a22352c227097c5086bfd7700cdf9f756"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#a22352c227097c5086bfd7700cdf9f756">WreduceWorker::work_queue_bits</a></div><div class="ttdeci">std::set&lt; SigBit &gt; work_queue_bits</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00053">wreduce.cc:53</a></div></div>
<div class="ttc" id="log_8cc_html_ae3fbeca33c15c48f406bbd5680014c68"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a></div><div class="ttdeci">const char * log_id(RTLIL::IdString str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00283">log.cc:283</a></div></div>
<div class="ttc" id="structModIndex_html_a9cf481cd7edf4324f2dc79db8aa83606"><div class="ttname"><a href="../../d9/d74/structModIndex.html#a9cf481cd7edf4324f2dc79db8aa83606">ModIndex::query_ports</a></div><div class="ttdeci">std::set&lt; PortInfo &gt; &amp; query_ports(RTLIL::SigBit bit)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d6c/modtools_8h_source.html#l00171">modtools.h:171</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../df/d0e/structWreduceWorker_ae39422d483c0e6b57a4c8e39dc87263c_cgraph.png" border="0" usemap="#df/d0e/structWreduceWorker_ae39422d483c0e6b57a4c8e39dc87263c_cgraph" alt=""/></div>
<map name="df/d0e/structWreduceWorker_ae39422d483c0e6b57a4c8e39dc87263c_cgraph" id="df/d0e/structWreduceWorker_ae39422d483c0e6b57a4c8e39dc87263c_cgraph">
<area shape="rect" id="node2" href="../../d7/d6c/structRTLIL_1_1Module.html#a7d20a1ce90d981def4395359a06e420c" title="RTLIL::Module::selected\l_cells" alt="" coords="192,5,355,46"/><area shape="rect" id="node3" href="../../d7/d6c/structRTLIL_1_1Module.html#a8461fde1c587f512ab06737df38f7cdc" title="RTLIL::Module::selected" alt="" coords="192,71,355,97"/><area shape="rect" id="node5" href="../../d7/d6c/structRTLIL_1_1Module.html#a810971ea2d91e19421112fe121014a8c" title="RTLIL::Module::selected\l_wires" alt="" coords="192,122,355,163"/><area shape="rect" id="node6" href="../../d3/da8/opt__clean_8cc.html#a9e6f0b1d1f51737ab3b28659adc482f7" title="count_nontrivial_wire\l_attrs" alt="" coords="201,187,345,229"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="629,253,697,280"/><area shape="rect" id="node8" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="254,304,293,331"/><area shape="rect" id="node14" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68" title="log_id" alt="" coords="245,355,301,381"/><area shape="rect" id="node16" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="193,405,353,432"/><area shape="rect" id="node17" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c" title="RTLIL::Module::connect" alt="" coords="194,456,353,483"/><area shape="rect" id="node18" href="../../d7/d6c/structRTLIL_1_1Module.html#a9b7d7367ce2a36a7d96a3b3180282796" title="RTLIL::Module::swap\l_names" alt="" coords="201,507,345,549"/><area shape="rect" id="node4" href="../../d1/d01/structRTLIL_1_1Design.html#ac050fb831e3b9cdce879149994241831" title="RTLIL::Design::selected\l_member" alt="" coords="403,63,563,105"/><area shape="rect" id="node9" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="459,304,506,331"/><area shape="rect" id="node10" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="763,355,829,381"/><area shape="rect" id="node12" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="611,355,714,381"/><area shape="rect" id="node13" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="633,405,692,432"/><area shape="rect" id="node11" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="878,355,922,381"/><area shape="rect" id="node15" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="410,355,555,381"/></map>
</div>
</p>

<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../df/d0e/structWreduceWorker_ae39422d483c0e6b57a4c8e39dc87263c_icgraph.png" border="0" usemap="#df/d0e/structWreduceWorker_ae39422d483c0e6b57a4c8e39dc87263c_icgraph" alt=""/></div>
<map name="df/d0e/structWreduceWorker_ae39422d483c0e6b57a4c8e39dc87263c_icgraph" id="df/d0e/structWreduceWorker_ae39422d483c0e6b57a4c8e39dc87263c_icgraph">
<area shape="rect" id="node2" href="../../d7/d09/structWreducePass.html#a7bf0b412c44a14aa7fb6b21c4c376545" title="WreducePass::execute" alt="" coords="192,5,347,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a29e390d5d3660e6dc7976f18e0caefd3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void WreduceWorker::run_cell </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">Cell</a> *&#160;</td>
          <td class="paramname"><em>cell</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../de/d5a/wreduce_8cc_source.html#l00165">165</a> of file <a class="el" href="../../de/d5a/wreduce_8cc_source.html">wreduce.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    {</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="../../d5/d72/opt__const_8cc.html#a0d4d1c88a764dbb77fe4a3a8dbc882e3">did_something</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        <span class="keywordflow">if</span> (!cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e">in</a>(<a class="code" href="../../df/d0e/structWreduceWorker.html#a6749f979006ce751169cf7ce1992a3f0">config</a>-&gt;<a class="code" href="../../d5/dab/structWreduceConfig.html#a7ce9bc7e0394b6f320edffe51b5423be">supported_cell_types</a>))</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e">in</a>(<span class="stringliteral">&quot;$mux&quot;</span>, <span class="stringliteral">&quot;$pmux&quot;</span>))</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="../../df/d0e/structWreduceWorker.html#aceb4891ac16107159ac8b2dfb0e99feb">run_cell_mux</a>(cell);</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        <span class="comment">// Reduce size of ports A and B based on constant input bits and size of output port</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        <span class="keywordtype">int</span> max_port_a_size = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a8299134eefc9061770be24c29f3c7af0">hasPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>) ? <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>)) : -1;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="keywordtype">int</span> max_port_b_size = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a8299134eefc9061770be24c29f3c7af0">hasPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>) ? <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>)) : -1;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e">in</a>(<span class="stringliteral">&quot;$not&quot;</span>, <span class="stringliteral">&quot;$pos&quot;</span>, <span class="stringliteral">&quot;$neg&quot;</span>, <span class="stringliteral">&quot;$and&quot;</span>, <span class="stringliteral">&quot;$or&quot;</span>, <span class="stringliteral">&quot;$xor&quot;</span>, <span class="stringliteral">&quot;$add&quot;</span>, <span class="stringliteral">&quot;$sub&quot;</span>)) {</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;            max_port_a_size = std::min(max_port_a_size, <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>)));</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;            max_port_b_size = std::min(max_port_b_size, <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>)));</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        }</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        <span class="keywordtype">bool</span> port_a_signed = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        <span class="keywordtype">bool</span> port_b_signed = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <span class="keywordflow">if</span> (max_port_a_size &gt;= 0 &amp;&amp; cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> != <span class="stringliteral">&quot;$shiftx&quot;</span>)</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;            <a class="code" href="../../df/d0e/structWreduceWorker.html#a22479847d0f75d9fd294202a685316d9">run_reduce_inport</a>(cell, <span class="charliteral">&#39;A&#39;</span>, max_port_a_size, port_a_signed, did_something);</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <span class="keywordflow">if</span> (max_port_b_size &gt;= 0)</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;            <a class="code" href="../../df/d0e/structWreduceWorker.html#a22479847d0f75d9fd294202a685316d9">run_reduce_inport</a>(cell, <span class="charliteral">&#39;B&#39;</span>, max_port_b_size, port_b_signed, did_something);</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <span class="comment">// Reduce size of port Y based on sizes for A and B and unused bits in Y</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">SigSpec</a> sig = <a class="code" href="../../df/d0e/structWreduceWorker.html#a415c5ce64c58673d4314dd1f0fe3615d">mi</a>.<a class="code" href="../../d9/d74/structModIndex.html#ac5f45e4f6cacfd086bf978a9c61e65bb">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        <span class="keywordtype">int</span> bits_removed = 0;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        <span class="keywordflow">if</span> (port_a_signed &amp;&amp; cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$shr&quot;</span>) {</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;            <span class="comment">// do not reduce size of output on $shr cells with signed A inputs</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;            <span class="keywordflow">while</span> (<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig) &gt; 0)</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;            {</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                <span class="keyword">auto</span> info = <a class="code" href="../../df/d0e/structWreduceWorker.html#a415c5ce64c58673d4314dd1f0fe3615d">mi</a>.<a class="code" href="../../d9/d74/structModIndex.html#ae6e50de36f5ba9e1109b1a16b19169bc">query</a>(sig[<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig)-1]);</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                <span class="keywordflow">if</span> (info-&gt;is_output || <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(info-&gt;ports) &gt; 1)</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d">remove</a>(<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig)-1);</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                bits_removed++;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;            }</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        }</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e">in</a>(<span class="stringliteral">&quot;$pos&quot;</span>, <span class="stringliteral">&quot;$add&quot;</span>, <span class="stringliteral">&quot;$mul&quot;</span>, <span class="stringliteral">&quot;$and&quot;</span>, <span class="stringliteral">&quot;$or&quot;</span>, <span class="stringliteral">&quot;$xor&quot;</span>))</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        {</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;            <span class="keywordtype">bool</span> is_signed = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ad4d3fb560757799b81db0180dc05c471">getParam</a>(<span class="stringliteral">&quot;\\A_SIGNED&quot;</span>).<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#a7c3712049c1089520623cc77242b0dfa">as_bool</a>();</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;            <span class="keywordtype">int</span> a_size = 0, b_size = 0;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a8299134eefc9061770be24c29f3c7af0">hasPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>)) a_size = <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>));</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a8299134eefc9061770be24c29f3c7af0">hasPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>)) b_size = <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>));</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;            <span class="keywordtype">int</span> max_y_size = std::max(a_size, b_size);</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$add&quot;</span>)</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                max_y_size++;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;            <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$mul&quot;</span>)</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                max_y_size = a_size + b_size;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;            <span class="keywordflow">while</span> (<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig) &gt; 1 &amp;&amp; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig) &gt; max_y_size) {</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                <a class="code" href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(sig[<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig)-1], is_signed ? sig[<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig)-2] : <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">S0</a>);</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d">remove</a>(<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig)-1);</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                bits_removed++;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;            }</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        }</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig) == 0) {</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Removed cell %s.%s (%s).\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(<a class="code" href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">module</a>), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>));</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;            <a class="code" href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">remove</a>(cell);</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        }</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        <span class="keywordflow">if</span> (bits_removed) {</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Removed top %d bits (of %d) from port Y of cell %s.%s (%s).\n&quot;</span>,</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                    bits_removed, <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig) + bits_removed, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(<a class="code" href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">module</a>), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>));</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, sig);</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;            did_something = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        }</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <span class="keywordflow">if</span> (did_something) {</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6d1ff17ed0b92b8f39cd76a828e3beb1">fixup_parameters</a>();</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;            <a class="code" href="../../df/d0e/structWreduceWorker.html#a29e390d5d3660e6dc7976f18e0caefd3">run_cell</a>(cell);</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        }</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a6d1ff17ed0b92b8f39cd76a828e3beb1"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a6d1ff17ed0b92b8f39cd76a828e3beb1">RTLIL::Cell::fixup_parameters</a></div><div class="ttdeci">void fixup_parameters(bool set_a_signed=false, bool set_b_signed=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01847">rtlil.cc:1847</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html_a7c3712049c1089520623cc77242b0dfa"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html#a7c3712049c1089520623cc77242b0dfa">RTLIL::Const::as_bool</a></div><div class="ttdeci">bool as_bool() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00096">rtlil.cc:96</a></div></div>
<div class="ttc" id="structWreduceWorker_html_a3b2b45f716def299ef64c67f96b29ef5"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">WreduceWorker::module</a></div><div class="ttdeci">Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00049">wreduce.cc:49</a></div></div>
<div class="ttc" id="structWreduceWorker_html_a415c5ce64c58673d4314dd1f0fe3615d"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#a415c5ce64c58673d4314dd1f0fe3615d">WreduceWorker::mi</a></div><div class="ttdeci">ModIndex mi</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00050">wreduce.cc:50</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00030">rtlil.h:30</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7197cc36be68abb4c3491bebde97290d"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d">RTLIL::SigSpec::remove</a></div><div class="ttdeci">void remove(const RTLIL::SigSpec &amp;pattern)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02342">rtlil.cc:2342</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a414596a8e4b5072e15bc41667f63ad1e"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e">RTLIL::IdString::in</a></div><div class="ttdeci">bool in(T first, Args...rest)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00241">rtlil.h:241</a></div></div>
<div class="ttc" id="opt__const_8cc_html_a0d4d1c88a764dbb77fe4a3a8dbc882e3"><div class="ttname"><a href="../../d5/d72/opt__const_8cc.html#a0d4d1c88a764dbb77fe4a3a8dbc882e3">did_something</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN bool did_something</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d72/opt__const_8cc_source.html#l00032">opt_const.cc:32</a></div></div>
<div class="ttc" id="structModIndex_html_ac5f45e4f6cacfd086bf978a9c61e65bb"><div class="ttname"><a href="../../d9/d74/structModIndex.html#ac5f45e4f6cacfd086bf978a9c61e65bb">ModIndex::sigmap</a></div><div class="ttdeci">SigMap sigmap</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d6c/modtools_8h_source.html#l00055">modtools.h:55</a></div></div>
<div class="ttc" id="structWreduceConfig_html_a7ce9bc7e0394b6f320edffe51b5423be"><div class="ttname"><a href="../../d5/dab/structWreduceConfig.html#a7ce9bc7e0394b6f320edffe51b5423be">WreduceConfig::supported_cell_types</a></div><div class="ttdeci">std::set&lt; IdString &gt; supported_cell_types</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00031">wreduce.cc:31</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ab79bcacb14f3fe41c2350cfa6882956c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">RTLIL::Module::connect</a></div><div class="ttdeci">void connect(const RTLIL::SigSig &amp;conn)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01278">rtlil.cc:1278</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a8299134eefc9061770be24c29f3c7af0"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a8299134eefc9061770be24c29f3c7af0">RTLIL::Cell::hasPort</a></div><div class="ttdeci">RTLIL_ATTRIBUTE_MEMBERS bool hasPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01766">rtlil.cc:1766</a></div></div>
<div class="ttc" id="structWreduceWorker_html_a29e390d5d3660e6dc7976f18e0caefd3"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#a29e390d5d3660e6dc7976f18e0caefd3">WreduceWorker::run_cell</a></div><div class="ttdeci">void run_cell(Cell *cell)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00165">wreduce.cc:165</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="structModIndex_html_ae6e50de36f5ba9e1109b1a16b19169bc"><div class="ttname"><a href="../../d9/d74/structModIndex.html#ae6e50de36f5ba9e1109b1a16b19169bc">ModIndex::query</a></div><div class="ttdeci">SigBitInfo * query(RTLIL::SigBit bit)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d6c/modtools_8h_source.html#l00143">modtools.h:143</a></div></div>
<div class="ttc" id="structWreduceWorker_html_aceb4891ac16107159ac8b2dfb0e99feb"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#aceb4891ac16107159ac8b2dfb0e99feb">WreduceWorker::run_cell_mux</a></div><div class="ttdeci">void run_cell_mux(Cell *cell)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00058">wreduce.cc:58</a></div></div>
<div class="ttc" id="structWreduceWorker_html_a22479847d0f75d9fd294202a685316d9"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#a22479847d0f75d9fd294202a685316d9">WreduceWorker::run_reduce_inport</a></div><div class="ttdeci">void run_reduce_inport(Cell *cell, char port, int max_port_size, bool &amp;port_signed, bool &amp;did_something)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00133">wreduce.cc:133</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6aa6e393124a0d917c4f1d1a432e4438"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">RTLIL::Module::remove</a></div><div class="ttdeci">void remove(const std::set&lt; RTLIL::Wire * &gt; &amp;wires)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01158">rtlil.cc:1158</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ad4d3fb560757799b81db0180dc05c471"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ad4d3fb560757799b81db0180dc05c471">RTLIL::Cell::getParam</a></div><div class="ttdeci">const RTLIL::Const &amp; getParam(RTLIL::IdString paramname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01834">rtlil.cc:1834</a></div></div>
<div class="ttc" id="log_8cc_html_ae3fbeca33c15c48f406bbd5680014c68"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a></div><div class="ttdeci">const char * log_id(RTLIL::IdString str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00283">log.cc:283</a></div></div>
<div class="ttc" id="structWreduceWorker_html_a6749f979006ce751169cf7ce1992a3f0"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#a6749f979006ce751169cf7ce1992a3f0">WreduceWorker::config</a></div><div class="ttdeci">WreduceConfig * config</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00048">wreduce.cc:48</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../df/d0e/structWreduceWorker_a29e390d5d3660e6dc7976f18e0caefd3_cgraph.png" border="0" usemap="#df/d0e/structWreduceWorker_a29e390d5d3660e6dc7976f18e0caefd3_cgraph" alt=""/></div>
<map name="df/d0e/structWreduceWorker_a29e390d5d3660e6dc7976f18e0caefd3_cgraph" id="df/d0e/structWreduceWorker_a29e390d5d3660e6dc7976f18e0caefd3_cgraph">
<area shape="rect" id="node2" href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e" title="RTLIL::IdString::in" alt="" coords="237,5,363,32"/><area shape="rect" id="node3" href="../../d6/db5/structRTLIL_1_1Cell.html#a8299134eefc9061770be24c29f3c7af0" title="RTLIL::Cell::hasPort" alt="" coords="231,56,369,83"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="686,157,754,184"/><area shape="rect" id="node5" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="233,275,367,301"/><area shape="rect" id="node6" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d" title="RTLIL::SigSpec::remove" alt="" coords="219,325,381,352"/><area shape="rect" id="node7" href="../../d6/db5/structRTLIL_1_1Cell.html#ad4d3fb560757799b81db0180dc05c471" title="RTLIL::Cell::getParam" alt="" coords="225,376,375,403"/><area shape="rect" id="node8" href="../../d8/db7/structRTLIL_1_1Const.html#a7c3712049c1089520623cc77242b0dfa" title="RTLIL::Const::as_bool" alt="" coords="225,427,375,453"/><area shape="rect" id="node9" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c" title="RTLIL::Module::connect" alt="" coords="221,477,379,504"/><area shape="rect" id="node10" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="281,107,319,133"/><area shape="rect" id="node16" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68" title="log_id" alt="" coords="272,528,328,555"/><area shape="rect" id="node18" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="222,579,378,605"/><area shape="rect" id="node19" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="233,629,367,656"/><area shape="rect" id="node20" href="../../d6/db5/structRTLIL_1_1Cell.html#a6d1ff17ed0b92b8f39cd76a828e3beb1" title="RTLIL::Cell::fixup\l_parameters" alt="" coords="241,209,359,250"/><area shape="rect" id="node11" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="479,107,526,133"/><area shape="rect" id="node12" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="865,31,930,57"/><area shape="rect" id="node14" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="669,107,771,133"/><area shape="rect" id="node15" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="691,56,749,83"/><area shape="rect" id="node13" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="979,31,1023,57"/><area shape="rect" id="node17" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="430,528,575,555"/><area shape="rect" id="node21" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="474,259,531,285"/><area shape="rect" id="node22" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="629,259,811,285"/><area shape="rect" id="node23" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="643,309,797,336"/><area shape="rect" id="node24" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="624,208,816,235"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aceb4891ac16107159ac8b2dfb0e99feb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void WreduceWorker::run_cell_mux </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">Cell</a> *&#160;</td>
          <td class="paramname"><em>cell</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../de/d5a/wreduce_8cc_source.html#l00058">58</a> of file <a class="el" href="../../de/d5a/wreduce_8cc_source.html">wreduce.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    {</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <span class="comment">// Reduce size of MUX if inputs agree on a value for a bit or a output bit is unused</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">SigSpec</a> sig_a = <a class="code" href="../../df/d0e/structWreduceWorker.html#a415c5ce64c58673d4314dd1f0fe3615d">mi</a>.<a class="code" href="../../d9/d74/structModIndex.html#ac5f45e4f6cacfd086bf978a9c61e65bb">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>));</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">SigSpec</a> sig_b = <a class="code" href="../../df/d0e/structWreduceWorker.html#a415c5ce64c58673d4314dd1f0fe3615d">mi</a>.<a class="code" href="../../d9/d74/structModIndex.html#ac5f45e4f6cacfd086bf978a9c61e65bb">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>));</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">SigSpec</a> sig_s = <a class="code" href="../../df/d0e/structWreduceWorker.html#a415c5ce64c58673d4314dd1f0fe3615d">mi</a>.<a class="code" href="../../d9/d74/structModIndex.html#ac5f45e4f6cacfd086bf978a9c61e65bb">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>));</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">SigSpec</a> sig_y = <a class="code" href="../../df/d0e/structWreduceWorker.html#a415c5ce64c58673d4314dd1f0fe3615d">mi</a>.<a class="code" href="../../d9/d74/structModIndex.html#ac5f45e4f6cacfd086bf978a9c61e65bb">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        std::vector&lt;SigBit&gt; bits_removed;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_y)-1; i &gt;= 0; i--)</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        {</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;            <span class="keyword">auto</span> info = <a class="code" href="../../df/d0e/structWreduceWorker.html#a415c5ce64c58673d4314dd1f0fe3615d">mi</a>.<a class="code" href="../../d9/d74/structModIndex.html#ae6e50de36f5ba9e1109b1a16b19169bc">query</a>(sig_y[i]);</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;            <span class="keywordflow">if</span> (!info-&gt;is_output &amp;&amp; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(info-&gt;ports) &lt;= 1) {</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                bits_removed.push_back(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">Sx</a>);</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;            }</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;            <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">SigBit</a> ref = sig_a[i];</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> k = 0; k &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_s); k++) {</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                <span class="keywordflow">if</span> (ref != <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">Sx</a> &amp;&amp; sig_b[k*<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_a) + i] != <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">Sx</a> &amp;&amp; ref != sig_b[k*<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_a) + i])</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                    <span class="keywordflow">goto</span> no_match_ab;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                <span class="keywordflow">if</span> (sig_b[k*<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_a) + i] != <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">Sx</a>)</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                    ref = sig_b[k*<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_a) + i];</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;            }</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            <span class="keywordflow">if</span> (0)</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        no_match_ab:</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;            bits_removed.push_back(ref);</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        }</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <span class="keywordflow">if</span> (bits_removed.empty())</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">SigSpec</a> sig_removed;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(bits_removed)-1; i &gt;= 0; i--)</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;            sig_removed.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">append_bit</a>(bits_removed[i]);</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(bits_removed) == <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_y)) {</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Removed cell %s.%s (%s).\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(<a class="code" href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">module</a>), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>));</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;            <a class="code" href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(sig_y, sig_removed);</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;            <a class="code" href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">remove</a>(cell);</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        }</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Removed top %d bits (of %d) from mux cell %s.%s (%s).\n&quot;</span>,</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_removed), <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_y), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(<a class="code" href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">module</a>), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>));</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <span class="keywordtype">int</span> n_removed = <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_removed);</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        <span class="keywordtype">int</span> n_kept = <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_y) - <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_removed);</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">SigSpec</a> new_work_queue_bits;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        new_work_queue_bits.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(sig_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(n_kept, n_removed));</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        new_work_queue_bits.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(sig_y.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(n_kept, n_removed));</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">SigSpec</a> new_sig_a = sig_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(0, n_kept);</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">SigSpec</a> new_sig_y = sig_y.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(0, n_kept);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">SigSpec</a> new_sig_b;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> k = 0; k &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_s); k++) {</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;            new_sig_b.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(sig_b.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(k*<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_a), n_kept));</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;            new_work_queue_bits.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(sig_b.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(k*<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_a) + n_kept, n_removed));</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        }</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> bit : new_work_queue_bits)</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;            <a class="code" href="../../df/d0e/structWreduceWorker.html#a22352c227097c5086bfd7700cdf9f756">work_queue_bits</a>.insert(bit);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, new_sig_a);</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>, new_sig_b);</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, new_sig_y);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6d1ff17ed0b92b8f39cd76a828e3beb1">fixup_parameters</a>();</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <a class="code" href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(sig_y.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(n_kept, n_removed), sig_removed);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a6d1ff17ed0b92b8f39cd76a828e3beb1"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a6d1ff17ed0b92b8f39cd76a828e3beb1">RTLIL::Cell::fixup_parameters</a></div><div class="ttdeci">void fixup_parameters(bool set_a_signed=false, bool set_b_signed=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01847">rtlil.cc:1847</a></div></div>
<div class="ttc" id="structWreduceWorker_html_a3b2b45f716def299ef64c67f96b29ef5"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">WreduceWorker::module</a></div><div class="ttdeci">Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00049">wreduce.cc:49</a></div></div>
<div class="ttc" id="structWreduceWorker_html_a415c5ce64c58673d4314dd1f0fe3615d"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#a415c5ce64c58673d4314dd1f0fe3615d">WreduceWorker::mi</a></div><div class="ttdeci">ModIndex mi</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00050">wreduce.cc:50</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigBit_html"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00905">rtlil.h:905</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00032">rtlil.h:32</a></div></div>
<div class="ttc" id="structModIndex_html_ac5f45e4f6cacfd086bf978a9c61e65bb"><div class="ttname"><a href="../../d9/d74/structModIndex.html#ac5f45e4f6cacfd086bf978a9c61e65bb">ModIndex::sigmap</a></div><div class="ttdeci">SigMap sigmap</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d6c/modtools_8h_source.html#l00055">modtools.h:55</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ab79bcacb14f3fe41c2350cfa6882956c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">RTLIL::Module::connect</a></div><div class="ttdeci">void connect(const RTLIL::SigSig &amp;conn)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01278">rtlil.cc:1278</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a70903ea1ee19c3f59a26497c106e8ec6"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6">RTLIL::SigSpec::append_bit</a></div><div class="ttdeci">void append_bit(const RTLIL::SigBit &amp;bit)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02562">rtlil.cc:2562</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="structModIndex_html_ae6e50de36f5ba9e1109b1a16b19169bc"><div class="ttname"><a href="../../d9/d74/structModIndex.html#ae6e50de36f5ba9e1109b1a16b19169bc">ModIndex::query</a></div><div class="ttdeci">SigBitInfo * query(RTLIL::SigBit bit)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d6c/modtools_8h_source.html#l00143">modtools.h:143</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6aa6e393124a0d917c4f1d1a432e4438"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">RTLIL::Module::remove</a></div><div class="ttdeci">void remove(const std::set&lt; RTLIL::Wire * &gt; &amp;wires)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01158">rtlil.cc:1158</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aab47d4484bbd3b94c31f38e38ddec91a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">RTLIL::SigSpec::extract</a></div><div class="ttdeci">RTLIL::SigSpec extract(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec *other=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02414">rtlil.cc:2414</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="structWreduceWorker_html_a22352c227097c5086bfd7700cdf9f756"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#a22352c227097c5086bfd7700cdf9f756">WreduceWorker::work_queue_bits</a></div><div class="ttdeci">std::set&lt; SigBit &gt; work_queue_bits</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00053">wreduce.cc:53</a></div></div>
<div class="ttc" id="log_8cc_html_ae3fbeca33c15c48f406bbd5680014c68"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a></div><div class="ttdeci">const char * log_id(RTLIL::IdString str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00283">log.cc:283</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../df/d0e/structWreduceWorker_aceb4891ac16107159ac8b2dfb0e99feb_cgraph.png" border="0" usemap="#df/d0e/structWreduceWorker_aceb4891ac16107159ac8b2dfb0e99feb_cgraph" alt=""/></div>
<map name="df/d0e/structWreduceWorker_aceb4891ac16107159ac8b2dfb0e99feb_cgraph" id="df/d0e/structWreduceWorker_aceb4891ac16107159ac8b2dfb0e99feb_cgraph">
<area shape="rect" id="node2" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="206,5,341,32"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="653,132,721,159"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a70903ea1ee19c3f59a26497c106e8ec6" title="RTLIL::SigSpec::append_bit" alt="" coords="403,508,586,535"/><area shape="rect" id="node9" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="254,56,293,83"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68" title="log_id" alt="" coords="245,208,301,235"/><area shape="rect" id="node17" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c" title="RTLIL::Module::connect" alt="" coords="194,259,353,285"/><area shape="rect" id="node18" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="195,309,351,336"/><area shape="rect" id="node19" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="192,360,355,387"/><area shape="rect" id="node22" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="194,411,353,437"/><area shape="rect" id="node24" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="206,461,341,488"/><area shape="rect" id="node25" href="../../d6/db5/structRTLIL_1_1Cell.html#a6d1ff17ed0b92b8f39cd76a828e3beb1" title="RTLIL::Cell::fixup\l_parameters" alt="" coords="435,158,554,199"/><area shape="rect" id="node5" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="658,335,715,361"/><area shape="rect" id="node6" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="791,284,974,311"/><area shape="rect" id="node7" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="806,335,959,361"/><area shape="rect" id="node8" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="787,385,979,412"/><area shape="rect" id="node10" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="471,56,518,83"/><area shape="rect" id="node11" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="850,5,915,32"/><area shape="rect" id="node13" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="635,81,738,108"/><area shape="rect" id="node14" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="657,31,716,57"/><area shape="rect" id="node12" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1027,5,1071,32"/><area shape="rect" id="node16" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="422,224,567,251"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="413,335,576,361"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="421,385,569,412"/><area shape="rect" id="node23" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="429,437,560,478"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a22479847d0f75d9fd294202a685316d9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void WreduceWorker::run_reduce_inport </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">Cell</a> *&#160;</td>
          <td class="paramname"><em>cell</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">char&#160;</td>
          <td class="paramname"><em>port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>max_port_size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>port_signed</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>did_something</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../de/d5a/wreduce_8cc_source.html#l00133">133</a> of file <a class="el" href="../../de/d5a/wreduce_8cc_source.html">wreduce.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    {</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        port_signed = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ad4d3fb560757799b81db0180dc05c471">getParam</a>(<a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\%c_SIGNED&quot;</span>, port)).<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#a7c3712049c1089520623cc77242b0dfa">as_bool</a>();</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">SigSpec</a> sig = <a class="code" href="../../df/d0e/structWreduceWorker.html#a415c5ce64c58673d4314dd1f0fe3615d">mi</a>.<a class="code" href="../../d9/d74/structModIndex.html#ac5f45e4f6cacfd086bf978a9c61e65bb">sigmap</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\%c&quot;</span>, port)));</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <span class="keywordflow">if</span> (port == <span class="charliteral">&#39;B&#39;</span> &amp;&amp; cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e">in</a>(<span class="stringliteral">&quot;$shl&quot;</span>, <span class="stringliteral">&quot;$shr&quot;</span>, <span class="stringliteral">&quot;$sshl&quot;</span>, <span class="stringliteral">&quot;$sshr&quot;</span>))</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;            port_signed = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        <span class="keywordtype">int</span> bits_removed = 0;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig) &gt; max_port_size) {</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;            bits_removed = <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig) - max_port_size;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> bit : sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(max_port_size, bits_removed))</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                <a class="code" href="../../df/d0e/structWreduceWorker.html#a22352c227097c5086bfd7700cdf9f756">work_queue_bits</a>.insert(bit);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;            sig = sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(0, max_port_size);</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        }</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        <span class="keywordflow">if</span> (port_signed) {</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;            <span class="keywordflow">while</span> (<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig) &gt; 1 &amp;&amp; sig[<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig)-1] == sig[<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig)-2])</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                <a class="code" href="../../df/d0e/structWreduceWorker.html#a22352c227097c5086bfd7700cdf9f756">work_queue_bits</a>.insert(sig[<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig)-1]), sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d">remove</a>(<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig)-1), bits_removed++;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            <span class="keywordflow">while</span> (<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig) &gt; 1 &amp;&amp; sig[<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig)-1] == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">S0</a>)</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                <a class="code" href="../../df/d0e/structWreduceWorker.html#a22352c227097c5086bfd7700cdf9f756">work_queue_bits</a>.insert(sig[<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig)-1]), sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d">remove</a>(<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig)-1), bits_removed++;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        }</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="keywordflow">if</span> (bits_removed) {</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Removed top %d bits (of %d) from port %c of cell %s.%s (%s).\n&quot;</span>,</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                    bits_removed, <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig) + bits_removed, port, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(<a class="code" href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">module</a>), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>));</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;            cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\%c&quot;</span>, port), sig);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;            <a class="code" href="../../d5/d72/opt__const_8cc.html#a0d4d1c88a764dbb77fe4a3a8dbc882e3">did_something</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        }</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1Const_html_a7c3712049c1089520623cc77242b0dfa"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html#a7c3712049c1089520623cc77242b0dfa">RTLIL::Const::as_bool</a></div><div class="ttdeci">bool as_bool() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00096">rtlil.cc:96</a></div></div>
<div class="ttc" id="structWreduceWorker_html_a3b2b45f716def299ef64c67f96b29ef5"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#a3b2b45f716def299ef64c67f96b29ef5">WreduceWorker::module</a></div><div class="ttdeci">Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00049">wreduce.cc:49</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structWreduceWorker_html_a415c5ce64c58673d4314dd1f0fe3615d"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#a415c5ce64c58673d4314dd1f0fe3615d">WreduceWorker::mi</a></div><div class="ttdeci">ModIndex mi</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00050">wreduce.cc:50</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00030">rtlil.h:30</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7197cc36be68abb4c3491bebde97290d"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d">RTLIL::SigSpec::remove</a></div><div class="ttdeci">void remove(const RTLIL::SigSpec &amp;pattern)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02342">rtlil.cc:2342</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a414596a8e4b5072e15bc41667f63ad1e"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e">RTLIL::IdString::in</a></div><div class="ttdeci">bool in(T first, Args...rest)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00241">rtlil.h:241</a></div></div>
<div class="ttc" id="opt__const_8cc_html_a0d4d1c88a764dbb77fe4a3a8dbc882e3"><div class="ttname"><a href="../../d5/d72/opt__const_8cc.html#a0d4d1c88a764dbb77fe4a3a8dbc882e3">did_something</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN bool did_something</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d72/opt__const_8cc_source.html#l00032">opt_const.cc:32</a></div></div>
<div class="ttc" id="structModIndex_html_ac5f45e4f6cacfd086bf978a9c61e65bb"><div class="ttname"><a href="../../d9/d74/structModIndex.html#ac5f45e4f6cacfd086bf978a9c61e65bb">ModIndex::sigmap</a></div><div class="ttdeci">SigMap sigmap</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d6c/modtools_8h_source.html#l00055">modtools.h:55</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ad4d3fb560757799b81db0180dc05c471"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ad4d3fb560757799b81db0180dc05c471">RTLIL::Cell::getParam</a></div><div class="ttdeci">const RTLIL::Const &amp; getParam(RTLIL::IdString paramname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01834">rtlil.cc:1834</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aab47d4484bbd3b94c31f38e38ddec91a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">RTLIL::SigSpec::extract</a></div><div class="ttdeci">RTLIL::SigSpec extract(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec *other=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02414">rtlil.cc:2414</a></div></div>
<div class="ttc" id="structWreduceWorker_html_a22352c227097c5086bfd7700cdf9f756"><div class="ttname"><a href="../../df/d0e/structWreduceWorker.html#a22352c227097c5086bfd7700cdf9f756">WreduceWorker::work_queue_bits</a></div><div class="ttdeci">std::set&lt; SigBit &gt; work_queue_bits</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d5a/wreduce_8cc_source.html#l00053">wreduce.cc:53</a></div></div>
<div class="ttc" id="log_8cc_html_ae3fbeca33c15c48f406bbd5680014c68"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a></div><div class="ttdeci">const char * log_id(RTLIL::IdString str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00283">log.cc:283</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../df/d0e/structWreduceWorker_a22479847d0f75d9fd294202a685316d9_cgraph.png" border="0" usemap="#df/d0e/structWreduceWorker_a22479847d0f75d9fd294202a685316d9_cgraph" alt=""/></div>
<map name="df/d0e/structWreduceWorker_a22479847d0f75d9fd294202a685316d9_cgraph" id="df/d0e/structWreduceWorker_a22479847d0f75d9fd294202a685316d9_cgraph">
<area shape="rect" id="node2" href="../../d6/db5/structRTLIL_1_1Cell.html#ad4d3fb560757799b81db0180dc05c471" title="RTLIL::Cell::getParam" alt="" coords="199,5,348,32"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="620,31,679,57"/><area shape="rect" id="node6" href="../../d8/db7/structRTLIL_1_1Const.html#a7c3712049c1089520623cc77242b0dfa" title="RTLIL::Const::as_bool" alt="" coords="198,208,349,235"/><area shape="rect" id="node7" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="206,259,341,285"/><area shape="rect" id="node8" href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e" title="RTLIL::IdString::in" alt="" coords="210,309,337,336"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="615,183,683,209"/><area shape="rect" id="node10" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="194,360,353,387"/><area shape="rect" id="node12" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d" title="RTLIL::SigSpec::remove" alt="" coords="192,411,355,437"/><area shape="rect" id="node13" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="254,107,293,133"/><area shape="rect" id="node16" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68" title="log_id" alt="" coords="245,461,301,488"/><area shape="rect" id="node18" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="206,512,341,539"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="750,56,815,83"/><area shape="rect" id="node5" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="865,56,909,83"/><area shape="rect" id="node11" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="411,353,541,394"/><area shape="rect" id="node14" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="453,107,499,133"/><area shape="rect" id="node15" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="598,132,701,159"/><area shape="rect" id="node17" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="403,461,549,488"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a6749f979006ce751169cf7ce1992a3f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/dab/structWreduceConfig.html">WreduceConfig</a>* WreduceWorker::config</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../de/d5a/wreduce_8cc_source.html#l00048">48</a> of file <a class="el" href="../../de/d5a/wreduce_8cc_source.html">wreduce.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a415c5ce64c58673d4314dd1f0fe3615d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d74/structModIndex.html">ModIndex</a> WreduceWorker::mi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../de/d5a/wreduce_8cc_source.html#l00050">50</a> of file <a class="el" href="../../de/d5a/wreduce_8cc_source.html">wreduce.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a3b2b45f716def299ef64c67f96b29ef5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">Module</a>* WreduceWorker::module</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../de/d5a/wreduce_8cc_source.html#l00049">49</a> of file <a class="el" href="../../de/d5a/wreduce_8cc_source.html">wreduce.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a22352c227097c5086bfd7700cdf9f756"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt;<a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">SigBit</a>&gt; WreduceWorker::work_queue_bits</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../de/d5a/wreduce_8cc_source.html#l00053">53</a> of file <a class="el" href="../../de/d5a/wreduce_8cc_source.html">wreduce.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a3572d942c64850e379e42751632dfdad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt;<a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">Cell</a>*, <a class="el" href="../../d3/d46/structRTLIL_1_1IdString_1_1compare__ptr__by__name.html">IdString::compare_ptr_by_name</a>&lt;<a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">Cell</a>&gt; &gt; WreduceWorker::work_queue_cells</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../de/d5a/wreduce_8cc_source.html#l00052">52</a> of file <a class="el" href="../../de/d5a/wreduce_8cc_source.html">wreduce.cc</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="../../de/d5a/wreduce_8cc_source.html">wreduce.cc</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../df/d0e/structWreduceWorker.html">WreduceWorker</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:20 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
