<!DOCTYPE Register_Definition_File>
<Processor name="LPC178x7x" description="LPC178x/LPC177x M3">
  <RegisterGroup name="FLASHCTRL" description="Flash control block" start="0x00200000">
    <Register name="FMSSTART" description="Signature start address register" start="+0x020" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="START" description="Signature generation start address (corresponds to AHB byte address bits[20:4])." start="0" size="17" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="17" size="15" />
    </Register>
    <Register name="FMSSTOP" description="Signature stop-address register" start="+0x024" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="STOP" description="BIST stop address divided by 16 (corresponds to AHB byte address [20:4])." start="0" size="17" />
      <BitField name="SIG_START" description="Start control bit for signature generation." start="17" size="1">
        <Enum name="STOP" description="Signature generation is stopped" start="0" />
        <Enum name="START" description="Initiate signature generation" start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="18" size="14" />
    </Register>
    <Register name="FMSW0" description="128-bit signature Word 0" start="+0x02C" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="SW0_31_0" description="Word 0 of 128-bit signature (bits 31 to 0)." start="0" size="32" />
    </Register>
    <Register name="FMSW1" description="128-bit signature Word 1" start="+0x030" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="SW1_63_32" description="Word 1 of 128-bit signature (bits 63 to 32)." start="0" size="32" />
    </Register>
    <Register name="FMSW2" description="128-bit signature Word 2" start="+0x034" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="SW2_95_64" description="Word 2 of 128-bit signature (bits 95 to 64)." start="0" size="32" />
    </Register>
    <Register name="FMSW3" description="128-bit signature Word 3" start="+0x038" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="SW3_127_96" description="Word 3 of 128-bit signature (bits 127 to 96)." start="0" size="32" />
    </Register>
    <Register name="EECMD" description="EEPROM command register" start="+0x080" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CMD" description="Command. 000: 8-bit read 001: 16-bit read 010: 32-bit read 011: 8-bit write 100: 16-bit write 101: 32-bit write 110: erase/program page 111: reserved" start="0" size="3" />
      <BitField name="RDPREFETCH" description="Read data prefetch bit. 0: do not prefetch next read data as result of reading from the read data register. 1: prefetch read data as result of reading from the read data register. When this bit is set multiple consecutive data elements can be read without the need of programming new address values in the address register. The address post-increment and the automatic read data prefetch (if enabled) allow only reading from the read data register to be done to read the data." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="28" />
    </Register>
    <Register name="EEADDR" description="EEPROM address register" start="+0x084" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ADDR" description="EEPROM Address.  Lower 6 bits are don't care." start="0" size="12" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="12" size="20" />
    </Register>
    <Register name="EEWDATA" description="EEPROM write data register" start="+0x088" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="WDATA" description="Write data. In case of: 8-bit write operations: bits [7:0] must contain valid write data. 16-bit write operations: bits [15:0] must contain valid write data. 32-bit write operations: bits [31:0] must contain valid write data." start="0" size="32" />
    </Register>
    <Register name="EERDATA" description="EEPROM read data register" start="+0x08C" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RDATA" description="Read data. In case of: 8-bit read operations: bits [7:0] contain read data, others are zero. 16-bit read operations: bits [15:0] contain read data, others are zero. 32-bit read operations: bits [31:0] contain read data." start="0" size="32" />
    </Register>
    <Register name="EEWSTATE" description="EEPROM wait state register" start="+0x090" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PHASE3" description="Wait states 3 (minus 1 encoded). The number of system clock periods required to give a minimum time of 15 ns." start="0" size="8" />
      <BitField name="PHASE2" description="Wait states 2 (minus 1 encoded). The number of system clock periods required to give a minimum time of 55 ns." start="8" size="8" />
      <BitField name="PHASE1" description="Wait states 1 (minus 1 encoded). The number of system clock periods required to give a minimum time of 35 ns." start="16" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="24" size="8" />
    </Register>
    <Register name="EECLKDIV" description="EEPROM clock divider register" start="+0x094" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLKDIV" description="Division factor (minus 1 encoded)." start="0" size="16" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="16" />
    </Register>
    <Register name="EEPWRDWN" description="EEPROM power-down register" start="+0x098" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PWRDWN" description="Power down mode bit. 0: not in power down mode. 1: power down mode (this will put all EEPROM devices in power down)." start="0" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="1" size="31" />
    </Register>
    <Register name="STAT" description="Signature generation status register" start="+0xFE0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="0" size="2" />
      <BitField name="SIG_DONE" description="When 1, a previously started signature generation has completed. See FMSTATCLR register description for clearing this flag." start="2" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="3" size="23" />
      <BitField name="END_OF_RDWR" description="EEPROM read/write operation finished interrupt status bit. Bit is: - set when this operation has finished OR when 1 is written in the corresponding bit of the EEINTSTATSET register. - cleared when 1 is written to the corresponding bit of the EEINTSTATCLR register." start="26" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="27" size="1" />
      <BitField name="END_OF_PROG1" description="EEPROM program operation finished interrupt status bit. Bit is: - set when this operation has finished OR when 1 is written to the corresponding bit of the EEINTSTATSET register. - cleared when 1 is written to the corresponding bit of the EEINTSTATCLR register." start="28" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="29" size="3" />
    </Register>
    <Register name="INTEN" description="EEPROM interrupt enable" start="+0xFE4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="0" size="26" />
      <BitField name="EE_RW_DONE" description="EEPROM read/write operation finished interrupt enable bit. Bit is: - set when 1 is written to the corresponding bit of the EEINTENSET register. - cleared when 1 is written to the corresponding bit of the EEINTENCLR register." start="26" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="27" size="1" />
      <BitField name="EE_PROG_DONE" description="EEPROM program operation finished interrupt enable bit. Bit is: - set when 1 is written in the corresponding bit of the EEINTENSET register. - cleared when 1 is written to the corresponding bit of the EEINTENCLR register." start="28" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="29" size="3" />
    </Register>
    <Register name="STATCLR" description="Signature generation status clear register" start="+0xFE8" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="2" />
      <BitField name="SIG_DONE_CLR" description="Writing a 1 to this bits clears the signature generation completion flag (SIG_DONE) in the FMSTAT register." start="2" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="3" size="23" />
      <BitField name="RDWR_CLR_ST" description="Clear read/write operation finished interrupt status bit (EEPROM). 0 leave corresponding bit unchanged. 1 clear corresponding bit." start="26" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="27" size="1" />
      <BitField name="PROG1_CLR_ST" description="Clear program operation finished interrupt status bit for EEPROM device 1. 0 leave corresponding bit unchanged. 1 clear corresponding bit." start="28" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="29" size="3" />
    </Register>
    <Register name="ENCLR" description="EEPROM interrupt enable clear" start="+0xFD8" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="26" />
      <BitField name="RDWR_CLR_EN" description="Clear read/write operation finished interrupt enable bit (EEPROM). 0: leave corresponding bit unchanged. 1: clear corresponding bit." start="26" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="27" size="1" />
      <BitField name="PROG1_CLR_EN" description="Clear program operation finished interrupt enable bit for EEPROM device 1. 0: leave corresponding bit unchanged. 1: clear corresponding bit." start="28" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="29" size="3" />
    </Register>
    <Register name="ENSET" description="EEPROM interrupt enable set" start="+0xFDC" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="26" />
      <BitField name="RDWR_SET_EN" description="Set read/write operation finished interrupt enable bit (EEPROM). 0: leave corresponding bit unchanged. 1: set corresponding bit." start="26" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="27" size="1" />
      <BitField name="PROG1_SET_EN" description="Set program operation finished interrupt enable bit for EEPROM device 1. 0: leave corresponding bit unchanged. 1: set corresponding bit." start="28" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="29" size="3" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPDMA" description="General purpose DMA controller" start="0x20080000">
    <Register name="INTSTAT" description="DMA Interrupt Status Register" start="+0x000" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INTSTAT0" description="Status of DMA channel interrupts after masking. Each bit represents one channel: 0 - the corresponding channel has no active interrupt request. 1 - the corresponding channel does have an active interrupt request." start="0" size="1" />
      <BitField name="INTSTAT1" description="Status of DMA channel interrupts after masking. Each bit represents one channel: 0 - the corresponding channel has no active interrupt request. 1 - the corresponding channel does have an active interrupt request." start="1" size="1" />
      <BitField name="INTSTAT2" description="Status of DMA channel interrupts after masking. Each bit represents one channel: 0 - the corresponding channel has no active interrupt request. 1 - the corresponding channel does have an active interrupt request." start="2" size="1" />
      <BitField name="INTSTAT3" description="Status of DMA channel interrupts after masking. Each bit represents one channel: 0 - the corresponding channel has no active interrupt request. 1 - the corresponding channel does have an active interrupt request." start="3" size="1" />
      <BitField name="INTSTAT4" description="Status of DMA channel interrupts after masking. Each bit represents one channel: 0 - the corresponding channel has no active interrupt request. 1 - the corresponding channel does have an active interrupt request." start="4" size="1" />
      <BitField name="INTSTAT5" description="Status of DMA channel interrupts after masking. Each bit represents one channel: 0 - the corresponding channel has no active interrupt request. 1 - the corresponding channel does have an active interrupt request." start="5" size="1" />
      <BitField name="INTSTAT6" description="Status of DMA channel interrupts after masking. Each bit represents one channel: 0 - the corresponding channel has no active interrupt request. 1 - the corresponding channel does have an active interrupt request." start="6" size="1" />
      <BitField name="INTSTAT7" description="Status of DMA channel interrupts after masking. Each bit represents one channel: 0 - the corresponding channel has no active interrupt request. 1 - the corresponding channel does have an active interrupt request." start="7" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="INTTCSTAT" description="DMA Interrupt Terminal Count Request Status Register" start="+0x004" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INTTCSTAT0" description="Terminal count interrupt request status for DMA channels. Each bit represents one channel: 0 - the corresponding channel has no active terminal count interrupt request. 1 - the corresponding channel does have an active terminal count interrupt request." start="0" size="1" />
      <BitField name="INTTCSTAT1" description="Terminal count interrupt request status for DMA channels. Each bit represents one channel: 0 - the corresponding channel has no active terminal count interrupt request. 1 - the corresponding channel does have an active terminal count interrupt request." start="1" size="1" />
      <BitField name="INTTCSTAT2" description="Terminal count interrupt request status for DMA channels. Each bit represents one channel: 0 - the corresponding channel has no active terminal count interrupt request. 1 - the corresponding channel does have an active terminal count interrupt request." start="2" size="1" />
      <BitField name="INTTCSTAT3" description="Terminal count interrupt request status for DMA channels. Each bit represents one channel: 0 - the corresponding channel has no active terminal count interrupt request. 1 - the corresponding channel does have an active terminal count interrupt request." start="3" size="1" />
      <BitField name="INTTCSTAT4" description="Terminal count interrupt request status for DMA channels. Each bit represents one channel: 0 - the corresponding channel has no active terminal count interrupt request. 1 - the corresponding channel does have an active terminal count interrupt request." start="4" size="1" />
      <BitField name="INTTCSTAT5" description="Terminal count interrupt request status for DMA channels. Each bit represents one channel: 0 - the corresponding channel has no active terminal count interrupt request. 1 - the corresponding channel does have an active terminal count interrupt request." start="5" size="1" />
      <BitField name="INTTCSTAT6" description="Terminal count interrupt request status for DMA channels. Each bit represents one channel: 0 - the corresponding channel has no active terminal count interrupt request. 1 - the corresponding channel does have an active terminal count interrupt request." start="6" size="1" />
      <BitField name="INTTCSTAT7" description="Terminal count interrupt request status for DMA channels. Each bit represents one channel: 0 - the corresponding channel has no active terminal count interrupt request. 1 - the corresponding channel does have an active terminal count interrupt request." start="7" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="INTTCCLEAR" description="DMA Interrupt Terminal Count Request Clear Register" start="+0x008" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="INTTCCLEAR0" description="Allows clearing the Terminal count interrupt request (IntTCStat) for DMA channels. Each bit represents one channel: 0 - writing 0 has no effect. 1 - clears the corresponding channel terminal count interrupt." start="0" size="1" />
      <BitField name="INTTCCLEAR1" description="Allows clearing the Terminal count interrupt request (IntTCStat) for DMA channels. Each bit represents one channel: 0 - writing 0 has no effect. 1 - clears the corresponding channel terminal count interrupt." start="1" size="1" />
      <BitField name="INTTCCLEAR2" description="Allows clearing the Terminal count interrupt request (IntTCStat) for DMA channels. Each bit represents one channel: 0 - writing 0 has no effect. 1 - clears the corresponding channel terminal count interrupt." start="2" size="1" />
      <BitField name="INTTCCLEAR3" description="Allows clearing the Terminal count interrupt request (IntTCStat) for DMA channels. Each bit represents one channel: 0 - writing 0 has no effect. 1 - clears the corresponding channel terminal count interrupt." start="3" size="1" />
      <BitField name="INTTCCLEAR4" description="Allows clearing the Terminal count interrupt request (IntTCStat) for DMA channels. Each bit represents one channel: 0 - writing 0 has no effect. 1 - clears the corresponding channel terminal count interrupt." start="4" size="1" />
      <BitField name="INTTCCLEAR5" description="Allows clearing the Terminal count interrupt request (IntTCStat) for DMA channels. Each bit represents one channel: 0 - writing 0 has no effect. 1 - clears the corresponding channel terminal count interrupt." start="5" size="1" />
      <BitField name="INTTCCLEAR6" description="Allows clearing the Terminal count interrupt request (IntTCStat) for DMA channels. Each bit represents one channel: 0 - writing 0 has no effect. 1 - clears the corresponding channel terminal count interrupt." start="6" size="1" />
      <BitField name="INTTCCLEAR7" description="Allows clearing the Terminal count interrupt request (IntTCStat) for DMA channels. Each bit represents one channel: 0 - writing 0 has no effect. 1 - clears the corresponding channel terminal count interrupt." start="7" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="INTERRSTAT" description="DMA Interrupt Error Status Register" start="+0x00C" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INTERRSTAT0" description="Interrupt error status for DMA channels. Each bit represents one channel: 0 - the corresponding channel has no active error interrupt request. 1 - the corresponding channel does have an active error interrupt request." start="0" size="1" />
      <BitField name="INTERRSTAT1" description="Interrupt error status for DMA channels. Each bit represents one channel: 0 - the corresponding channel has no active error interrupt request. 1 - the corresponding channel does have an active error interrupt request." start="1" size="1" />
      <BitField name="INTERRSTAT2" description="Interrupt error status for DMA channels. Each bit represents one channel: 0 - the corresponding channel has no active error interrupt request. 1 - the corresponding channel does have an active error interrupt request." start="2" size="1" />
      <BitField name="INTERRSTAT3" description="Interrupt error status for DMA channels. Each bit represents one channel: 0 - the corresponding channel has no active error interrupt request. 1 - the corresponding channel does have an active error interrupt request." start="3" size="1" />
      <BitField name="INTERRSTAT4" description="Interrupt error status for DMA channels. Each bit represents one channel: 0 - the corresponding channel has no active error interrupt request. 1 - the corresponding channel does have an active error interrupt request." start="4" size="1" />
      <BitField name="INTERRSTAT5" description="Interrupt error status for DMA channels. Each bit represents one channel: 0 - the corresponding channel has no active error interrupt request. 1 - the corresponding channel does have an active error interrupt request." start="5" size="1" />
      <BitField name="INTERRSTAT6" description="Interrupt error status for DMA channels. Each bit represents one channel: 0 - the corresponding channel has no active error interrupt request. 1 - the corresponding channel does have an active error interrupt request." start="6" size="1" />
      <BitField name="INTERRSTAT7" description="Interrupt error status for DMA channels. Each bit represents one channel: 0 - the corresponding channel has no active error interrupt request. 1 - the corresponding channel does have an active error interrupt request." start="7" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="INTERRCLR" description="DMA Interrupt Error Clear Register" start="+0x010" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="INTERRCLR0" description="Writing a 1 clears the error interrupt request (IntErrStat) for DMA channels. Each bit represents one channel: 0 - writing 0 has no effect. 1 - clears the corresponding channel error interrupt." start="0" size="1" />
      <BitField name="INTERRCLR1" description="Writing a 1 clears the error interrupt request (IntErrStat) for DMA channels. Each bit represents one channel: 0 - writing 0 has no effect. 1 - clears the corresponding channel error interrupt." start="1" size="1" />
      <BitField name="INTERRCLR2" description="Writing a 1 clears the error interrupt request (IntErrStat) for DMA channels. Each bit represents one channel: 0 - writing 0 has no effect. 1 - clears the corresponding channel error interrupt." start="2" size="1" />
      <BitField name="INTERRCLR3" description="Writing a 1 clears the error interrupt request (IntErrStat) for DMA channels. Each bit represents one channel: 0 - writing 0 has no effect. 1 - clears the corresponding channel error interrupt." start="3" size="1" />
      <BitField name="INTERRCLR4" description="Writing a 1 clears the error interrupt request (IntErrStat) for DMA channels. Each bit represents one channel: 0 - writing 0 has no effect. 1 - clears the corresponding channel error interrupt." start="4" size="1" />
      <BitField name="INTERRCLR5" description="Writing a 1 clears the error interrupt request (IntErrStat) for DMA channels. Each bit represents one channel: 0 - writing 0 has no effect. 1 - clears the corresponding channel error interrupt." start="5" size="1" />
      <BitField name="INTERRCLR6" description="Writing a 1 clears the error interrupt request (IntErrStat) for DMA channels. Each bit represents one channel: 0 - writing 0 has no effect. 1 - clears the corresponding channel error interrupt." start="6" size="1" />
      <BitField name="INTERRCLR7" description="Writing a 1 clears the error interrupt request (IntErrStat) for DMA channels. Each bit represents one channel: 0 - writing 0 has no effect. 1 - clears the corresponding channel error interrupt." start="7" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="RAWINTTCSTAT" description="DMA Raw Interrupt Terminal Count Status Register" start="+0x014" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RAWINTTCSTAT0" description="Status of the terminal count interrupt for DMA channels prior to masking. Each bit represents one channel: 0 - the corresponding channel has no active terminal count interrupt request. 1 - the corresponding channel does have an active terminal count interrupt request." start="0" size="1" />
      <BitField name="RAWINTTCSTAT1" description="Status of the terminal count interrupt for DMA channels prior to masking. Each bit represents one channel: 0 - the corresponding channel has no active terminal count interrupt request. 1 - the corresponding channel does have an active terminal count interrupt request." start="1" size="1" />
      <BitField name="RAWINTTCSTAT2" description="Status of the terminal count interrupt for DMA channels prior to masking. Each bit represents one channel: 0 - the corresponding channel has no active terminal count interrupt request. 1 - the corresponding channel does have an active terminal count interrupt request." start="2" size="1" />
      <BitField name="RAWINTTCSTAT3" description="Status of the terminal count interrupt for DMA channels prior to masking. Each bit represents one channel: 0 - the corresponding channel has no active terminal count interrupt request. 1 - the corresponding channel does have an active terminal count interrupt request." start="3" size="1" />
      <BitField name="RAWINTTCSTAT4" description="Status of the terminal count interrupt for DMA channels prior to masking. Each bit represents one channel: 0 - the corresponding channel has no active terminal count interrupt request. 1 - the corresponding channel does have an active terminal count interrupt request." start="4" size="1" />
      <BitField name="RAWINTTCSTAT5" description="Status of the terminal count interrupt for DMA channels prior to masking. Each bit represents one channel: 0 - the corresponding channel has no active terminal count interrupt request. 1 - the corresponding channel does have an active terminal count interrupt request." start="5" size="1" />
      <BitField name="RAWINTTCSTAT6" description="Status of the terminal count interrupt for DMA channels prior to masking. Each bit represents one channel: 0 - the corresponding channel has no active terminal count interrupt request. 1 - the corresponding channel does have an active terminal count interrupt request." start="6" size="1" />
      <BitField name="RAWINTTCSTAT7" description="Status of the terminal count interrupt for DMA channels prior to masking. Each bit represents one channel: 0 - the corresponding channel has no active terminal count interrupt request. 1 - the corresponding channel does have an active terminal count interrupt request." start="7" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="RAWINTERRSTAT" description="DMA Raw Error Interrupt Status Register" start="+0x018" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RAWINTERRSTAT0" description="Status of the error interrupt for DMA channels prior to masking. Each bit represents one channel: 0 - the corresponding channel has no active error interrupt request. 1 - the corresponding channel does have an active error interrupt request." start="0" size="1" />
      <BitField name="RAWINTERRSTAT1" description="Status of the error interrupt for DMA channels prior to masking. Each bit represents one channel: 0 - the corresponding channel has no active error interrupt request. 1 - the corresponding channel does have an active error interrupt request." start="1" size="1" />
      <BitField name="RAWINTERRSTAT2" description="Status of the error interrupt for DMA channels prior to masking. Each bit represents one channel: 0 - the corresponding channel has no active error interrupt request. 1 - the corresponding channel does have an active error interrupt request." start="2" size="1" />
      <BitField name="RAWINTERRSTAT3" description="Status of the error interrupt for DMA channels prior to masking. Each bit represents one channel: 0 - the corresponding channel has no active error interrupt request. 1 - the corresponding channel does have an active error interrupt request." start="3" size="1" />
      <BitField name="RAWINTERRSTAT4" description="Status of the error interrupt for DMA channels prior to masking. Each bit represents one channel: 0 - the corresponding channel has no active error interrupt request. 1 - the corresponding channel does have an active error interrupt request." start="4" size="1" />
      <BitField name="RAWINTERRSTAT5" description="Status of the error interrupt for DMA channels prior to masking. Each bit represents one channel: 0 - the corresponding channel has no active error interrupt request. 1 - the corresponding channel does have an active error interrupt request." start="5" size="1" />
      <BitField name="RAWINTERRSTAT6" description="Status of the error interrupt for DMA channels prior to masking. Each bit represents one channel: 0 - the corresponding channel has no active error interrupt request. 1 - the corresponding channel does have an active error interrupt request." start="6" size="1" />
      <BitField name="RAWINTERRSTAT7" description="Status of the error interrupt for DMA channels prior to masking. Each bit represents one channel: 0 - the corresponding channel has no active error interrupt request. 1 - the corresponding channel does have an active error interrupt request." start="7" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="ENBLDCHNS" description="DMA Enabled Channel Register" start="+0x01C" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ENABLEDCHANNELS0" description="Enable status for DMA channels. Each bit represents one channel: 0 - DMA channel is disabled. 1 - DMA channel is enabled." start="0" size="1" />
      <BitField name="ENABLEDCHANNELS1" description="Enable status for DMA channels. Each bit represents one channel: 0 - DMA channel is disabled. 1 - DMA channel is enabled." start="1" size="1" />
      <BitField name="ENABLEDCHANNELS2" description="Enable status for DMA channels. Each bit represents one channel: 0 - DMA channel is disabled. 1 - DMA channel is enabled." start="2" size="1" />
      <BitField name="ENABLEDCHANNELS3" description="Enable status for DMA channels. Each bit represents one channel: 0 - DMA channel is disabled. 1 - DMA channel is enabled." start="3" size="1" />
      <BitField name="ENABLEDCHANNELS4" description="Enable status for DMA channels. Each bit represents one channel: 0 - DMA channel is disabled. 1 - DMA channel is enabled." start="4" size="1" />
      <BitField name="ENABLEDCHANNELS5" description="Enable status for DMA channels. Each bit represents one channel: 0 - DMA channel is disabled. 1 - DMA channel is enabled." start="5" size="1" />
      <BitField name="ENABLEDCHANNELS6" description="Enable status for DMA channels. Each bit represents one channel: 0 - DMA channel is disabled. 1 - DMA channel is enabled." start="6" size="1" />
      <BitField name="ENABLEDCHANNELS7" description="Enable status for DMA channels. Each bit represents one channel: 0 - DMA channel is disabled. 1 - DMA channel is enabled." start="7" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="SOFTBREQ" description="DMA Software Burst Request Register" start="+0x020" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SOFTBREQ0" description="Software burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral Description (refer to Table 672 for peripheral hardware connections to the DMA controller): 0 - writing 0 has no effect. 1 - writing 1 generates a DMA burst request for the corresponding request line." start="0" size="1" />
      <BitField name="SOFTBREQ1" description="Software burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral Description (refer to Table 672 for peripheral hardware connections to the DMA controller): 0 - writing 0 has no effect. 1 - writing 1 generates a DMA burst request for the corresponding request line." start="1" size="1" />
      <BitField name="SOFTBREQ2" description="Software burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral Description (refer to Table 672 for peripheral hardware connections to the DMA controller): 0 - writing 0 has no effect. 1 - writing 1 generates a DMA burst request for the corresponding request line." start="2" size="1" />
      <BitField name="SOFTBREQ3" description="Software burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral Description (refer to Table 672 for peripheral hardware connections to the DMA controller): 0 - writing 0 has no effect. 1 - writing 1 generates a DMA burst request for the corresponding request line." start="3" size="1" />
      <BitField name="SOFTBREQ4" description="Software burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral Description (refer to Table 672 for peripheral hardware connections to the DMA controller): 0 - writing 0 has no effect. 1 - writing 1 generates a DMA burst request for the corresponding request line." start="4" size="1" />
      <BitField name="SOFTBREQ5" description="Software burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral Description (refer to Table 672 for peripheral hardware connections to the DMA controller): 0 - writing 0 has no effect. 1 - writing 1 generates a DMA burst request for the corresponding request line." start="5" size="1" />
      <BitField name="SOFTBREQ6" description="Software burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral Description (refer to Table 672 for peripheral hardware connections to the DMA controller): 0 - writing 0 has no effect. 1 - writing 1 generates a DMA burst request for the corresponding request line." start="6" size="1" />
      <BitField name="SOFTBREQ7" description="Software burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral Description (refer to Table 672 for peripheral hardware connections to the DMA controller): 0 - writing 0 has no effect. 1 - writing 1 generates a DMA burst request for the corresponding request line." start="7" size="1" />
      <BitField name="SOFTBREQ8" description="Software burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral Description (refer to Table 672 for peripheral hardware connections to the DMA controller): 0 - writing 0 has no effect. 1 - writing 1 generates a DMA burst request for the corresponding request line." start="8" size="1" />
      <BitField name="SOFTBREQ9" description="Software burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral Description (refer to Table 672 for peripheral hardware connections to the DMA controller): 0 - writing 0 has no effect. 1 - writing 1 generates a DMA burst request for the corresponding request line." start="9" size="1" />
      <BitField name="SOFTBREQ10" description="Software burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral Description (refer to Table 672 for peripheral hardware connections to the DMA controller): 0 - writing 0 has no effect. 1 - writing 1 generates a DMA burst request for the corresponding request line." start="10" size="1" />
      <BitField name="SOFTBREQ11" description="Software burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral Description (refer to Table 672 for peripheral hardware connections to the DMA controller): 0 - writing 0 has no effect. 1 - writing 1 generates a DMA burst request for the corresponding request line." start="11" size="1" />
      <BitField name="SOFTBREQ12" description="Software burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral Description (refer to Table 672 for peripheral hardware connections to the DMA controller): 0 - writing 0 has no effect. 1 - writing 1 generates a DMA burst request for the corresponding request line." start="12" size="1" />
      <BitField name="SOFTBREQ13" description="Software burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral Description (refer to Table 672 for peripheral hardware connections to the DMA controller): 0 - writing 0 has no effect. 1 - writing 1 generates a DMA burst request for the corresponding request line." start="13" size="1" />
      <BitField name="SOFTBREQ14" description="Software burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral Description (refer to Table 672 for peripheral hardware connections to the DMA controller): 0 - writing 0 has no effect. 1 - writing 1 generates a DMA burst request for the corresponding request line." start="14" size="1" />
      <BitField name="SOFTBREQ15" description="Software burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral Description (refer to Table 672 for peripheral hardware connections to the DMA controller): 0 - writing 0 has no effect. 1 - writing 1 generates a DMA burst request for the corresponding request line." start="15" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="16" />
    </Register>
    <Register name="SOFTSREQ" description="DMA Software Single Request Register" start="+0x024" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField name="SOFTSREQ0" description="Software single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA single transfer request for the corresponding request line." start="0" size="1" />
      <BitField name="SOFTSREQ1" description="Software single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA single transfer request for the corresponding request line." start="1" size="1" />
      <BitField name="SOFTSREQ2" description="Software single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA single transfer request for the corresponding request line." start="2" size="1" />
      <BitField name="SOFTSREQ3" description="Software single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA single transfer request for the corresponding request line." start="3" size="1" />
      <BitField name="SOFTSREQ4" description="Software single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA single transfer request for the corresponding request line." start="4" size="1" />
      <BitField name="SOFTSREQ5" description="Software single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA single transfer request for the corresponding request line." start="5" size="1" />
      <BitField name="SOFTSREQ6" description="Software single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA single transfer request for the corresponding request line." start="6" size="1" />
      <BitField name="SOFTSREQ7" description="Software single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA single transfer request for the corresponding request line." start="7" size="1" />
      <BitField name="SOFTSREQ8" description="Software single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA single transfer request for the corresponding request line." start="8" size="1" />
      <BitField name="SOFTSREQ9" description="Software single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA single transfer request for the corresponding request line." start="9" size="1" />
      <BitField name="SOFTSREQ10" description="Software single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA single transfer request for the corresponding request line." start="10" size="1" />
      <BitField name="SOFTSREQ11" description="Software single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA single transfer request for the corresponding request line." start="11" size="1" />
      <BitField name="SOFTSREQ12" description="Software single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA single transfer request for the corresponding request line." start="12" size="1" />
      <BitField name="SOFTSREQ13" description="Software single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA single transfer request for the corresponding request line." start="13" size="1" />
      <BitField name="SOFTSREQ14" description="Software single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA single transfer request for the corresponding request line." start="14" size="1" />
      <BitField name="SOFTSREQ15" description="Software single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA single transfer request for the corresponding request line." start="15" size="1" />
      <BitField name="RESERVED" description="Reserved. Read undefined. Write reserved bits as zero." start="16" size="16" />
    </Register>
    <Register name="SOFTLBREQ" description="DMA Software Last Burst Request Register" start="+0x028" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SOFTLBREQ0" description="Software last burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last burst request for the corresponding request line." start="0" size="1" />
      <BitField name="SOFTLBREQ1" description="Software last burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last burst request for the corresponding request line." start="1" size="1" />
      <BitField name="SOFTLBREQ2" description="Software last burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last burst request for the corresponding request line." start="2" size="1" />
      <BitField name="SOFTLBREQ3" description="Software last burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last burst request for the corresponding request line." start="3" size="1" />
      <BitField name="SOFTLBREQ4" description="Software last burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last burst request for the corresponding request line." start="4" size="1" />
      <BitField name="SOFTLBREQ5" description="Software last burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last burst request for the corresponding request line." start="5" size="1" />
      <BitField name="SOFTLBREQ6" description="Software last burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last burst request for the corresponding request line." start="6" size="1" />
      <BitField name="SOFTLBREQ7" description="Software last burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last burst request for the corresponding request line." start="7" size="1" />
      <BitField name="SOFTLBREQ8" description="Software last burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last burst request for the corresponding request line." start="8" size="1" />
      <BitField name="SOFTLBREQ9" description="Software last burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last burst request for the corresponding request line." start="9" size="1" />
      <BitField name="SOFTLBREQ10" description="Software last burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last burst request for the corresponding request line." start="10" size="1" />
      <BitField name="SOFTLBREQ11" description="Software last burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last burst request for the corresponding request line." start="11" size="1" />
      <BitField name="SOFTLBREQ12" description="Software last burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last burst request for the corresponding request line." start="12" size="1" />
      <BitField name="SOFTLBREQ13" description="Software last burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last burst request for the corresponding request line." start="13" size="1" />
      <BitField name="SOFTLBREQ14" description="Software last burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last burst request for the corresponding request line." start="14" size="1" />
      <BitField name="SOFTLBREQ15" description="Software last burst request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last burst request for the corresponding request line." start="15" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="16" />
    </Register>
    <Register name="SOFTLSREQ" description="DMA Software Last Single Request Register" start="+0x02C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SOFTLSREQ0" description="Software last single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last single transfer request for the corresponding request line." start="0" size="1" />
      <BitField name="SOFTLSREQ1" description="Software last single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last single transfer request for the corresponding request line." start="1" size="1" />
      <BitField name="SOFTLSREQ2" description="Software last single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last single transfer request for the corresponding request line." start="2" size="1" />
      <BitField name="SOFTLSREQ3" description="Software last single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last single transfer request for the corresponding request line." start="3" size="1" />
      <BitField name="SOFTLSREQ4" description="Software last single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last single transfer request for the corresponding request line." start="4" size="1" />
      <BitField name="SOFTLSREQ5" description="Software last single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last single transfer request for the corresponding request line." start="5" size="1" />
      <BitField name="SOFTLSREQ6" description="Software last single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last single transfer request for the corresponding request line." start="6" size="1" />
      <BitField name="SOFTLSREQ7" description="Software last single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last single transfer request for the corresponding request line." start="7" size="1" />
      <BitField name="SOFTLSREQ8" description="Software last single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last single transfer request for the corresponding request line." start="8" size="1" />
      <BitField name="SOFTLSREQ9" description="Software last single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last single transfer request for the corresponding request line." start="9" size="1" />
      <BitField name="SOFTLSREQ10" description="Software last single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last single transfer request for the corresponding request line." start="10" size="1" />
      <BitField name="SOFTLSREQ11" description="Software last single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last single transfer request for the corresponding request line." start="11" size="1" />
      <BitField name="SOFTLSREQ12" description="Software last single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last single transfer request for the corresponding request line." start="12" size="1" />
      <BitField name="SOFTLSREQ13" description="Software last single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last single transfer request for the corresponding request line." start="13" size="1" />
      <BitField name="SOFTLSREQ14" description="Software last single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last single transfer request for the corresponding request line." start="14" size="1" />
      <BitField name="SOFTLSREQ15" description="Software last single transfer request flags for each of 16 possible sources. Each bit represents one DMA request line or peripheral function: 0 - writing 0 has no effect. 1 - writing 1 generates a DMA last single transfer request for the corresponding request line." start="15" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="16" />
    </Register>
    <Register name="CONFIG" description="DMA Configuration Register" start="+0x030" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="E" description="DMA Controller enable: 0 = disabled (default). Disabling the DMA Controller reduces power consumption. 1 = enabled." start="0" size="1" />
      <BitField name="M" description="AHB Master endianness configuration: 0 = little-endian mode (default). 1 = big-endian mode." start="1" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="2" size="30" />
    </Register>
    <Register name="SYNC" description="DMA Synchronization Register" start="+0x034" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMACSYNC0" description="Controls the synchronization logic for DMA request signals. Each bit represents one set of DMA request lines as described in the preceding text: 0 - synchronization logic for the corresponding DMA request signals are enabled. 1 - synchronization logic for the corresponding DMA request signals are disabled." start="0" size="1" />
      <BitField name="DMACSYNC1" description="Controls the synchronization logic for DMA request signals. Each bit represents one set of DMA request lines as described in the preceding text: 0 - synchronization logic for the corresponding DMA request signals are enabled. 1 - synchronization logic for the corresponding DMA request signals are disabled." start="1" size="1" />
      <BitField name="DMACSYNC2" description="Controls the synchronization logic for DMA request signals. Each bit represents one set of DMA request lines as described in the preceding text: 0 - synchronization logic for the corresponding DMA request signals are enabled. 1 - synchronization logic for the corresponding DMA request signals are disabled." start="2" size="1" />
      <BitField name="DMACSYNC3" description="Controls the synchronization logic for DMA request signals. Each bit represents one set of DMA request lines as described in the preceding text: 0 - synchronization logic for the corresponding DMA request signals are enabled. 1 - synchronization logic for the corresponding DMA request signals are disabled." start="3" size="1" />
      <BitField name="DMACSYNC4" description="Controls the synchronization logic for DMA request signals. Each bit represents one set of DMA request lines as described in the preceding text: 0 - synchronization logic for the corresponding DMA request signals are enabled. 1 - synchronization logic for the corresponding DMA request signals are disabled." start="4" size="1" />
      <BitField name="DMACSYNC5" description="Controls the synchronization logic for DMA request signals. Each bit represents one set of DMA request lines as described in the preceding text: 0 - synchronization logic for the corresponding DMA request signals are enabled. 1 - synchronization logic for the corresponding DMA request signals are disabled." start="5" size="1" />
      <BitField name="DMACSYNC6" description="Controls the synchronization logic for DMA request signals. Each bit represents one set of DMA request lines as described in the preceding text: 0 - synchronization logic for the corresponding DMA request signals are enabled. 1 - synchronization logic for the corresponding DMA request signals are disabled." start="6" size="1" />
      <BitField name="DMACSYNC7" description="Controls the synchronization logic for DMA request signals. Each bit represents one set of DMA request lines as described in the preceding text: 0 - synchronization logic for the corresponding DMA request signals are enabled. 1 - synchronization logic for the corresponding DMA request signals are disabled." start="7" size="1" />
      <BitField name="DMACSYNC8" description="Controls the synchronization logic for DMA request signals. Each bit represents one set of DMA request lines as described in the preceding text: 0 - synchronization logic for the corresponding DMA request signals are enabled. 1 - synchronization logic for the corresponding DMA request signals are disabled." start="8" size="1" />
      <BitField name="DMACSYNC9" description="Controls the synchronization logic for DMA request signals. Each bit represents one set of DMA request lines as described in the preceding text: 0 - synchronization logic for the corresponding DMA request signals are enabled. 1 - synchronization logic for the corresponding DMA request signals are disabled." start="9" size="1" />
      <BitField name="DMACSYNC10" description="Controls the synchronization logic for DMA request signals. Each bit represents one set of DMA request lines as described in the preceding text: 0 - synchronization logic for the corresponding DMA request signals are enabled. 1 - synchronization logic for the corresponding DMA request signals are disabled." start="10" size="1" />
      <BitField name="DMACSYNC11" description="Controls the synchronization logic for DMA request signals. Each bit represents one set of DMA request lines as described in the preceding text: 0 - synchronization logic for the corresponding DMA request signals are enabled. 1 - synchronization logic for the corresponding DMA request signals are disabled." start="11" size="1" />
      <BitField name="DMACSYNC12" description="Controls the synchronization logic for DMA request signals. Each bit represents one set of DMA request lines as described in the preceding text: 0 - synchronization logic for the corresponding DMA request signals are enabled. 1 - synchronization logic for the corresponding DMA request signals are disabled." start="12" size="1" />
      <BitField name="DMACSYNC13" description="Controls the synchronization logic for DMA request signals. Each bit represents one set of DMA request lines as described in the preceding text: 0 - synchronization logic for the corresponding DMA request signals are enabled. 1 - synchronization logic for the corresponding DMA request signals are disabled." start="13" size="1" />
      <BitField name="DMACSYNC14" description="Controls the synchronization logic for DMA request signals. Each bit represents one set of DMA request lines as described in the preceding text: 0 - synchronization logic for the corresponding DMA request signals are enabled. 1 - synchronization logic for the corresponding DMA request signals are disabled." start="14" size="1" />
      <BitField name="DMACSYNC15" description="Controls the synchronization logic for DMA request signals. Each bit represents one set of DMA request lines as described in the preceding text: 0 - synchronization logic for the corresponding DMA request signals are enabled. 1 - synchronization logic for the corresponding DMA request signals are disabled." start="15" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="16" />
    </Register>
    <Register name="SRCADDR0" description="DMA Channel 0 Source Address Register" start="+0x100+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SRCADDR" description="DMA source address. Reading this register will return the current source address." start="0" size="32" />
    </Register>
    <Register name="SRCADDR1" description="DMA Channel 0 Source Address Register" start="+0x100+32" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SRCADDR" description="DMA source address. Reading this register will return the current source address." start="0" size="32" />
    </Register>
    <Register name="SRCADDR2" description="DMA Channel 0 Source Address Register" start="+0x100+64" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SRCADDR" description="DMA source address. Reading this register will return the current source address." start="0" size="32" />
    </Register>
    <Register name="SRCADDR3" description="DMA Channel 0 Source Address Register" start="+0x100+96" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SRCADDR" description="DMA source address. Reading this register will return the current source address." start="0" size="32" />
    </Register>
    <Register name="SRCADDR4" description="DMA Channel 0 Source Address Register" start="+0x100+128" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SRCADDR" description="DMA source address. Reading this register will return the current source address." start="0" size="32" />
    </Register>
    <Register name="SRCADDR5" description="DMA Channel 0 Source Address Register" start="+0x100+160" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SRCADDR" description="DMA source address. Reading this register will return the current source address." start="0" size="32" />
    </Register>
    <Register name="SRCADDR6" description="DMA Channel 0 Source Address Register" start="+0x100+192" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SRCADDR" description="DMA source address. Reading this register will return the current source address." start="0" size="32" />
    </Register>
    <Register name="SRCADDR7" description="DMA Channel 0 Source Address Register" start="+0x100+224" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SRCADDR" description="DMA source address. Reading this register will return the current source address." start="0" size="32" />
    </Register>
    <Register name="DESTADDR0" description="DMA Channel 0 Destination Address Register" start="+0x104+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DESTADDR" description="DMA Destination address. Reading this register will return the current destination address." start="0" size="32" />
    </Register>
    <Register name="DESTADDR1" description="DMA Channel 0 Destination Address Register" start="+0x104+32" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DESTADDR" description="DMA Destination address. Reading this register will return the current destination address." start="0" size="32" />
    </Register>
    <Register name="DESTADDR2" description="DMA Channel 0 Destination Address Register" start="+0x104+64" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DESTADDR" description="DMA Destination address. Reading this register will return the current destination address." start="0" size="32" />
    </Register>
    <Register name="DESTADDR3" description="DMA Channel 0 Destination Address Register" start="+0x104+96" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DESTADDR" description="DMA Destination address. Reading this register will return the current destination address." start="0" size="32" />
    </Register>
    <Register name="DESTADDR4" description="DMA Channel 0 Destination Address Register" start="+0x104+128" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DESTADDR" description="DMA Destination address. Reading this register will return the current destination address." start="0" size="32" />
    </Register>
    <Register name="DESTADDR5" description="DMA Channel 0 Destination Address Register" start="+0x104+160" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DESTADDR" description="DMA Destination address. Reading this register will return the current destination address." start="0" size="32" />
    </Register>
    <Register name="DESTADDR6" description="DMA Channel 0 Destination Address Register" start="+0x104+192" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DESTADDR" description="DMA Destination address. Reading this register will return the current destination address." start="0" size="32" />
    </Register>
    <Register name="DESTADDR7" description="DMA Channel 0 Destination Address Register" start="+0x104+224" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DESTADDR" description="DMA Destination address. Reading this register will return the current destination address." start="0" size="32" />
    </Register>
    <Register name="LLI0" description="DMA Channel 0 Linked List Item Register" start="+0x108+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved, and must be written as 0." start="0" size="2" />
      <BitField name="LLI" description="Linked list item. Bits [31:2] of the address for the next LLI. Address bits [1:0] are 0." start="2" size="30" />
    </Register>
    <Register name="LLI1" description="DMA Channel 0 Linked List Item Register" start="+0x108+32" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved, and must be written as 0." start="0" size="2" />
      <BitField name="LLI" description="Linked list item. Bits [31:2] of the address for the next LLI. Address bits [1:0] are 0." start="2" size="30" />
    </Register>
    <Register name="LLI2" description="DMA Channel 0 Linked List Item Register" start="+0x108+64" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved, and must be written as 0." start="0" size="2" />
      <BitField name="LLI" description="Linked list item. Bits [31:2] of the address for the next LLI. Address bits [1:0] are 0." start="2" size="30" />
    </Register>
    <Register name="LLI3" description="DMA Channel 0 Linked List Item Register" start="+0x108+96" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved, and must be written as 0." start="0" size="2" />
      <BitField name="LLI" description="Linked list item. Bits [31:2] of the address for the next LLI. Address bits [1:0] are 0." start="2" size="30" />
    </Register>
    <Register name="LLI4" description="DMA Channel 0 Linked List Item Register" start="+0x108+128" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved, and must be written as 0." start="0" size="2" />
      <BitField name="LLI" description="Linked list item. Bits [31:2] of the address for the next LLI. Address bits [1:0] are 0." start="2" size="30" />
    </Register>
    <Register name="LLI5" description="DMA Channel 0 Linked List Item Register" start="+0x108+160" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved, and must be written as 0." start="0" size="2" />
      <BitField name="LLI" description="Linked list item. Bits [31:2] of the address for the next LLI. Address bits [1:0] are 0." start="2" size="30" />
    </Register>
    <Register name="LLI6" description="DMA Channel 0 Linked List Item Register" start="+0x108+192" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved, and must be written as 0." start="0" size="2" />
      <BitField name="LLI" description="Linked list item. Bits [31:2] of the address for the next LLI. Address bits [1:0] are 0." start="2" size="30" />
    </Register>
    <Register name="LLI7" description="DMA Channel 0 Linked List Item Register" start="+0x108+224" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved, and must be written as 0." start="0" size="2" />
      <BitField name="LLI" description="Linked list item. Bits [31:2] of the address for the next LLI. Address bits [1:0] are 0." start="2" size="30" />
    </Register>
    <Register name="CONTROL0" description="DMA Channel 0 Control Register" start="+0x10C+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TRANSFERSIZE" description="Transfer size. This field sets the size of the transfer when the DMA controller is the flow controller, in which case the value must be set before the channel is enabled. Transfer size is updated as data transfers are completed. A read from this field indicates the number of transfers completed on the destination bus. Reading the register when the channel is active does not give useful information because by the time that the software has processed the value read, the channel might have progressed. It is intended to be used only when a channel is enabled and then disabled. The transfer size value is not used if a peripheral is the flow controller." start="0" size="12" />
      <BitField name="SBSIZE" description="Source burst size. Indicates the number of transfers that make up a source burst. This value must be set to the burst size of the source peripheral, or if the source is memory, to the memory boundary size. The burst size is the amount of data that is transferred when the DMACBREQ signal goes active in the source peripheral. 000 - 1 001 - 4 010 - 8 011 - 16 100 - 32 101 - 64 110 - 128 111 - 256" start="12" size="3" />
      <BitField name="DBSIZE" description="Destination burst size. Indicates the number of transfers that make up a destination burst transfer request. This value must be set to the burst size of the destination peripheral or, if the destination is memory, to the memory boundary size. The burst size is the amount of data that is transferred when the DMACBREQ signal goes active in the destination peripheral. 000 - 1 001 - 4 010 - 8 011 - 16 100 - 32 101 - 64 110 - 128 111 - 256" start="15" size="3" />
      <BitField name="SWIDTH" description="Source transfer width. The source and destination widths can be different from each other. The hardware automatically packs and unpacks the data as required. 000 - Byte (8-bit) 001 - Halfword (16-bit) 010 - Word (32-bit) 011 to 111 - Reserved" start="18" size="3" />
      <BitField name="DWIDTH" description="Destination transfer width. The source and destination widths can be different from each other. The hardware automatically packs and unpacks the data as required. 000 - Byte (8-bit) 001 - Halfword (16-bit) 010 - Word (32-bit) 011 to 111 - Reserved" start="21" size="3" />
      <BitField name="RESERVED" description="Reserved, and must be written as 0." start="24" size="2" />
      <BitField name="SI" description="Source increment: 0 - the source address is not incremented after each transfer. 1 - the source address is incremented after each transfer." start="26" size="1" />
      <BitField name="DI" description="Destination increment: 0 - the destination address is not incremented after each transfer. 1 - the destination address is incremented after each transfer." start="27" size="1" />
      <BitField name="PROT1" description="This is provided to the peripheral during a DMA bus access and indicates that the access is in user mode or privileged mode. This information is not used in the LPC178x/177x. 0 - access is in user mode. 1 - access is in privileged mode." start="28" size="1" />
      <BitField name="PROT2" description="This is provided to the peripheral during a DMA bus access and indicates to the peripheral that the access is bufferable or not bufferable. This information is not used in the LPC178x/177x. 0 - access is not bufferable. 1 - access is bufferable." start="29" size="1" />
      <BitField name="PROT3" description="This is provided to the peripheral during a DMA bus access and indicates to the peripheral that the access is cacheable or not cacheable. This information is not used in the LPC178x/177x. 0 - access is not cacheable. 1 - access is cacheable." start="30" size="1" />
      <BitField name="I" description="Terminal count interrupt enable bit. 0 - the terminal count interrupt is disabled. 1 - the terminal count interrupt is enabled." start="31" size="1" />
    </Register>
    <Register name="CONTROL1" description="DMA Channel 0 Control Register" start="+0x10C+32" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TRANSFERSIZE" description="Transfer size. This field sets the size of the transfer when the DMA controller is the flow controller, in which case the value must be set before the channel is enabled. Transfer size is updated as data transfers are completed. A read from this field indicates the number of transfers completed on the destination bus. Reading the register when the channel is active does not give useful information because by the time that the software has processed the value read, the channel might have progressed. It is intended to be used only when a channel is enabled and then disabled. The transfer size value is not used if a peripheral is the flow controller." start="0" size="12" />
      <BitField name="SBSIZE" description="Source burst size. Indicates the number of transfers that make up a source burst. This value must be set to the burst size of the source peripheral, or if the source is memory, to the memory boundary size. The burst size is the amount of data that is transferred when the DMACBREQ signal goes active in the source peripheral. 000 - 1 001 - 4 010 - 8 011 - 16 100 - 32 101 - 64 110 - 128 111 - 256" start="12" size="3" />
      <BitField name="DBSIZE" description="Destination burst size. Indicates the number of transfers that make up a destination burst transfer request. This value must be set to the burst size of the destination peripheral or, if the destination is memory, to the memory boundary size. The burst size is the amount of data that is transferred when the DMACBREQ signal goes active in the destination peripheral. 000 - 1 001 - 4 010 - 8 011 - 16 100 - 32 101 - 64 110 - 128 111 - 256" start="15" size="3" />
      <BitField name="SWIDTH" description="Source transfer width. The source and destination widths can be different from each other. The hardware automatically packs and unpacks the data as required. 000 - Byte (8-bit) 001 - Halfword (16-bit) 010 - Word (32-bit) 011 to 111 - Reserved" start="18" size="3" />
      <BitField name="DWIDTH" description="Destination transfer width. The source and destination widths can be different from each other. The hardware automatically packs and unpacks the data as required. 000 - Byte (8-bit) 001 - Halfword (16-bit) 010 - Word (32-bit) 011 to 111 - Reserved" start="21" size="3" />
      <BitField name="RESERVED" description="Reserved, and must be written as 0." start="24" size="2" />
      <BitField name="SI" description="Source increment: 0 - the source address is not incremented after each transfer. 1 - the source address is incremented after each transfer." start="26" size="1" />
      <BitField name="DI" description="Destination increment: 0 - the destination address is not incremented after each transfer. 1 - the destination address is incremented after each transfer." start="27" size="1" />
      <BitField name="PROT1" description="This is provided to the peripheral during a DMA bus access and indicates that the access is in user mode or privileged mode. This information is not used in the LPC178x/177x. 0 - access is in user mode. 1 - access is in privileged mode." start="28" size="1" />
      <BitField name="PROT2" description="This is provided to the peripheral during a DMA bus access and indicates to the peripheral that the access is bufferable or not bufferable. This information is not used in the LPC178x/177x. 0 - access is not bufferable. 1 - access is bufferable." start="29" size="1" />
      <BitField name="PROT3" description="This is provided to the peripheral during a DMA bus access and indicates to the peripheral that the access is cacheable or not cacheable. This information is not used in the LPC178x/177x. 0 - access is not cacheable. 1 - access is cacheable." start="30" size="1" />
      <BitField name="I" description="Terminal count interrupt enable bit. 0 - the terminal count interrupt is disabled. 1 - the terminal count interrupt is enabled." start="31" size="1" />
    </Register>
    <Register name="CONTROL2" description="DMA Channel 0 Control Register" start="+0x10C+64" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TRANSFERSIZE" description="Transfer size. This field sets the size of the transfer when the DMA controller is the flow controller, in which case the value must be set before the channel is enabled. Transfer size is updated as data transfers are completed. A read from this field indicates the number of transfers completed on the destination bus. Reading the register when the channel is active does not give useful information because by the time that the software has processed the value read, the channel might have progressed. It is intended to be used only when a channel is enabled and then disabled. The transfer size value is not used if a peripheral is the flow controller." start="0" size="12" />
      <BitField name="SBSIZE" description="Source burst size. Indicates the number of transfers that make up a source burst. This value must be set to the burst size of the source peripheral, or if the source is memory, to the memory boundary size. The burst size is the amount of data that is transferred when the DMACBREQ signal goes active in the source peripheral. 000 - 1 001 - 4 010 - 8 011 - 16 100 - 32 101 - 64 110 - 128 111 - 256" start="12" size="3" />
      <BitField name="DBSIZE" description="Destination burst size. Indicates the number of transfers that make up a destination burst transfer request. This value must be set to the burst size of the destination peripheral or, if the destination is memory, to the memory boundary size. The burst size is the amount of data that is transferred when the DMACBREQ signal goes active in the destination peripheral. 000 - 1 001 - 4 010 - 8 011 - 16 100 - 32 101 - 64 110 - 128 111 - 256" start="15" size="3" />
      <BitField name="SWIDTH" description="Source transfer width. The source and destination widths can be different from each other. The hardware automatically packs and unpacks the data as required. 000 - Byte (8-bit) 001 - Halfword (16-bit) 010 - Word (32-bit) 011 to 111 - Reserved" start="18" size="3" />
      <BitField name="DWIDTH" description="Destination transfer width. The source and destination widths can be different from each other. The hardware automatically packs and unpacks the data as required. 000 - Byte (8-bit) 001 - Halfword (16-bit) 010 - Word (32-bit) 011 to 111 - Reserved" start="21" size="3" />
      <BitField name="RESERVED" description="Reserved, and must be written as 0." start="24" size="2" />
      <BitField name="SI" description="Source increment: 0 - the source address is not incremented after each transfer. 1 - the source address is incremented after each transfer." start="26" size="1" />
      <BitField name="DI" description="Destination increment: 0 - the destination address is not incremented after each transfer. 1 - the destination address is incremented after each transfer." start="27" size="1" />
      <BitField name="PROT1" description="This is provided to the peripheral during a DMA bus access and indicates that the access is in user mode or privileged mode. This information is not used in the LPC178x/177x. 0 - access is in user mode. 1 - access is in privileged mode." start="28" size="1" />
      <BitField name="PROT2" description="This is provided to the peripheral during a DMA bus access and indicates to the peripheral that the access is bufferable or not bufferable. This information is not used in the LPC178x/177x. 0 - access is not bufferable. 1 - access is bufferable." start="29" size="1" />
      <BitField name="PROT3" description="This is provided to the peripheral during a DMA bus access and indicates to the peripheral that the access is cacheable or not cacheable. This information is not used in the LPC178x/177x. 0 - access is not cacheable. 1 - access is cacheable." start="30" size="1" />
      <BitField name="I" description="Terminal count interrupt enable bit. 0 - the terminal count interrupt is disabled. 1 - the terminal count interrupt is enabled." start="31" size="1" />
    </Register>
    <Register name="CONTROL3" description="DMA Channel 0 Control Register" start="+0x10C+96" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TRANSFERSIZE" description="Transfer size. This field sets the size of the transfer when the DMA controller is the flow controller, in which case the value must be set before the channel is enabled. Transfer size is updated as data transfers are completed. A read from this field indicates the number of transfers completed on the destination bus. Reading the register when the channel is active does not give useful information because by the time that the software has processed the value read, the channel might have progressed. It is intended to be used only when a channel is enabled and then disabled. The transfer size value is not used if a peripheral is the flow controller." start="0" size="12" />
      <BitField name="SBSIZE" description="Source burst size. Indicates the number of transfers that make up a source burst. This value must be set to the burst size of the source peripheral, or if the source is memory, to the memory boundary size. The burst size is the amount of data that is transferred when the DMACBREQ signal goes active in the source peripheral. 000 - 1 001 - 4 010 - 8 011 - 16 100 - 32 101 - 64 110 - 128 111 - 256" start="12" size="3" />
      <BitField name="DBSIZE" description="Destination burst size. Indicates the number of transfers that make up a destination burst transfer request. This value must be set to the burst size of the destination peripheral or, if the destination is memory, to the memory boundary size. The burst size is the amount of data that is transferred when the DMACBREQ signal goes active in the destination peripheral. 000 - 1 001 - 4 010 - 8 011 - 16 100 - 32 101 - 64 110 - 128 111 - 256" start="15" size="3" />
      <BitField name="SWIDTH" description="Source transfer width. The source and destination widths can be different from each other. The hardware automatically packs and unpacks the data as required. 000 - Byte (8-bit) 001 - Halfword (16-bit) 010 - Word (32-bit) 011 to 111 - Reserved" start="18" size="3" />
      <BitField name="DWIDTH" description="Destination transfer width. The source and destination widths can be different from each other. The hardware automatically packs and unpacks the data as required. 000 - Byte (8-bit) 001 - Halfword (16-bit) 010 - Word (32-bit) 011 to 111 - Reserved" start="21" size="3" />
      <BitField name="RESERVED" description="Reserved, and must be written as 0." start="24" size="2" />
      <BitField name="SI" description="Source increment: 0 - the source address is not incremented after each transfer. 1 - the source address is incremented after each transfer." start="26" size="1" />
      <BitField name="DI" description="Destination increment: 0 - the destination address is not incremented after each transfer. 1 - the destination address is incremented after each transfer." start="27" size="1" />
      <BitField name="PROT1" description="This is provided to the peripheral during a DMA bus access and indicates that the access is in user mode or privileged mode. This information is not used in the LPC178x/177x. 0 - access is in user mode. 1 - access is in privileged mode." start="28" size="1" />
      <BitField name="PROT2" description="This is provided to the peripheral during a DMA bus access and indicates to the peripheral that the access is bufferable or not bufferable. This information is not used in the LPC178x/177x. 0 - access is not bufferable. 1 - access is bufferable." start="29" size="1" />
      <BitField name="PROT3" description="This is provided to the peripheral during a DMA bus access and indicates to the peripheral that the access is cacheable or not cacheable. This information is not used in the LPC178x/177x. 0 - access is not cacheable. 1 - access is cacheable." start="30" size="1" />
      <BitField name="I" description="Terminal count interrupt enable bit. 0 - the terminal count interrupt is disabled. 1 - the terminal count interrupt is enabled." start="31" size="1" />
    </Register>
    <Register name="CONTROL4" description="DMA Channel 0 Control Register" start="+0x10C+128" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TRANSFERSIZE" description="Transfer size. This field sets the size of the transfer when the DMA controller is the flow controller, in which case the value must be set before the channel is enabled. Transfer size is updated as data transfers are completed. A read from this field indicates the number of transfers completed on the destination bus. Reading the register when the channel is active does not give useful information because by the time that the software has processed the value read, the channel might have progressed. It is intended to be used only when a channel is enabled and then disabled. The transfer size value is not used if a peripheral is the flow controller." start="0" size="12" />
      <BitField name="SBSIZE" description="Source burst size. Indicates the number of transfers that make up a source burst. This value must be set to the burst size of the source peripheral, or if the source is memory, to the memory boundary size. The burst size is the amount of data that is transferred when the DMACBREQ signal goes active in the source peripheral. 000 - 1 001 - 4 010 - 8 011 - 16 100 - 32 101 - 64 110 - 128 111 - 256" start="12" size="3" />
      <BitField name="DBSIZE" description="Destination burst size. Indicates the number of transfers that make up a destination burst transfer request. This value must be set to the burst size of the destination peripheral or, if the destination is memory, to the memory boundary size. The burst size is the amount of data that is transferred when the DMACBREQ signal goes active in the destination peripheral. 000 - 1 001 - 4 010 - 8 011 - 16 100 - 32 101 - 64 110 - 128 111 - 256" start="15" size="3" />
      <BitField name="SWIDTH" description="Source transfer width. The source and destination widths can be different from each other. The hardware automatically packs and unpacks the data as required. 000 - Byte (8-bit) 001 - Halfword (16-bit) 010 - Word (32-bit) 011 to 111 - Reserved" start="18" size="3" />
      <BitField name="DWIDTH" description="Destination transfer width. The source and destination widths can be different from each other. The hardware automatically packs and unpacks the data as required. 000 - Byte (8-bit) 001 - Halfword (16-bit) 010 - Word (32-bit) 011 to 111 - Reserved" start="21" size="3" />
      <BitField name="RESERVED" description="Reserved, and must be written as 0." start="24" size="2" />
      <BitField name="SI" description="Source increment: 0 - the source address is not incremented after each transfer. 1 - the source address is incremented after each transfer." start="26" size="1" />
      <BitField name="DI" description="Destination increment: 0 - the destination address is not incremented after each transfer. 1 - the destination address is incremented after each transfer." start="27" size="1" />
      <BitField name="PROT1" description="This is provided to the peripheral during a DMA bus access and indicates that the access is in user mode or privileged mode. This information is not used in the LPC178x/177x. 0 - access is in user mode. 1 - access is in privileged mode." start="28" size="1" />
      <BitField name="PROT2" description="This is provided to the peripheral during a DMA bus access and indicates to the peripheral that the access is bufferable or not bufferable. This information is not used in the LPC178x/177x. 0 - access is not bufferable. 1 - access is bufferable." start="29" size="1" />
      <BitField name="PROT3" description="This is provided to the peripheral during a DMA bus access and indicates to the peripheral that the access is cacheable or not cacheable. This information is not used in the LPC178x/177x. 0 - access is not cacheable. 1 - access is cacheable." start="30" size="1" />
      <BitField name="I" description="Terminal count interrupt enable bit. 0 - the terminal count interrupt is disabled. 1 - the terminal count interrupt is enabled." start="31" size="1" />
    </Register>
    <Register name="CONTROL5" description="DMA Channel 0 Control Register" start="+0x10C+160" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TRANSFERSIZE" description="Transfer size. This field sets the size of the transfer when the DMA controller is the flow controller, in which case the value must be set before the channel is enabled. Transfer size is updated as data transfers are completed. A read from this field indicates the number of transfers completed on the destination bus. Reading the register when the channel is active does not give useful information because by the time that the software has processed the value read, the channel might have progressed. It is intended to be used only when a channel is enabled and then disabled. The transfer size value is not used if a peripheral is the flow controller." start="0" size="12" />
      <BitField name="SBSIZE" description="Source burst size. Indicates the number of transfers that make up a source burst. This value must be set to the burst size of the source peripheral, or if the source is memory, to the memory boundary size. The burst size is the amount of data that is transferred when the DMACBREQ signal goes active in the source peripheral. 000 - 1 001 - 4 010 - 8 011 - 16 100 - 32 101 - 64 110 - 128 111 - 256" start="12" size="3" />
      <BitField name="DBSIZE" description="Destination burst size. Indicates the number of transfers that make up a destination burst transfer request. This value must be set to the burst size of the destination peripheral or, if the destination is memory, to the memory boundary size. The burst size is the amount of data that is transferred when the DMACBREQ signal goes active in the destination peripheral. 000 - 1 001 - 4 010 - 8 011 - 16 100 - 32 101 - 64 110 - 128 111 - 256" start="15" size="3" />
      <BitField name="SWIDTH" description="Source transfer width. The source and destination widths can be different from each other. The hardware automatically packs and unpacks the data as required. 000 - Byte (8-bit) 001 - Halfword (16-bit) 010 - Word (32-bit) 011 to 111 - Reserved" start="18" size="3" />
      <BitField name="DWIDTH" description="Destination transfer width. The source and destination widths can be different from each other. The hardware automatically packs and unpacks the data as required. 000 - Byte (8-bit) 001 - Halfword (16-bit) 010 - Word (32-bit) 011 to 111 - Reserved" start="21" size="3" />
      <BitField name="RESERVED" description="Reserved, and must be written as 0." start="24" size="2" />
      <BitField name="SI" description="Source increment: 0 - the source address is not incremented after each transfer. 1 - the source address is incremented after each transfer." start="26" size="1" />
      <BitField name="DI" description="Destination increment: 0 - the destination address is not incremented after each transfer. 1 - the destination address is incremented after each transfer." start="27" size="1" />
      <BitField name="PROT1" description="This is provided to the peripheral during a DMA bus access and indicates that the access is in user mode or privileged mode. This information is not used in the LPC178x/177x. 0 - access is in user mode. 1 - access is in privileged mode." start="28" size="1" />
      <BitField name="PROT2" description="This is provided to the peripheral during a DMA bus access and indicates to the peripheral that the access is bufferable or not bufferable. This information is not used in the LPC178x/177x. 0 - access is not bufferable. 1 - access is bufferable." start="29" size="1" />
      <BitField name="PROT3" description="This is provided to the peripheral during a DMA bus access and indicates to the peripheral that the access is cacheable or not cacheable. This information is not used in the LPC178x/177x. 0 - access is not cacheable. 1 - access is cacheable." start="30" size="1" />
      <BitField name="I" description="Terminal count interrupt enable bit. 0 - the terminal count interrupt is disabled. 1 - the terminal count interrupt is enabled." start="31" size="1" />
    </Register>
    <Register name="CONTROL6" description="DMA Channel 0 Control Register" start="+0x10C+192" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TRANSFERSIZE" description="Transfer size. This field sets the size of the transfer when the DMA controller is the flow controller, in which case the value must be set before the channel is enabled. Transfer size is updated as data transfers are completed. A read from this field indicates the number of transfers completed on the destination bus. Reading the register when the channel is active does not give useful information because by the time that the software has processed the value read, the channel might have progressed. It is intended to be used only when a channel is enabled and then disabled. The transfer size value is not used if a peripheral is the flow controller." start="0" size="12" />
      <BitField name="SBSIZE" description="Source burst size. Indicates the number of transfers that make up a source burst. This value must be set to the burst size of the source peripheral, or if the source is memory, to the memory boundary size. The burst size is the amount of data that is transferred when the DMACBREQ signal goes active in the source peripheral. 000 - 1 001 - 4 010 - 8 011 - 16 100 - 32 101 - 64 110 - 128 111 - 256" start="12" size="3" />
      <BitField name="DBSIZE" description="Destination burst size. Indicates the number of transfers that make up a destination burst transfer request. This value must be set to the burst size of the destination peripheral or, if the destination is memory, to the memory boundary size. The burst size is the amount of data that is transferred when the DMACBREQ signal goes active in the destination peripheral. 000 - 1 001 - 4 010 - 8 011 - 16 100 - 32 101 - 64 110 - 128 111 - 256" start="15" size="3" />
      <BitField name="SWIDTH" description="Source transfer width. The source and destination widths can be different from each other. The hardware automatically packs and unpacks the data as required. 000 - Byte (8-bit) 001 - Halfword (16-bit) 010 - Word (32-bit) 011 to 111 - Reserved" start="18" size="3" />
      <BitField name="DWIDTH" description="Destination transfer width. The source and destination widths can be different from each other. The hardware automatically packs and unpacks the data as required. 000 - Byte (8-bit) 001 - Halfword (16-bit) 010 - Word (32-bit) 011 to 111 - Reserved" start="21" size="3" />
      <BitField name="RESERVED" description="Reserved, and must be written as 0." start="24" size="2" />
      <BitField name="SI" description="Source increment: 0 - the source address is not incremented after each transfer. 1 - the source address is incremented after each transfer." start="26" size="1" />
      <BitField name="DI" description="Destination increment: 0 - the destination address is not incremented after each transfer. 1 - the destination address is incremented after each transfer." start="27" size="1" />
      <BitField name="PROT1" description="This is provided to the peripheral during a DMA bus access and indicates that the access is in user mode or privileged mode. This information is not used in the LPC178x/177x. 0 - access is in user mode. 1 - access is in privileged mode." start="28" size="1" />
      <BitField name="PROT2" description="This is provided to the peripheral during a DMA bus access and indicates to the peripheral that the access is bufferable or not bufferable. This information is not used in the LPC178x/177x. 0 - access is not bufferable. 1 - access is bufferable." start="29" size="1" />
      <BitField name="PROT3" description="This is provided to the peripheral during a DMA bus access and indicates to the peripheral that the access is cacheable or not cacheable. This information is not used in the LPC178x/177x. 0 - access is not cacheable. 1 - access is cacheable." start="30" size="1" />
      <BitField name="I" description="Terminal count interrupt enable bit. 0 - the terminal count interrupt is disabled. 1 - the terminal count interrupt is enabled." start="31" size="1" />
    </Register>
    <Register name="CONTROL7" description="DMA Channel 0 Control Register" start="+0x10C+224" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TRANSFERSIZE" description="Transfer size. This field sets the size of the transfer when the DMA controller is the flow controller, in which case the value must be set before the channel is enabled. Transfer size is updated as data transfers are completed. A read from this field indicates the number of transfers completed on the destination bus. Reading the register when the channel is active does not give useful information because by the time that the software has processed the value read, the channel might have progressed. It is intended to be used only when a channel is enabled and then disabled. The transfer size value is not used if a peripheral is the flow controller." start="0" size="12" />
      <BitField name="SBSIZE" description="Source burst size. Indicates the number of transfers that make up a source burst. This value must be set to the burst size of the source peripheral, or if the source is memory, to the memory boundary size. The burst size is the amount of data that is transferred when the DMACBREQ signal goes active in the source peripheral. 000 - 1 001 - 4 010 - 8 011 - 16 100 - 32 101 - 64 110 - 128 111 - 256" start="12" size="3" />
      <BitField name="DBSIZE" description="Destination burst size. Indicates the number of transfers that make up a destination burst transfer request. This value must be set to the burst size of the destination peripheral or, if the destination is memory, to the memory boundary size. The burst size is the amount of data that is transferred when the DMACBREQ signal goes active in the destination peripheral. 000 - 1 001 - 4 010 - 8 011 - 16 100 - 32 101 - 64 110 - 128 111 - 256" start="15" size="3" />
      <BitField name="SWIDTH" description="Source transfer width. The source and destination widths can be different from each other. The hardware automatically packs and unpacks the data as required. 000 - Byte (8-bit) 001 - Halfword (16-bit) 010 - Word (32-bit) 011 to 111 - Reserved" start="18" size="3" />
      <BitField name="DWIDTH" description="Destination transfer width. The source and destination widths can be different from each other. The hardware automatically packs and unpacks the data as required. 000 - Byte (8-bit) 001 - Halfword (16-bit) 010 - Word (32-bit) 011 to 111 - Reserved" start="21" size="3" />
      <BitField name="RESERVED" description="Reserved, and must be written as 0." start="24" size="2" />
      <BitField name="SI" description="Source increment: 0 - the source address is not incremented after each transfer. 1 - the source address is incremented after each transfer." start="26" size="1" />
      <BitField name="DI" description="Destination increment: 0 - the destination address is not incremented after each transfer. 1 - the destination address is incremented after each transfer." start="27" size="1" />
      <BitField name="PROT1" description="This is provided to the peripheral during a DMA bus access and indicates that the access is in user mode or privileged mode. This information is not used in the LPC178x/177x. 0 - access is in user mode. 1 - access is in privileged mode." start="28" size="1" />
      <BitField name="PROT2" description="This is provided to the peripheral during a DMA bus access and indicates to the peripheral that the access is bufferable or not bufferable. This information is not used in the LPC178x/177x. 0 - access is not bufferable. 1 - access is bufferable." start="29" size="1" />
      <BitField name="PROT3" description="This is provided to the peripheral during a DMA bus access and indicates to the peripheral that the access is cacheable or not cacheable. This information is not used in the LPC178x/177x. 0 - access is not cacheable. 1 - access is cacheable." start="30" size="1" />
      <BitField name="I" description="Terminal count interrupt enable bit. 0 - the terminal count interrupt is disabled. 1 - the terminal count interrupt is enabled." start="31" size="1" />
    </Register>
    <Register name="CONFIG0" description="DMA Channel 0 Configuration Register[1]" start="+0x110+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="E" description="Channel enable. Reading this bit indicates whether a channel is currently enabled or disabled: 0 = channel disabled. 1 = channel enabled. The Channel Enable bit status can also be found by reading the DMACEnbldChns Register. A channel is enabled by setting this bit. A channel can be disabled by clearing the Enable bit. This causes the current AHB transfer (if one is in progress) to complete and the channel is then disabled. Any data in the FIFO of the relevant channel is lost. Restarting the channel by setting the Channel Enable bit has unpredictable effects, the channel must be fully re-initialized. The channel is also disabled, and Channel Enable bit cleared, when the last LLI is reached, the DMA transfer is completed, or if a channel error is encountered. If a channel must be disabled without losing data in the FIFO, the Halt bit must be set so that further DMA requests are ignored. The Active bit must then be polled until it reaches 0, indicating that there is no data left in the FIFO. Finally, the Channel Enable bit can be cleared." start="0" size="1" />
      <BitField name="SRCPERIPHERAL" description="Source peripheral. This value selects the DMA source request peripheral. This field is ignored if the source of the transfer is from memory. See Table 672 for peripheral identification." start="1" size="5" />
      <BitField name="DESTPERIPHERAL" description="Destination peripheral. This value selects the DMA destination request peripheral. This field is ignored if the destination of the transfer is to memory. See Table 672 for peripheral identification." start="6" size="5" />
      <BitField name="TRANSFERTYPE" description="This value indicates the type of transfer and specifies the flow controller. The transfer type can be memory-to-memory, memory-to-peripheral, peripheral-to-memory, or peripheral-to-peripheral. Flow can be controlled by the DMA controller, the source peripheral, or the destination peripheral. Refer to Table 694 for the encoding of this field." start="11" size="3" />
      <BitField name="IE" description="Interrupt error mask. When cleared, this bit masks out the error interrupt of the relevant channel." start="14" size="1" />
      <BitField name="ITC" description="Terminal count interrupt mask. When cleared, this bit masks out the terminal count interrupt of the relevant channel." start="15" size="1" />
      <BitField name="L" description="Lock. When set, this bit enables locked transfers. This information is not used in the LPC178x/177x." start="16" size="1" />
      <BitField name="A" description="Active: 0 = there is no data in the FIFO of the channel. 1 = the channel FIFO has data. This value can be used with the Halt and Channel Enable bits to cleanly disable a DMA channel. This is a read-only bit." start="17" size="1" />
      <BitField name="H" description="Halt: 0 = enable DMA requests. 1 = ignore further source DMA requests. The contents of the channel FIFO are drained. This value can be used with the Active and Channel Enable bits to cleanly disable a DMA channel." start="18" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="19" size="13" />
    </Register>
    <Register name="CONFIG1" description="DMA Channel 0 Configuration Register[1]" start="+0x110+32" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="E" description="Channel enable. Reading this bit indicates whether a channel is currently enabled or disabled: 0 = channel disabled. 1 = channel enabled. The Channel Enable bit status can also be found by reading the DMACEnbldChns Register. A channel is enabled by setting this bit. A channel can be disabled by clearing the Enable bit. This causes the current AHB transfer (if one is in progress) to complete and the channel is then disabled. Any data in the FIFO of the relevant channel is lost. Restarting the channel by setting the Channel Enable bit has unpredictable effects, the channel must be fully re-initialized. The channel is also disabled, and Channel Enable bit cleared, when the last LLI is reached, the DMA transfer is completed, or if a channel error is encountered. If a channel must be disabled without losing data in the FIFO, the Halt bit must be set so that further DMA requests are ignored. The Active bit must then be polled until it reaches 0, indicating that there is no data left in the FIFO. Finally, the Channel Enable bit can be cleared." start="0" size="1" />
      <BitField name="SRCPERIPHERAL" description="Source peripheral. This value selects the DMA source request peripheral. This field is ignored if the source of the transfer is from memory. See Table 672 for peripheral identification." start="1" size="5" />
      <BitField name="DESTPERIPHERAL" description="Destination peripheral. This value selects the DMA destination request peripheral. This field is ignored if the destination of the transfer is to memory. See Table 672 for peripheral identification." start="6" size="5" />
      <BitField name="TRANSFERTYPE" description="This value indicates the type of transfer and specifies the flow controller. The transfer type can be memory-to-memory, memory-to-peripheral, peripheral-to-memory, or peripheral-to-peripheral. Flow can be controlled by the DMA controller, the source peripheral, or the destination peripheral. Refer to Table 694 for the encoding of this field." start="11" size="3" />
      <BitField name="IE" description="Interrupt error mask. When cleared, this bit masks out the error interrupt of the relevant channel." start="14" size="1" />
      <BitField name="ITC" description="Terminal count interrupt mask. When cleared, this bit masks out the terminal count interrupt of the relevant channel." start="15" size="1" />
      <BitField name="L" description="Lock. When set, this bit enables locked transfers. This information is not used in the LPC178x/177x." start="16" size="1" />
      <BitField name="A" description="Active: 0 = there is no data in the FIFO of the channel. 1 = the channel FIFO has data. This value can be used with the Halt and Channel Enable bits to cleanly disable a DMA channel. This is a read-only bit." start="17" size="1" />
      <BitField name="H" description="Halt: 0 = enable DMA requests. 1 = ignore further source DMA requests. The contents of the channel FIFO are drained. This value can be used with the Active and Channel Enable bits to cleanly disable a DMA channel." start="18" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="19" size="13" />
    </Register>
    <Register name="CONFIG2" description="DMA Channel 0 Configuration Register[1]" start="+0x110+64" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="E" description="Channel enable. Reading this bit indicates whether a channel is currently enabled or disabled: 0 = channel disabled. 1 = channel enabled. The Channel Enable bit status can also be found by reading the DMACEnbldChns Register. A channel is enabled by setting this bit. A channel can be disabled by clearing the Enable bit. This causes the current AHB transfer (if one is in progress) to complete and the channel is then disabled. Any data in the FIFO of the relevant channel is lost. Restarting the channel by setting the Channel Enable bit has unpredictable effects, the channel must be fully re-initialized. The channel is also disabled, and Channel Enable bit cleared, when the last LLI is reached, the DMA transfer is completed, or if a channel error is encountered. If a channel must be disabled without losing data in the FIFO, the Halt bit must be set so that further DMA requests are ignored. The Active bit must then be polled until it reaches 0, indicating that there is no data left in the FIFO. Finally, the Channel Enable bit can be cleared." start="0" size="1" />
      <BitField name="SRCPERIPHERAL" description="Source peripheral. This value selects the DMA source request peripheral. This field is ignored if the source of the transfer is from memory. See Table 672 for peripheral identification." start="1" size="5" />
      <BitField name="DESTPERIPHERAL" description="Destination peripheral. This value selects the DMA destination request peripheral. This field is ignored if the destination of the transfer is to memory. See Table 672 for peripheral identification." start="6" size="5" />
      <BitField name="TRANSFERTYPE" description="This value indicates the type of transfer and specifies the flow controller. The transfer type can be memory-to-memory, memory-to-peripheral, peripheral-to-memory, or peripheral-to-peripheral. Flow can be controlled by the DMA controller, the source peripheral, or the destination peripheral. Refer to Table 694 for the encoding of this field." start="11" size="3" />
      <BitField name="IE" description="Interrupt error mask. When cleared, this bit masks out the error interrupt of the relevant channel." start="14" size="1" />
      <BitField name="ITC" description="Terminal count interrupt mask. When cleared, this bit masks out the terminal count interrupt of the relevant channel." start="15" size="1" />
      <BitField name="L" description="Lock. When set, this bit enables locked transfers. This information is not used in the LPC178x/177x." start="16" size="1" />
      <BitField name="A" description="Active: 0 = there is no data in the FIFO of the channel. 1 = the channel FIFO has data. This value can be used with the Halt and Channel Enable bits to cleanly disable a DMA channel. This is a read-only bit." start="17" size="1" />
      <BitField name="H" description="Halt: 0 = enable DMA requests. 1 = ignore further source DMA requests. The contents of the channel FIFO are drained. This value can be used with the Active and Channel Enable bits to cleanly disable a DMA channel." start="18" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="19" size="13" />
    </Register>
    <Register name="CONFIG3" description="DMA Channel 0 Configuration Register[1]" start="+0x110+96" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="E" description="Channel enable. Reading this bit indicates whether a channel is currently enabled or disabled: 0 = channel disabled. 1 = channel enabled. The Channel Enable bit status can also be found by reading the DMACEnbldChns Register. A channel is enabled by setting this bit. A channel can be disabled by clearing the Enable bit. This causes the current AHB transfer (if one is in progress) to complete and the channel is then disabled. Any data in the FIFO of the relevant channel is lost. Restarting the channel by setting the Channel Enable bit has unpredictable effects, the channel must be fully re-initialized. The channel is also disabled, and Channel Enable bit cleared, when the last LLI is reached, the DMA transfer is completed, or if a channel error is encountered. If a channel must be disabled without losing data in the FIFO, the Halt bit must be set so that further DMA requests are ignored. The Active bit must then be polled until it reaches 0, indicating that there is no data left in the FIFO. Finally, the Channel Enable bit can be cleared." start="0" size="1" />
      <BitField name="SRCPERIPHERAL" description="Source peripheral. This value selects the DMA source request peripheral. This field is ignored if the source of the transfer is from memory. See Table 672 for peripheral identification." start="1" size="5" />
      <BitField name="DESTPERIPHERAL" description="Destination peripheral. This value selects the DMA destination request peripheral. This field is ignored if the destination of the transfer is to memory. See Table 672 for peripheral identification." start="6" size="5" />
      <BitField name="TRANSFERTYPE" description="This value indicates the type of transfer and specifies the flow controller. The transfer type can be memory-to-memory, memory-to-peripheral, peripheral-to-memory, or peripheral-to-peripheral. Flow can be controlled by the DMA controller, the source peripheral, or the destination peripheral. Refer to Table 694 for the encoding of this field." start="11" size="3" />
      <BitField name="IE" description="Interrupt error mask. When cleared, this bit masks out the error interrupt of the relevant channel." start="14" size="1" />
      <BitField name="ITC" description="Terminal count interrupt mask. When cleared, this bit masks out the terminal count interrupt of the relevant channel." start="15" size="1" />
      <BitField name="L" description="Lock. When set, this bit enables locked transfers. This information is not used in the LPC178x/177x." start="16" size="1" />
      <BitField name="A" description="Active: 0 = there is no data in the FIFO of the channel. 1 = the channel FIFO has data. This value can be used with the Halt and Channel Enable bits to cleanly disable a DMA channel. This is a read-only bit." start="17" size="1" />
      <BitField name="H" description="Halt: 0 = enable DMA requests. 1 = ignore further source DMA requests. The contents of the channel FIFO are drained. This value can be used with the Active and Channel Enable bits to cleanly disable a DMA channel." start="18" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="19" size="13" />
    </Register>
    <Register name="CONFIG4" description="DMA Channel 0 Configuration Register[1]" start="+0x110+128" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="E" description="Channel enable. Reading this bit indicates whether a channel is currently enabled or disabled: 0 = channel disabled. 1 = channel enabled. The Channel Enable bit status can also be found by reading the DMACEnbldChns Register. A channel is enabled by setting this bit. A channel can be disabled by clearing the Enable bit. This causes the current AHB transfer (if one is in progress) to complete and the channel is then disabled. Any data in the FIFO of the relevant channel is lost. Restarting the channel by setting the Channel Enable bit has unpredictable effects, the channel must be fully re-initialized. The channel is also disabled, and Channel Enable bit cleared, when the last LLI is reached, the DMA transfer is completed, or if a channel error is encountered. If a channel must be disabled without losing data in the FIFO, the Halt bit must be set so that further DMA requests are ignored. The Active bit must then be polled until it reaches 0, indicating that there is no data left in the FIFO. Finally, the Channel Enable bit can be cleared." start="0" size="1" />
      <BitField name="SRCPERIPHERAL" description="Source peripheral. This value selects the DMA source request peripheral. This field is ignored if the source of the transfer is from memory. See Table 672 for peripheral identification." start="1" size="5" />
      <BitField name="DESTPERIPHERAL" description="Destination peripheral. This value selects the DMA destination request peripheral. This field is ignored if the destination of the transfer is to memory. See Table 672 for peripheral identification." start="6" size="5" />
      <BitField name="TRANSFERTYPE" description="This value indicates the type of transfer and specifies the flow controller. The transfer type can be memory-to-memory, memory-to-peripheral, peripheral-to-memory, or peripheral-to-peripheral. Flow can be controlled by the DMA controller, the source peripheral, or the destination peripheral. Refer to Table 694 for the encoding of this field." start="11" size="3" />
      <BitField name="IE" description="Interrupt error mask. When cleared, this bit masks out the error interrupt of the relevant channel." start="14" size="1" />
      <BitField name="ITC" description="Terminal count interrupt mask. When cleared, this bit masks out the terminal count interrupt of the relevant channel." start="15" size="1" />
      <BitField name="L" description="Lock. When set, this bit enables locked transfers. This information is not used in the LPC178x/177x." start="16" size="1" />
      <BitField name="A" description="Active: 0 = there is no data in the FIFO of the channel. 1 = the channel FIFO has data. This value can be used with the Halt and Channel Enable bits to cleanly disable a DMA channel. This is a read-only bit." start="17" size="1" />
      <BitField name="H" description="Halt: 0 = enable DMA requests. 1 = ignore further source DMA requests. The contents of the channel FIFO are drained. This value can be used with the Active and Channel Enable bits to cleanly disable a DMA channel." start="18" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="19" size="13" />
    </Register>
    <Register name="CONFIG5" description="DMA Channel 0 Configuration Register[1]" start="+0x110+160" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="E" description="Channel enable. Reading this bit indicates whether a channel is currently enabled or disabled: 0 = channel disabled. 1 = channel enabled. The Channel Enable bit status can also be found by reading the DMACEnbldChns Register. A channel is enabled by setting this bit. A channel can be disabled by clearing the Enable bit. This causes the current AHB transfer (if one is in progress) to complete and the channel is then disabled. Any data in the FIFO of the relevant channel is lost. Restarting the channel by setting the Channel Enable bit has unpredictable effects, the channel must be fully re-initialized. The channel is also disabled, and Channel Enable bit cleared, when the last LLI is reached, the DMA transfer is completed, or if a channel error is encountered. If a channel must be disabled without losing data in the FIFO, the Halt bit must be set so that further DMA requests are ignored. The Active bit must then be polled until it reaches 0, indicating that there is no data left in the FIFO. Finally, the Channel Enable bit can be cleared." start="0" size="1" />
      <BitField name="SRCPERIPHERAL" description="Source peripheral. This value selects the DMA source request peripheral. This field is ignored if the source of the transfer is from memory. See Table 672 for peripheral identification." start="1" size="5" />
      <BitField name="DESTPERIPHERAL" description="Destination peripheral. This value selects the DMA destination request peripheral. This field is ignored if the destination of the transfer is to memory. See Table 672 for peripheral identification." start="6" size="5" />
      <BitField name="TRANSFERTYPE" description="This value indicates the type of transfer and specifies the flow controller. The transfer type can be memory-to-memory, memory-to-peripheral, peripheral-to-memory, or peripheral-to-peripheral. Flow can be controlled by the DMA controller, the source peripheral, or the destination peripheral. Refer to Table 694 for the encoding of this field." start="11" size="3" />
      <BitField name="IE" description="Interrupt error mask. When cleared, this bit masks out the error interrupt of the relevant channel." start="14" size="1" />
      <BitField name="ITC" description="Terminal count interrupt mask. When cleared, this bit masks out the terminal count interrupt of the relevant channel." start="15" size="1" />
      <BitField name="L" description="Lock. When set, this bit enables locked transfers. This information is not used in the LPC178x/177x." start="16" size="1" />
      <BitField name="A" description="Active: 0 = there is no data in the FIFO of the channel. 1 = the channel FIFO has data. This value can be used with the Halt and Channel Enable bits to cleanly disable a DMA channel. This is a read-only bit." start="17" size="1" />
      <BitField name="H" description="Halt: 0 = enable DMA requests. 1 = ignore further source DMA requests. The contents of the channel FIFO are drained. This value can be used with the Active and Channel Enable bits to cleanly disable a DMA channel." start="18" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="19" size="13" />
    </Register>
    <Register name="CONFIG6" description="DMA Channel 0 Configuration Register[1]" start="+0x110+192" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="E" description="Channel enable. Reading this bit indicates whether a channel is currently enabled or disabled: 0 = channel disabled. 1 = channel enabled. The Channel Enable bit status can also be found by reading the DMACEnbldChns Register. A channel is enabled by setting this bit. A channel can be disabled by clearing the Enable bit. This causes the current AHB transfer (if one is in progress) to complete and the channel is then disabled. Any data in the FIFO of the relevant channel is lost. Restarting the channel by setting the Channel Enable bit has unpredictable effects, the channel must be fully re-initialized. The channel is also disabled, and Channel Enable bit cleared, when the last LLI is reached, the DMA transfer is completed, or if a channel error is encountered. If a channel must be disabled without losing data in the FIFO, the Halt bit must be set so that further DMA requests are ignored. The Active bit must then be polled until it reaches 0, indicating that there is no data left in the FIFO. Finally, the Channel Enable bit can be cleared." start="0" size="1" />
      <BitField name="SRCPERIPHERAL" description="Source peripheral. This value selects the DMA source request peripheral. This field is ignored if the source of the transfer is from memory. See Table 672 for peripheral identification." start="1" size="5" />
      <BitField name="DESTPERIPHERAL" description="Destination peripheral. This value selects the DMA destination request peripheral. This field is ignored if the destination of the transfer is to memory. See Table 672 for peripheral identification." start="6" size="5" />
      <BitField name="TRANSFERTYPE" description="This value indicates the type of transfer and specifies the flow controller. The transfer type can be memory-to-memory, memory-to-peripheral, peripheral-to-memory, or peripheral-to-peripheral. Flow can be controlled by the DMA controller, the source peripheral, or the destination peripheral. Refer to Table 694 for the encoding of this field." start="11" size="3" />
      <BitField name="IE" description="Interrupt error mask. When cleared, this bit masks out the error interrupt of the relevant channel." start="14" size="1" />
      <BitField name="ITC" description="Terminal count interrupt mask. When cleared, this bit masks out the terminal count interrupt of the relevant channel." start="15" size="1" />
      <BitField name="L" description="Lock. When set, this bit enables locked transfers. This information is not used in the LPC178x/177x." start="16" size="1" />
      <BitField name="A" description="Active: 0 = there is no data in the FIFO of the channel. 1 = the channel FIFO has data. This value can be used with the Halt and Channel Enable bits to cleanly disable a DMA channel. This is a read-only bit." start="17" size="1" />
      <BitField name="H" description="Halt: 0 = enable DMA requests. 1 = ignore further source DMA requests. The contents of the channel FIFO are drained. This value can be used with the Active and Channel Enable bits to cleanly disable a DMA channel." start="18" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="19" size="13" />
    </Register>
    <Register name="CONFIG7" description="DMA Channel 0 Configuration Register[1]" start="+0x110+224" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="E" description="Channel enable. Reading this bit indicates whether a channel is currently enabled or disabled: 0 = channel disabled. 1 = channel enabled. The Channel Enable bit status can also be found by reading the DMACEnbldChns Register. A channel is enabled by setting this bit. A channel can be disabled by clearing the Enable bit. This causes the current AHB transfer (if one is in progress) to complete and the channel is then disabled. Any data in the FIFO of the relevant channel is lost. Restarting the channel by setting the Channel Enable bit has unpredictable effects, the channel must be fully re-initialized. The channel is also disabled, and Channel Enable bit cleared, when the last LLI is reached, the DMA transfer is completed, or if a channel error is encountered. If a channel must be disabled without losing data in the FIFO, the Halt bit must be set so that further DMA requests are ignored. The Active bit must then be polled until it reaches 0, indicating that there is no data left in the FIFO. Finally, the Channel Enable bit can be cleared." start="0" size="1" />
      <BitField name="SRCPERIPHERAL" description="Source peripheral. This value selects the DMA source request peripheral. This field is ignored if the source of the transfer is from memory. See Table 672 for peripheral identification." start="1" size="5" />
      <BitField name="DESTPERIPHERAL" description="Destination peripheral. This value selects the DMA destination request peripheral. This field is ignored if the destination of the transfer is to memory. See Table 672 for peripheral identification." start="6" size="5" />
      <BitField name="TRANSFERTYPE" description="This value indicates the type of transfer and specifies the flow controller. The transfer type can be memory-to-memory, memory-to-peripheral, peripheral-to-memory, or peripheral-to-peripheral. Flow can be controlled by the DMA controller, the source peripheral, or the destination peripheral. Refer to Table 694 for the encoding of this field." start="11" size="3" />
      <BitField name="IE" description="Interrupt error mask. When cleared, this bit masks out the error interrupt of the relevant channel." start="14" size="1" />
      <BitField name="ITC" description="Terminal count interrupt mask. When cleared, this bit masks out the terminal count interrupt of the relevant channel." start="15" size="1" />
      <BitField name="L" description="Lock. When set, this bit enables locked transfers. This information is not used in the LPC178x/177x." start="16" size="1" />
      <BitField name="A" description="Active: 0 = there is no data in the FIFO of the channel. 1 = the channel FIFO has data. This value can be used with the Halt and Channel Enable bits to cleanly disable a DMA channel. This is a read-only bit." start="17" size="1" />
      <BitField name="H" description="Halt: 0 = enable DMA requests. 1 = ignore further source DMA requests. The contents of the channel FIFO are drained. This value can be used with the Active and Channel Enable bits to cleanly disable a DMA channel." start="18" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="19" size="13" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ETHERNET" description="Ethernet" start="0x20084000">
    <Register name="MAC1" description="MAC configuration register 1." start="+0x000" access="Read/Write" reset_value="0x8000" reset_mask="0xFFFFFFFF">
      <BitField name="RXENABLE" description="RECEIVE ENABLE. Set this to allow receive frames to be received. Internally the MAC synchronizes this control bit to the incoming receive stream." start="0" size="1" />
      <BitField name="PARF" description="PASS ALL RECEIVE FRAMES. When enabled (set to 1), the MAC will pass all frames regardless of type (normal vs. Control). When disabled, the MAC does not pass valid Control frames." start="1" size="1" />
      <BitField name="RXFLOWCTRL" description="RX FLOW CONTROL. When enabled (set to 1), the MAC acts upon received PAUSE Flow Control frames. When disabled, received PAUSE Flow Control frames are ignored." start="2" size="1" />
      <BitField name="TXFLOWCTRL" description="TX FLOW CONTROL. When enabled (set to 1), PAUSE Flow Control frames are allowed to be transmitted. When disabled, Flow Control frames are blocked." start="3" size="1" />
      <BitField name="LOOPBACK" description="Setting this bit will cause the MAC Transmit interface to be looped back to the MAC Receive interface. Clearing this bit results in normal operation." start="4" size="1" />
      <BitField name="RESERVED" description="Unused" start="5" size="3" />
      <BitField name="RESETTX" description="Setting this bit will put the Transmit Function logic in reset." start="8" size="1" />
      <BitField name="RESETMCSTX" description="Setting this bit resets the MAC Control Sublayer / Transmit logic. The MCS logic implements flow control." start="9" size="1" />
      <BitField name="RESETRX" description="Setting this bit will put the Ethernet receive logic in reset." start="10" size="1" />
      <BitField name="RESETMCSRX" description="Setting this bit resets the MAC Control Sublayer / Receive logic. The MCS logic implements flow control." start="11" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="12" size="2" />
      <BitField name="SIMRESET" description="SIMULATION RESET. Setting this bit will cause a reset to the random number generator within the Transmit Function." start="14" size="1" />
      <BitField name="SOFTRESET" description="SOFT RESET. Setting this bit will put all modules within the MAC in reset except the Host Interface." start="15" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="16" />
    </Register>
    <Register name="MAC2" description="MAC configuration register 2." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FULLDUPLEX" description="When enabled (set to 1), the MAC operates in Full-Duplex mode. When disabled, the MAC operates in Half-Duplex mode." start="0" size="1" />
      <BitField name="FLC" description="FRAMELENGTH CHECKING. When enabled (set to 1), both transmit and receive frame lengths are compared to the Length/Type field. If the Length/Type field represents a length then the check is performed. Mismatches are reported in the StatusInfo word for each received frame." start="1" size="1" />
      <BitField name="HFEN" description="HUGE FRAME ENABLEWhen enabled (set to 1), frames of any length are transmitted and received." start="2" size="1" />
      <BitField name="DELAYEDCRC" description="DELAYED CRC. This bit determines the number of bytes, if any, of proprietary header information that exist on the front of IEEE 802.3 frames. When 1, four bytes of header (ignored by the CRC function) are added. When 0, there is no proprietary header." start="3" size="1" />
      <BitField name="CRCEN" description="CRC ENABLESet this bit to append a CRC to every frame whether padding was required or not. Must be set if PAD/CRC ENABLE is set. Clear this bit if frames presented to the MAC contain a CRC." start="4" size="1" />
      <BitField name="PADCRCEN" description="PAD CRC ENABLE. Set this bit to have the MAC pad all short frames. Clear this bit if frames presented to the MAC have a valid length. This bit is used in conjunction with AUTO PAD ENABLE and VLAN PAD ENABLE. See Table 153 - Pad Operation for details on the pad function." start="5" size="1" />
      <BitField name="VLANPADEN" description="VLAN PAD ENABLE. Set this bit to cause the MAC to pad all short frames to 64 bytes and append a valid CRC. Consult Table 153 - Pad Operation for more information on the various padding features. Note: This bit is ignored if PAD / CRC ENABLE is cleared." start="6" size="1" />
      <BitField name="AUTODETPADEN" description="AUTODETECTPAD ENABLE. Set this bit to cause the MAC to automatically detect the type of frame, either tagged or un-tagged, by comparing the two octets following the source address with 0x8100 (VLAN Protocol ID) and pad accordingly. Table 153 - Pad Operation provides a description of the pad function based on the configuration of this register. Note: This bit is ignored if PAD / CRC ENABLE is cleared." start="7" size="1" />
      <BitField name="PPENF" description="PURE PREAMBLE ENFORCEMEN. When enabled (set to 1), the MAC will verify the content of the preamble to ensure it contains 0x55 and is error-free. A packet with an incorrect preamble is discarded. When disabled, no preamble checking is performed." start="8" size="1" />
      <BitField name="LPENF" description="LONG PREAMBLE ENFORCEMENT. When enabled (set to 1), the MAC only allows receive packets which contain preamble fields less than 12 bytes in length. When disabled, the MAC allows any length preamble as per the Standard." start="9" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="2" />
      <BitField name="NOBACKOFF" description="When enabled (set to 1), the MAC will immediately retransmit following a collision rather than using the Binary Exponential Backoff algorithm as specified in the Standard." start="12" size="1" />
      <BitField name="BP_NOBACKOFF" description="BACK PRESSURE / NO BACKOFF. When enabled (set to 1), after the MAC incidentally causes a collision during back pressure, it will immediately retransmit without backoff, reducing the chance of further collisions and ensuring transmit packets get sent." start="13" size="1" />
      <BitField name="EXCESSDEFER" description="When enabled (set to 1) the MAC will defer to carrier indefinitely as per the Standard. When disabled, the MAC will abort when the excessive deferral limit is reached." start="14" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="15" size="17" />
    </Register>
    <Register name="IPGT" description="Back-to-Back Inter-Packet-Gap register." start="+0x008" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="BTOBINTEGAP" description="BACK-TO-BACK INTER-PACKET-GAP.This is a programmable field representing the nibble time offset of the minimum possible period between the end of any transmitted packet to the beginning of the next. In Full-Duplex mode, the register value should be the desired period in nibble times minus 3. In Half-Duplex mode, the register value should be the desired period in nibble times minus 6. In Full-Duplex the recommended setting is 0x15 (21d), which represents the minimum IPG of 960 ns (in 100 Mbps mode) or 9.6 us (in 10 Mbps mode). In Half-Duplex the recommended setting is 0x12 (18d), which also represents the minimum IPG of 960 ns (in 100 Mbps mode) or 9.6 us (in 10 Mbps mode)." start="0" size="7" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="7" size="25" />
    </Register>
    <Register name="IPGR" description="Non Back-to-Back Inter-Packet-Gap register." start="+0x00C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="NBTOBINTEGAP2" description="NON-BACK-TO-BACK INTER-PACKET-GAP PART2. This is a programmable field representing the Non-Back-to-Back Inter-Packet-Gap. The recommended value is 0x12 (18d), which represents the minimum IPG of 960 ns (in 100 Mbps mode) or 9.6 us (in 10 Mbps mode)." start="0" size="7" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="7" size="1" />
      <BitField name="NBTOBINTEGAP1" description="NON-BACK-TO-BACK INTER-PACKET-GAP PART1. This is a programmable field representing the optional carrierSense window referenced in IEEE 802.3/4.2.3.2.1 'Carrier Deference'. If carrier is detected during the timing of IPGR1, the MAC defers to carrier. If, however, carrier becomes active after IPGR1, the MAC continues timing IPGR2 and transmits, knowingly causing a collision, thus ensuring fair access to medium. Its range of values is 0x0 to IPGR2. The recommended value is 0xC (12d)" start="8" size="7" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="15" size="17" />
    </Register>
    <Register name="CLRT" description="Collision window / Retry register." start="+0x010" access="Read/Write" reset_value="0x370F" reset_mask="0xFFFFFFFF">
      <BitField name="RETRANSMAX" description="RETRANSMISSION MAXIMUM.This is a programmable field specifying the number of retransmission attempts following a collision before aborting the packet due to excessive collisions. The Standard specifies the attemptLimit to be 0xF (15d). See IEEE 802.3/4.2.3.2.5." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="4" />
      <BitField name="COLLWIN" description="COLLISION WINDOW. This is a programmable field representing the slot time or collision window during which collisions occur in properly configured networks. The default value of 0x37 (55d) represents a 56 byte window following the preamble and SFD." start="8" size="6" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="14" size="18" />
    </Register>
    <Register name="MAXF" description="Maximum Frame register." start="+0x014" access="Read/Write" reset_value="0x0600" reset_mask="0xFFFFFFFF">
      <BitField name="MAXFLEN" description="MAXIMUM FRAME LENGTH. This field resets to the value 0x0600, which represents a maximum receive frame of 1536 octets. An untagged maximum size Ethernet frame is 1518 octets. A tagged frame adds four octets for a total of 1522 octets. If a shorter maximum length restriction is desired, program this 16-bit field." start="0" size="16" />
      <BitField name="RESERVED" description="Unused" start="16" size="16" />
    </Register>
    <Register name="SUPP" description="PHY Support register." start="+0x018" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Unused" start="0" size="8" />
      <BitField name="SPEED" description="This bit configures the Reduced MII logic for the current operating speed. When set, 100 Mbps mode is selected. When cleared, 10 Mbps mode is selected." start="8" size="1" />
      <BitField name="RESERVED" description="Unused" start="9" size="23" />
    </Register>
    <Register name="TEST" description="Test register." start="+0x01C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SCPQ" description="SHORTCUT PAUSE QUANTA. This bit reduces the effective PAUSE quanta from 64 byte-times to 1 byte-time." start="0" size="1" />
      <BitField name="TESTPAUSE" description="This bit causes the MAC Control sublayer to inhibit transmissions, just as if a PAUSE Receive Control frame with a nonzero pause time parameter was received." start="1" size="1" />
      <BitField name="TESTBP" description="TEST BACKPRESSURE. Setting this bit will cause the MAC to assert backpressure on the link. Backpressure causes preamble to be transmitted, raising carrier sense. A transmit packet from the system will be sent during backpressure." start="2" size="1" />
      <BitField name="RESERVED" description="Unused" start="3" size="29" />
    </Register>
    <Register name="MCFG" description="MII Mgmt Configuration register." start="+0x020" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SCANINC" description="SCAN INCREMENT. Set this bit to cause the MII Management hardware to perform read cycles across a range of PHYs. When set, the MII Management hardware will perform read cycles from address 1 through the value set in PHY ADDRESS[4:0]. Clear this bit to allow continuous reads of the same PHY." start="0" size="1" />
      <BitField name="SUPPPREAMBLE" description="SUPPRESS PREAMBLE. Set this bit to cause the MII Management hardware to perform read/write cycles without the 32-bit preamble field. Clear this bit to cause normal cycles to be performed. Some PHYs support suppressed preamble." start="1" size="1" />
      <BitField name="CLOCKSEL" description="CLOCK SELECT. This field is used by the clock divide logic in creating the MII Management Clock (MDC) which IEEE 802.3u defines to be no faster than 2.5 MHz. Some PHYs support clock rates up to 12.5 MHz, however. The AHB bus clock (HCLK) is divided by the specified amount. Refer to Table 160 below for the definition of values for this field." start="2" size="4" />
      <BitField name="RESERVED" description="Unused" start="6" size="9" />
      <BitField name="RESETMIIMGMT" description="RESET MII MGMT. This bit resets the MII Management hardware." start="15" size="1" />
      <BitField name="RESERVED" description="Unused" start="16" size="16" />
    </Register>
    <Register name="MCMD" description="MII Mgmt Command register." start="+0x024" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="READ" description="This bit causes the MII Management hardware to perform a single Read cycle. The Read data is returned in Register MRDD (MII Mgmt Read Data)." start="0" size="1" />
      <BitField name="SCAN" description="This bit causes the MII Management hardware to perform Read cycles continuously. This is useful for monitoring Link Fail for example." start="1" size="1" />
      <BitField name="RESERVED" description="Unused" start="2" size="30" />
    </Register>
    <Register name="MADR" description="MII Mgmt Address register." start="+0x028" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="REGADDR" description="REGISTER ADDRESS. This field represents the 5-bit Register Address field of Mgmt cycles. Up to 32 registers can be accessed." start="0" size="5" />
      <BitField name="RESERVED" description="Unused" start="5" size="3" />
      <BitField name="PHYADDR" description="PHY ADDRESS. This field represents the 5-bit PHY Address field of Mgmt cycles. Up to 31 PHYs can be addressed (0 is reserved)." start="8" size="5" />
      <BitField name="RESERVED" description="Unused" start="13" size="19" />
    </Register>
    <Register name="MWTD" description="MII Mgmt Write Data register." start="+0x02C" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="WRITEDATA" description="WRITE DATA. When written, an MII Mgmt write cycle is performed using the 16-bit data and the pre-configured PHY and Register addresses from the MII Mgmt Address register (MADR)." start="0" size="16" />
      <BitField name="RESERVED" description="Unused" start="16" size="16" />
    </Register>
    <Register name="MRDD" description="MII Mgmt Read Data register." start="+0x030" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="READDATA" description="READ DATA. Following an MII Mgmt Read Cycle, the 16-bit data can be read from this location." start="0" size="16" />
      <BitField name="RESERVED" description="Unused" start="16" size="16" />
    </Register>
    <Register name="MIND" description="MII Mgmt Indicators register." start="+0x034" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="BUSY" description="When 1 is returned - indicates MII Mgmt is currently performing an MII Mgmt Read or Write cycle." start="0" size="1" />
      <BitField name="SCANNING" description="When 1 is returned - indicates a scan operation (continuous MII Mgmt Read cycles) is in progress." start="1" size="1" />
      <BitField name="NOTVALID" description="When 1 is returned - indicates MII Mgmt Read cycle has not completed and the Read Data is not yet valid." start="2" size="1" />
      <BitField name="MIILINKFAIL" description="When 1 is returned - indicates that an MII Mgmt link fail has occurred." start="3" size="1" />
      <BitField name="RESERVED" description="Unused" start="4" size="28" />
    </Register>
    <Register name="SA0" description="Station Address 0 register." start="+0x040" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SADDR2" description="STATION ADDRESS, 2nd octet. This field holds the second octet of the station address." start="0" size="8" />
      <BitField name="SADDR1" description="STATION ADDRESS, 1st octet. This field holds the first octet of the station address." start="8" size="8" />
      <BitField name="RESERVED" description="Unused" start="16" size="16" />
    </Register>
    <Register name="SA1" description="Station Address 1 register." start="+0x044" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SADDR4" description="STATION ADDRESS, 4th octet. This field holds the fourth octet of the station address." start="0" size="8" />
      <BitField name="SADDR3" description="STATION ADDRESS, 3rd octet. This field holds the third octet of the station address." start="8" size="8" />
      <BitField name="RESERVED" description="Unused" start="16" size="16" />
    </Register>
    <Register name="SA2" description="Station Address 2 register." start="+0x048" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SADDR6" description="STATION ADDRESS, 6th octet. This field holds the sixth octet of the station address." start="0" size="8" />
      <BitField name="SADDR5" description="STATION ADDRESS, 5th octet. This field holds the fifth octet of the station address." start="8" size="8" />
      <BitField name="RESERVED" description="Unused" start="16" size="16" />
    </Register>
    <Register name="COMMAND" description="Command register." start="+0x100" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RXENABLE" description="Enable receive." start="0" size="1" />
      <BitField name="TXENABLE" description="Enable transmit." start="1" size="1" />
      <BitField name="RESERVED" description="Unused" start="2" size="1" />
      <BitField name="REGRESET" description="When a  1  is written, all datapaths and the host registers are reset. The MAC needs to be reset separately." start="3" size="1" />
      <BitField name="TXRESET" description="When a  1  is written, the transmit datapath is reset." start="4" size="1" />
      <BitField name="RXRESET" description="When a  1  is written, the receive datapath is reset." start="5" size="1" />
      <BitField name="PASSRUNTFRAME" description="When set to  1 , passes runt frames s1maller than 64 bytes to memory unless they have a CRC error. If 0 runt frames are filtered out." start="6" size="1" />
      <BitField name="PASSRXFILTER" description="When set to  1 , disables receive filtering i.e. all frames received are written to memory." start="7" size="1" />
      <BitField name="TXFLOWCONTROL" description="Enable IEEE 802.3 / clause 31 flow control sending pause frames in full duplex and continuous preamble in half duplex." start="8" size="1" />
      <BitField name="RMII" description="When set to  1 , RMII mode is selected; if 0, MII mode is selected." start="9" size="1" />
      <BitField name="FULLDUPLEX" description="When set to  1 , indicates full duplex operation." start="10" size="1" />
      <BitField name="RESERVED" description="Unused" start="11" size="21" />
    </Register>
    <Register name="STATUS" description="Status register." start="+0x104" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RXSTATUS" description="If 1, the receive channel is active. If 0, the receive channel is inactive." start="0" size="1" />
      <BitField name="TXSTATUS" description="If 1, the transmit channel is active. If 0, the transmit channel is inactive." start="1" size="1" />
      <BitField name="RESERVED" description="Unused" start="2" size="30" />
    </Register>
    <Register name="RXDESCRIPTOR" description="Receive descriptor base address register." start="+0x108" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Fixed to 00" start="0" size="2" />
      <BitField name="RXDESCRIPTOR" description="MSBs of receive descriptor base address." start="2" size="30" />
    </Register>
    <Register name="RXSTATUS" description="Receive status base address register." start="+0x10C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Fixed to 000" start="0" size="3" />
      <BitField name="RXSTATUS" description="MSBs of receive status base address." start="3" size="29" />
    </Register>
    <Register name="RXDESCRIPTORNUMBER" description="Receive number of descriptors register." start="+0x110" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RXDESCRIPTORN" description="RxDescriptorNumber. Number of descriptors in the descriptor array for which RxDescriptor is the base address. The number of descriptors is minus one encoded." start="0" size="16" />
      <BitField name="RESERVED" description="Unused" start="16" size="16" />
    </Register>
    <Register name="RXPRODUCEINDEX" description="Receive produce index register." start="+0x114" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RXPRODUCEIX" description="Index of the descriptor that is going to be filled next by the receive datapath." start="0" size="16" />
      <BitField name="RESERVED" description="Unused" start="16" size="16" />
    </Register>
    <Register name="RXCONSUMEINDEX" description="Receive consume index register." start="+0x118" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RXCONSUMEIX" description="Index of the descriptor that is going to be processed next by the receive" start="0" size="16" />
      <BitField name="RESERVED" description="Unused" start="16" size="16" />
    </Register>
    <Register name="TXDESCRIPTOR" description="Transmit descriptor base address register." start="+0x11C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Fixed to 00" start="0" size="2" />
      <BitField name="TXD" description="TxDescriptor. MSBs of transmit descriptor base address." start="2" size="30" />
    </Register>
    <Register name="TXSTATUS" description="Transmit status base address register." start="+0x120" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Fixed to 00" start="0" size="2" />
      <BitField name="TXSTAT" description="TxStatus. MSBs of transmit status base address." start="2" size="30" />
    </Register>
    <Register name="TXDESCRIPTORNUMBER" description="Transmit number of descriptors register." start="+0x124" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXDN" description="TxDescriptorNumber. Number of descriptors in the descriptor array for which TxDescriptor is the base address. The register is minus one encoded." start="0" size="16" />
      <BitField name="RESERVED" description="Unused" start="16" size="16" />
    </Register>
    <Register name="TXPRODUCEINDEX" description="Transmit produce index register." start="+0x128" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXPI" description="TxProduceIndex. Index of the descriptor that is going to be filled next by the transmit software driver." start="0" size="16" />
      <BitField name="RESERVED" description="Unused" start="16" size="16" />
    </Register>
    <Register name="TXCONSUMEINDEX" description="Transmit consume index register." start="+0x12C" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXCI" description="TxConsumeIndex. Index of the descriptor that is going to be transmitted next by the transmit datapath." start="0" size="16" />
      <BitField name="RESERVED" description="Unused" start="16" size="16" />
    </Register>
    <Register name="TSV0" description="Transmit status vector 0 register." start="+0x158" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRCERR" description="CRC error. The attached CRC in the packet did not match the internally generated CRC." start="0" size="1" />
      <BitField name="LCE" description="Length check error. Indicates the frame length field does not match the actual number of data items and is not a type field." start="1" size="1" />
      <BitField name="LOR" description="Length out of range. Indicates that frame type/length field was larger than 1500 bytes. The EMAC doesn't distinguish the frame type and frame length, so, e.g. when the IP(0x8000) or ARP(0x0806) packets are received, it compares the frame type with the max length and gives the &quot;Length out of range&quot; error. In fact, this bit is not an error indication, but simply a statement by the chip regarding the status of the received frame." start="2" size="1" />
      <BitField name="DONE" description="Transmission of packet was completed." start="3" size="1" />
      <BitField name="MULTICAST" description="Packet's destination was a multicast address." start="4" size="1" />
      <BitField name="BROADCAST" description="Packet's destination was a broadcast address." start="5" size="1" />
      <BitField name="PACKETDEFER" description="Packet was deferred for at least one attempt, but less than an excessive defer." start="6" size="1" />
      <BitField name="EXDF" description="Excessive Defer. Packet was deferred in excess of 6071 nibble times in 100 Mbps or 24287 bit times in 10 Mbps mode." start="7" size="1" />
      <BitField name="EXCOL" description="Excessive Collision. Packet was aborted due to exceeding of maximum allowed number of collisions." start="8" size="1" />
      <BitField name="LCOL" description="Late Collision. Collision occurred beyond collision window, 512 bit times." start="9" size="1" />
      <BitField name="GIANT" description="Byte count in frame was greater than can be represented in the transmit byte count field in TSV1." start="10" size="1" />
      <BitField name="UNDERRUN" description="Host side caused buffer underrun." start="11" size="1" />
      <BitField name="TOTALBYTES" description="The total number of bytes transferred including collided attempts." start="12" size="16" />
      <BitField name="CONTROLFRAME" description="The frame was a control frame." start="28" size="1" />
      <BitField name="PAUSE" description="The frame was a control frame with a valid PAUSE opcode." start="29" size="1" />
      <BitField name="BACKPRESSURE" description="Carrier-sense method backpressure was previously applied." start="30" size="1" />
      <BitField name="VLAN" description="Frame's length/type field contained 0x8100 which is the VLAN protocol identifier." start="31" size="1" />
    </Register>
    <Register name="TSV1" description="Transmit status vector 1 register." start="+0x15C" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TBC" description="Transmit byte count. The total number of bytes in the frame, not counting the collided bytes." start="0" size="16" />
      <BitField name="TCC" description="Transmit collision count. Number of collisions the current packet incurred during transmission attempts. The maximum number of collisions (16) cannot be represented." start="16" size="4" />
      <BitField name="RESERVED" description="Unused" start="20" size="12" />
    </Register>
    <Register name="RSV" description="Receive status vector register." start="+0x160" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RBC" description="Received byte count. Indicates length of received frame." start="0" size="16" />
      <BitField name="PPI" description="Packet previously ignored. Indicates that a packet was dropped." start="16" size="1" />
      <BitField name="RXDVSEEN" description="RXDV event previously seen. Indicates that the last receive event seen was not long enough to be a valid packet." start="17" size="1" />
      <BitField name="CESEEN" description="Carrier event previously seen. Indicates that at some time since the last receive statistics, a carrier event was detected." start="18" size="1" />
      <BitField name="RCV" description="Receive code violation. Indicates that received PHY data does not represent a valid receive code." start="19" size="1" />
      <BitField name="CRCERR" description="CRC error. The attached CRC in the packet did not match the internally generated CRC." start="20" size="1" />
      <BitField name="LCERR" description="Length check error. Indicates the frame length field does not match the actual number of data items and is not a type field." start="21" size="1" />
      <BitField name="LOR" description="Length out of range. Indicates that frame type/length field was larger than 1518 bytes. The EMAC doesn't distinguish the frame type and frame length, so, e.g. when the IP(0x8000) or ARP(0x0806) packets are received, it compares the frame type with the max length and gives the &quot;Length out of range&quot; error. In fact, this bit is not an error indication, but simply a statement by the chip regarding the status of the received frame." start="22" size="1" />
      <BitField name="ROK" description="Receive OK. The packet had valid CRC and no symbol errors." start="23" size="1" />
      <BitField name="MULTICAST" description="The packet destination was a multicast address." start="24" size="1" />
      <BitField name="BROADCAST" description="The packet destination was a broadcast address." start="25" size="1" />
      <BitField name="DRIBBLENIBBLE" description="Indicates that after the end of packet another 1-7 bits were received. A single nibble, called dribble nibble, is formed but not sent out." start="26" size="1" />
      <BitField name="CONTROLFRAME" description="The frame was a control frame." start="27" size="1" />
      <BitField name="PAUSE" description="The frame was a control frame with a valid PAUSE opcode." start="28" size="1" />
      <BitField name="UO" description="Unsupported Opcode. The current frame was recognized as a Control Frame but contains an unknown opcode." start="29" size="1" />
      <BitField name="VLAN" description="Frame's length/type field contained 0x8100 which is the VLAN protocol identifier." start="30" size="1" />
      <BitField name="RESERVED" description="Unused" start="31" size="1" />
    </Register>
    <Register name="FLOWCONTROLCOUNTER" description="Flow control counter register." start="+0x170" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MC" description="MirrorCounter. In full duplex mode the MirrorCounter specifies the number of cycles before re-issuing the Pause control frame." start="0" size="16" />
      <BitField name="PT" description="PauseTimer. In full-duplex mode the PauseTimer specifies the value that is inserted into the pause timer field of a pause flow control frame. In half duplex mode the PauseTimer specifies the number of backpressure cycles." start="16" size="16" />
    </Register>
    <Register name="FLOWCONTROLSTATUS" description="Flow control status register." start="+0x174" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MCC" description="MirrorCounterCurrent. In full duplex mode this register represents the current value of the datapath's mirror counter which counts up to the value specified by the MirrorCounter field in the FlowControlCounter register. In half duplex mode the register counts until it reaches the value of the PauseTimer bits in the FlowControlCounter register." start="0" size="16" />
      <BitField name="RESERVED" description="Unused" start="16" size="16" />
    </Register>
    <Register name="RXFILTERCTRL" description="Receive filter control register." start="+0x200" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="AUE" description="AcceptUnicastEn. When set to 1, all unicast frames are accepted." start="0" size="1" />
      <BitField name="ABE" description="AcceptBroadcastEn. When set to 1, all broadcast frames are accepted." start="1" size="1" />
      <BitField name="AME" description="AcceptMulticastEn. When set to 1, all multicast frames are accepted." start="2" size="1" />
      <BitField name="AUHE" description="AcceptUnicastHashEn. When set to 1, unicast frames that pass the imperfect hash filter are accepted." start="3" size="1" />
      <BitField name="AMHE" description="AcceptMulticastHashEn. When set to 1, multicast frames that pass the imperfect hash filter are accepted." start="4" size="1" />
      <BitField name="APE" description="AcceptPerfectEn. When set to 1, the frames with a destination address identical to the station address are accepted." start="5" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="6" />
      <BitField name="MPEW" description="MagicPacketEnWoL. When set to 1, the result of the magic packet filter will generate a WoL interrupt when there is a match." start="12" size="1" />
      <BitField name="RFEW" description="RxFilterEnWoL. When set to 1, the result of the perfect address matching filter and the imperfect hash filter will generate a WoL interrupt when there is a match." start="13" size="1" />
      <BitField name="RESERVED" description="Unused" start="14" size="18" />
    </Register>
    <Register name="RXFILTERWOLSTATUS" description="Receive filter WoL status register." start="+0x204" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="AUW" description="AcceptUnicastWoL. When the value is 1, a unicast frames caused WoL." start="0" size="1" />
      <BitField name="ABW" description="AcceptBroadcastWoL. When the value is 1, a broadcast frame caused WoL." start="1" size="1" />
      <BitField name="AMW" description="AcceptMulticastWoL. When the value is 1, a multicast frame caused WoL." start="2" size="1" />
      <BitField name="AUHW" description="AcceptUnicastHashWoL. When the value is 1, a unicast frame that passes the imperfect hash filter caused WoL." start="3" size="1" />
      <BitField name="AMHW" description="AcceptMulticastHashWoL. When the value is 1, a multicast frame that passes the imperfect hash filter caused WoL." start="4" size="1" />
      <BitField name="APW" description="AcceptPerfectWoL. When the value is 1, the perfect address matching filter caused WoL." start="5" size="1" />
      <BitField name="RESERVED" description="Unused" start="6" size="1" />
      <BitField name="RFW" description="RxFilterWoL. When the value is 1, the receive filter caused WoL." start="7" size="1" />
      <BitField name="MPW" description="MagicPacketWoL. When the value is 1, the magic packet filter caused WoL." start="8" size="1" />
      <BitField name="RESERVED" description="Unused" start="9" size="23" />
    </Register>
    <Register name="RXFILTERWOLCLEAR" description="Receive filter WoL clear register." start="+0x208" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="AUWCLR" description="AcceptUnicastWoLClr. When a 1 is written, the corresponding status bit in the RxFilterWoLStatus register is cleared." start="0" size="1" />
      <BitField name="ABWCLR" description="AcceptBroadcastWoLClr. When a 1 is written, the corresponding status bit in the RxFilterWoLStatus register is cleared." start="1" size="1" />
      <BitField name="AMWCLR" description="AcceptMulticastWoLClr. When a 1 is written, the corresponding status bit in the RxFilterWoLStatus register is cleared." start="2" size="1" />
      <BitField name="AUHWCLR" description="AcceptUnicastHashWoLClr. When a 1 is written, the corresponding status bit in the RxFilterWoLStatus register is cleared." start="3" size="1" />
      <BitField name="AMHWCLR" description="AcceptMulticastHashWoLClr. When a 1 is written, the corresponding status bit in the RxFilterWoLStatus register is cleared." start="4" size="1" />
      <BitField name="APWCLR" description="AcceptPerfectWoLClr. When a 1 is written, the corresponding status bit in the RxFilterWoLStatus register is cleared." start="5" size="1" />
      <BitField name="RESERVED" description="Unused" start="6" size="1" />
      <BitField name="RFWCLR" description="RxFilterWoLClr. When a 1 is written, the corresponding status bit in the RxFilterWoLStatus register is cleared." start="7" size="1" />
      <BitField name="MPWCLR" description="MagicPacketWoLClr. When a 1 is written, the corresponding status bit in the RxFilterWoLStatus register is cleared." start="8" size="1" />
      <BitField name="RESERVED" description="Unused" start="9" size="23" />
    </Register>
    <Register name="HASHFILTERL" description="Hash filter table LSBs register." start="+0x210" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HFL" description="HashFilterL. Bits 31:0 of the imperfect filter hash table for receive filtering." start="0" size="32" />
    </Register>
    <Register name="HASHFILTERH" description="Hash filter table MSBs register." start="+0x214" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HFH" description="Bits 63:32 of the imperfect filter hash table for receive filtering." start="0" size="32" />
    </Register>
    <Register name="INTSTATUS" description="Interrupt status register." start="+0xFE0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RXOVERRUNINT" description="Interrupt set on a fatal overrun error in the receive queue. The fatal interrupt should be resolved by a Rx soft-reset. The bit is not set when there is a nonfatal overrun error." start="0" size="1" />
      <BitField name="RXERRORINT" description="Interrupt trigger on receive errors: AlignmentError, RangeError, LengthError, SymbolError, CRCError or NoDescriptor or Overrun." start="1" size="1" />
      <BitField name="RXFINISHEDINT" description="Interrupt triggered when all receive descriptors have been processed i.e. on the transition to the situation where ProduceIndex == ConsumeIndex." start="2" size="1" />
      <BitField name="RXDONEINT" description="Interrupt triggered when a receive descriptor has been processed while the Interrupt bit in the Control field of the descriptor was set." start="3" size="1" />
      <BitField name="TXUNDERRUNINT" description="Interrupt set on a fatal underrun error in the transmit queue. The fatal interrupt should be resolved by a Tx soft-reset. The bit is not set when there is a nonfatal underrun error." start="4" size="1" />
      <BitField name="TXERRORINT" description="Interrupt trigger on transmit errors: LateCollision, ExcessiveCollision and ExcessiveDefer, NoDescriptor or Underrun." start="5" size="1" />
      <BitField name="TXFINISHEDINT" description="Interrupt triggered when all transmit descriptors have been processed i.e. on the transition to the situation where ProduceIndex == ConsumeIndex." start="6" size="1" />
      <BitField name="TXDONEINT" description="Interrupt triggered when a descriptor has been transmitted while the Interrupt bit in the Control field of the descriptor was set." start="7" size="1" />
      <BitField name="RESERVED" description="Unused" start="8" size="4" />
      <BitField name="SOFTINT" description="Interrupt triggered by software writing a 1 to the SoftIntSet bit in the IntSet register." start="12" size="1" />
      <BitField name="WAKEUPINT" description="Interrupt triggered by a Wake-up event detected by the receive filter." start="13" size="1" />
      <BitField name="RESERVED" description="Unused" start="14" size="18" />
    </Register>
    <Register name="INTENABLE" description="Interrupt enable register." start="+0xFE4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RXOVERRUNINTEN" description="Enable for interrupt trigger on receive buffer overrun or descriptor underrun situations." start="0" size="1" />
      <BitField name="RXERRORINTEN" description="Enable for interrupt trigger on receive errors." start="1" size="1" />
      <BitField name="RXFINISHEDINTEN" description="Enable for interrupt triggered when all receive descriptors have been processed i.e. on the transition to the situation where ProduceIndex == ConsumeIndex." start="2" size="1" />
      <BitField name="RXDONEINTEN" description="Enable for interrupt triggered when a receive descriptor has been processed while the Interrupt bit in the Control field of the descriptor was set." start="3" size="1" />
      <BitField name="TXUNDERRUNINTEN" description="Enable for interrupt trigger on transmit buffer or descriptor underrun situations." start="4" size="1" />
      <BitField name="TXERRORINTEN" description="Enable for interrupt trigger on transmit errors." start="5" size="1" />
      <BitField name="TXFINISHEDINTEN" description="Enable for interrupt triggered when all transmit descriptors have been processed i.e. on the transition to the situation where ProduceIndex == ConsumeIndex." start="6" size="1" />
      <BitField name="TXDONEINTEN" description="Enable for interrupt triggered when a descriptor has been transmitted while the Interrupt bit in the Control field of the descriptor was set." start="7" size="1" />
      <BitField name="RESERVED" description="Unused" start="8" size="4" />
      <BitField name="SOFTINTEN" description="Enable for interrupt triggered by the SoftInt bit in the IntStatus register, caused by software writing a 1 to the SoftIntSet bit in the IntSet register." start="12" size="1" />
      <BitField name="WAKEUPINTEN" description="Enable for interrupt triggered by a Wake-up event detected by the receive filter." start="13" size="1" />
      <BitField name="RESERVED" description="Unused" start="14" size="18" />
    </Register>
    <Register name="INTCLEAR" description="Interrupt clear register." start="+0xFE8" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RXOVERRUNINTCLR" description="Writing a 1 clears the corresponding status bit in interrupt status register IntStatus." start="0" size="1" />
      <BitField name="RXERRORINTCLR" description="Writing a 1 clears the corresponding status bit in interrupt status register IntStatus." start="1" size="1" />
      <BitField name="RXFINISHEDINTCLR" description="Writing a 1 clears the corresponding status bit in interrupt status register IntStatus." start="2" size="1" />
      <BitField name="RXDONEINTCLR" description="Writing a 1 clears the corresponding status bit in interrupt status register IntStatus." start="3" size="1" />
      <BitField name="TXUNDERRUNINTCLR" description="Writing a 1 clears the corresponding status bit in interrupt status register IntStatus." start="4" size="1" />
      <BitField name="TXERRORINTCLR" description="Writing a 1 clears the corresponding status bit in interrupt status register IntStatus." start="5" size="1" />
      <BitField name="TXFINISHEDINTCLR" description="Writing a 1 clears the corresponding status bit in interrupt status register IntStatus." start="6" size="1" />
      <BitField name="TXDONEINTCLR" description="Writing a 1 clears the corresponding status bit in interrupt status register IntStatus." start="7" size="1" />
      <BitField name="RESERVED" description="Unused" start="8" size="4" />
      <BitField name="SOFTINTCLR" description="Writing a 1 clears the corresponding status bit in interrupt status register IntStatus." start="12" size="1" />
      <BitField name="WAKEUPINTCLR" description="Writing a 1 clears the corresponding status bit in interrupt status register IntStatus." start="13" size="1" />
      <BitField name="RESERVED" description="Unused" start="14" size="18" />
    </Register>
    <Register name="INTSET" description="Interrupt set register." start="+0xFEC" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RXOVERRUNINTSET" description="Writing a 1 to one sets the corresponding status bit in interrupt status register IntStatus." start="0" size="1" />
      <BitField name="RXERRORINTSET" description="Writing a 1 to one sets the corresponding status bit in interrupt status register IntStatus." start="1" size="1" />
      <BitField name="RXFINISHEDINTSET" description="Writing a 1 to one sets the corresponding status bit in interrupt status register IntStatus." start="2" size="1" />
      <BitField name="RXDONEINTSET" description="Writing a 1 to one sets the corresponding status bit in interrupt status register IntStatus." start="3" size="1" />
      <BitField name="TXUNDERRUNINTSET" description="Writing a 1 to one sets the corresponding status bit in interrupt status register IntStatus." start="4" size="1" />
      <BitField name="TXERRORINTSET" description="Writing a 1 to one sets the corresponding status bit in interrupt status register IntStatus." start="5" size="1" />
      <BitField name="TXFINISHEDINTSET" description="Writing a 1 to one sets the corresponding status bit in interrupt status register IntStatus." start="6" size="1" />
      <BitField name="TXDONEINTSET" description="Writing a 1 to one sets the corresponding status bit in interrupt status register IntStatus." start="7" size="1" />
      <BitField name="RESERVED" description="Unused" start="8" size="4" />
      <BitField name="SOFTINTSET" description="Writing a 1 to one sets the corresponding status bit in interrupt status register IntStatus." start="12" size="1" />
      <BitField name="WAKEUPINTSET" description="Writing a 1 to one sets the corresponding status bit in interrupt status register IntStatus." start="13" size="1" />
      <BitField name="RESERVED" description="Unused" start="14" size="18" />
    </Register>
    <Register name="POWERDOWN" description="Power-down register." start="+0xFF4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Unused" start="0" size="31" />
      <BitField name="PD" description="PowerDownMACAHB. If true, all AHB accesses will return a read/write error, except accesses to the Power-Down register." start="31" size="1" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LCD" description="LCD controller  " start="0x20088000">
    <Register name="TIMH" description="Horizontal Timing Control register" start="+0x000" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="2" />
      <BitField name="PPL" description="Pixels-per-line. The PPL bit field specifies the number of pixels in each line or row of the screen. PPL is a 6-bit value that represents between 16 and 1024 pixels per line. PPL counts the number of pixel clocks that occur before the HFP is applied. Program the value required divided by 16, minus 1. Actual pixels-per-line = 16 * (PPL + 1). For example, to obtain 320 pixels per line, program PPL as (320/16) -1 = 19." start="2" size="6" />
      <BitField name="HSW" description="Horizontal synchronization pulse width. The 8-bit HSW field specifies the pulse width of the line clock in passive mode, or the horizontal synchronization pulse in active mode. Program with desired value minus 1." start="8" size="8" />
      <BitField name="HFP" description="Horizontal front porch. The 8-bit HFP field sets the number of pixel clock intervals at the end of each line or row of pixels, before the LCD line clock is pulsed. When a complete line of pixels is transmitted to the LCD driver, the value in HFP counts the number of pixel clocks to wait before asserting the line clock. HFP can generate a period of 1-256 pixel clock cycles. Program with desired value minus 1." start="16" size="8" />
      <BitField name="HBP" description="Horizontal back porch. The 8-bit HBP field is used to specify the number of pixel clock periods inserted at the beginning of each line or row of pixels. After the line clock for the previous line has been deasserted, the value in HBP counts the number of pixel clocks to wait before starting the next display line. HBP can generate a delay of 1-256 pixel clock cycles. Program with desired value minus 1." start="24" size="8" />
    </Register>
    <Register name="TIMV" description="Vertical Timing Control register" start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="LPP" description="Lines per panel. This is the number of active lines per screen. The LPP field specifies the total number of lines or rows on the LCD panel being controlled. LPP is a 10-bit value allowing between 1 and 1024 lines. Program the register with the number of lines per LCD panel, minus 1. For dual panel displays, program the register with the number of lines on each of the upper and lower panels." start="0" size="10" />
      <BitField name="VSW" description="Vertical synchronization pulse width. This is the number of horizontal synchronization lines. The 6-bit VSW field specifies the pulse width of the vertical synchronization pulse. Program the register with the number of lines required, minus one. The number of horizontal synchronization lines must be small (for example, program to zero) for passive STN LCDs. The higher the value the worse the contrast on STN LCDs." start="10" size="6" />
      <BitField name="VFP" description="Vertical front porch. This is the number of inactive lines at the end of a frame, before the vertical synchronization period. The 8-bit VFP field specifies the number of line clocks to insert at the end of each frame. When a complete frame of pixels is transmitted to the LCD display, the value in VFP is used to count the number of line clock periods to wait. After the count has elapsed, the vertical synchronization signal, LCD_FP, is asserted in active mode, or extra line clocks are inserted as specified by the VSW bit-field in passive mode. VFP generates 0-255 line clock cycles. Program to zero on passive displays for improved contrast." start="16" size="8" />
      <BitField name="VBP" description="Vertical back porch. This is the number of inactive lines at the start of a frame, after the vertical synchronization period. The 8-bit VBP field specifies the number of line clocks inserted at the beginning of each frame. The VBP count starts immediately after the vertical synchronization signal for the previous frame has been negated for active mode, or the extra line clocks have been inserted as specified by the VSW bit field in passive mode. After this has occurred, the count value in VBP sets the number of line clock periods inserted before the next frame. VBP generates 0 to 255 extra line clock cycles. Program to zero on passive displays for improved contrast." start="24" size="8" />
    </Register>
    <Register name="POL" description="Clock and Signal Polarity Control register" start="+0x008" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PCD_LO" description="Lower five bits of panel clock divisor. The ten-bit PCD field, comprising PCD_HI (bits 31:27 of this register) and PCD_LO, is used to derive the LCD panel clock frequency LCD_DCLK from the input clock, LCD_DCLK = LCDCLK/(PCD+2). For monochrome STN displays with a 4 or 8-bit interface, the panel clock is a factor of four and eight down from the actual individual pixel clock rate. For color STN displays, 22/3 pixels are output per LCD_DCLK cycle, so the panel clock is 0.375 times the pixel rate. For TFT displays, the pixel clock divider can be bypassed by setting the BCD bit in this register. Note: data path latency forces some restrictions on the usable minimum values for the panel clock divider in STN modes: Single panel color mode, PCD = 1 (LCD_DCLK = LCDCLK/3). Dual panel color mode, PCD = 4 (LCD_DCLK = LCDCLK/6). Single panel monochrome 4-bit interface mode, PCD = 2(LCD_DCLK = LCDCLK/4). Dual panel monochrome 4-bit interface mode and single panel monochrome 8-bit interface mode, PCD = 6(LCD_DCLK = LCDCLK/8). Dual panel monochrome 8-bit interface mode, PCD = 14(LCD_DCLK = LCDCLK/16)." start="0" size="5" />
      <BitField name="CLKSEL" description="Clock Select. This bit controls the selection of the source for LCDCLK. 0 = the clock source for the LCD block is CCLK. 1 = the clock source for the LCD block is LCD_CLKIN (external clock input for the LVD)." start="5" size="1" />
      <BitField name="ACB" description="AC bias pin frequency. The AC bias pin frequency is only applicable to STN displays. These require the pixel voltage polarity to periodically reverse to prevent damage caused by DC charge accumulation. Program this field with the required value minus one to apply the number of line clocks between each toggle of the AC bias pin, LCD_ENAB_M. This field has no effect if the LCD is operating in TFT mode, when the LCD_ENAB_M pin is used as a data enable signal." start="6" size="5" />
      <BitField name="IVS" description="Invert vertical synchronization. The IVS bit inverts the polarity of the LCD_FP signal. 0 = LCD_FP pin is active HIGH and inactive LOW. 1 = LCD_FP pin is active LOW and inactive HIGH." start="11" size="1" />
      <BitField name="IHS" description="Invert horizontal synchronization. The IHS bit inverts the polarity of the LCD_LP signal. 0 = LCD_LP pin is active HIGH and inactive LOW. 1 = LCD_LP pin is active LOW and inactive HIGH." start="12" size="1" />
      <BitField name="IPC" description="Invert panel clock. The IPC bit selects the edge of the panel clock on which pixel data is driven out onto the LCD data lines. 0 = Data is driven on the LCD data lines on the rising edge of LCD_DCLK. 1 = Data is driven on the LCD data lines on the falling edge of LCD_DCLK." start="13" size="1" />
      <BitField name="IOE" description="Invert output enable. This bit selects the active polarity of the output enable signal in TFT mode. In this mode, the LCD_ENAB_M pin is used as an enable that indicates to the LCD panel when valid display data is available. In active display mode, data is driven onto the LCD data lines at the programmed edge of LCD_DCLK when LCD_ENAB_M is in its active state. 0 = LCD_ENAB_M output pin is active HIGH in TFT mode. 1 = LCD_ENAB_M output pin is active LOW in TFT mode." start="14" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="15" size="1" />
      <BitField name="CPL" description="Clocks per line. This field specifies the number of actual LCD_DCLK clocks to the LCD panel on each line. This is the number of PPL divided by either 1 (for TFT), 4 or 8 (for monochrome passive), 2 2/3 (for color passive), minus one. This must be correctly programmed in addition to the PPL bit in the LCD_TIMH register for the LCD display to work correctly." start="16" size="10" />
      <BitField name="BCD" description="Bypass pixel clock divider. Setting this to 1 bypasses the pixel clock divider logic. This is mainly used for TFT displays." start="26" size="1" />
      <BitField name="PCD_HI" description="Upper five bits of panel clock divisor. See description for PCD_LO, in bits [4:0] of this register." start="27" size="5" />
    </Register>
    <Register name="LE" description="Line End Control register" start="+0x00C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="LED" description="Line-end delay. Controls Line-end signal delay from the rising-edge of the last panel clock, LCD_DCLK. Program with the number of LCDCLK clock periods minus 1." start="0" size="7" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="7" size="9" />
      <BitField name="LEE" description="LCD Line end enable. 0 = LCD_LE disabled (held LOW). 1 = LCD_LE signal active." start="16" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="17" size="15" />
    </Register>
    <Register name="UPBASE" description="Upper Panel Frame Base Address register" start="+0x010" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="3" />
      <BitField name="LCDUPBASE" description="LCD upper panel base address. This is the start address of the upper panel frame data in memory and is doubleword aligned." start="3" size="29" />
    </Register>
    <Register name="LPBASE" description="Lower Panel Frame Base Address register" start="+0x014" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="3" />
      <BitField name="LCDLPBASE" description="LCD lower panel base address. This is the start address of the lower panel frame data in memory and is doubleword aligned." start="3" size="29" />
    </Register>
    <Register name="CTRL" description="LCD Control register" start="+0x018" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="LCDEN" description="LCD enable control bit. 0 = LCD disabled. Signals LCD_LP, LCD_DCLK, LCD_FP, LCD_ENAB_M, and LCD_LE are low. 1 = LCD enabled. Signals LCD_LP, LCD_DCLK, LCD_FP, LCD_ENAB_M, and LCD_LE are high. See LCD power-up and power-down sequence for details on LCD power sequencing." start="0" size="1" />
      <BitField name="LCDBPP" description="LCD bits per pixel. Selects the number of bits per LCD pixel: 000 = 1 bpp. 001 = 2 bpp. 010 = 4 bpp. 011 = 8 bpp. 100 = 16 bpp. 101 = 24 bpp (TFT panel only). 110 = 16 bpp, 5:6:5 mode. 111 = 12 bpp, 4:4:4 mode." start="1" size="3" />
      <BitField name="LCDBW" description="STN LCD monochrome/color selection. 0 = STN LCD is color. 1 = STN LCD is monochrome. This bit has no meaning in TFT mode." start="4" size="1" />
      <BitField name="LCDTFT" description="LCD panel TFT type selection. 0 = LCD is an STN display. Use gray scaler. 1 = LCD is a TFT display. Do not use gray scaler." start="5" size="1" />
      <BitField name="LCDMONO8" description="Monochrome LCD interface width. Controls whether a monochrome STN LCD uses a 4 or 8-bit parallel interface. It has no meaning in other modes and must be programmed to zero. 0 = monochrome LCD uses a 4-bit interface. 1 = monochrome LCD uses a 8-bit interface." start="6" size="1" />
      <BitField name="LCDDUAL" description="Single or Dual LCD panel selection. STN LCD interface is: 0 = single-panel. 1 = dual-panel." start="7" size="1" />
      <BitField name="BGR" description="Color format selection. 0 = RGB: normal output. 1 = BGR: red and blue swapped." start="8" size="1" />
      <BitField name="BEBO" description="Big-endian Byte Order. Controls byte ordering in memory: 0 = little-endian byte order. 1 = big-endian byte order." start="9" size="1" />
      <BitField name="BEPO" description="Big-Endian Pixel Ordering. Controls pixel ordering within a byte: 0 = little-endian ordering within a byte. 1 = big-endian pixel ordering within a byte. The BEPO bit selects between little and big-endian pixel packing for 1, 2, and 4 bpp display modes, it has no effect on 8 or 16 bpp pixel formats. See Pixel serializer for more information on the data format." start="10" size="1" />
      <BitField name="LCDPWR" description="LCD power enable. 0 = power not gated through to LCD panel and LCD_VD[23:0] signals disabled, (held LOW). 1 = power gated through to LCD panel and LCD_VD[23:0] signals enabled, (active).  See LCD power-up and power-down sequence for details on LCD power sequencing." start="11" size="1" />
      <BitField name="LCDVCOMP" description="LCD Vertical Compare Interrupt. Generate VComp interrupt at: 00 = start of vertical synchronization. 01 = start of back porch. 10 = start of active video. 11 = start of front porch." start="12" size="2" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="14" size="2" />
      <BitField name="WATERMARK" description="LCD DMA FIFO watermark level. Controls when DMA requests are generated: 0 = An LCD DMA request is generated when either of the DMA FIFOs have four or more empty locations. 1 = An LCD DMA request is generated when either of the DMA FIFOs have eight or more empty locations." start="16" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="17" size="15" />
    </Register>
    <Register name="INTMSK" description="Interrupt Mask register" start="+0x01C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="1" />
      <BitField name="FUFIM" description="FIFO underflow interrupt enable. 0: The FIFO underflow interrupt is disabled. 1: Interrupt will be generated when the FIFO underflows." start="1" size="1" />
      <BitField name="LNBUIM" description="LCD next base address update interrupt enable. 0: The base address update interrupt is disabled. 1: Interrupt will be generated when the LCD base address registers have been updated from the next address registers." start="2" size="1" />
      <BitField name="VCOMPIM" description="Vertical compare interrupt enable. 0: The vertical compare time interrupt is disabled. 1: Interrupt will be generated when the vertical compare time (as defined by LcdVComp field in the LCD_CTRL register) is reached." start="3" size="1" />
      <BitField name="BERIM" description="AHB master error interrupt enable. 0: The AHB Master error interrupt is disabled. 1: Interrupt will be generated when an AHB Master error occurs." start="4" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="27" />
    </Register>
    <Register name="INTRAW" description="Raw Interrupt Status register" start="+0x020" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="1" />
      <BitField name="FUFRIS" description="FIFO underflow raw interrupt status. Set when either the upper or lower DMA FIFOs have been read accessed when empty causing an underflow condition to occur. Generates an interrupt if the FUFIM bit in the LCD_INTMSK register is set." start="1" size="1" />
      <BitField name="LNBURIS" description="LCD next address base update raw interrupt status. Mode dependent. Set when the current base address registers have been successfully updated by the next address registers. Signifies that a new next address can be loaded if double buffering is in use. Generates an interrupt if the LNBUIM bit in the LCD_INTMSK register is set." start="2" size="1" />
      <BitField name="VCOMPRIS" description="Vertical compare raw interrupt status. Set when one of the four vertical regions is reached, as selected by the LcdVComp bits in the LCD_CTRL register. Generates an interrupt if the VCompIM bit in the LCD_INTMSK register is set." start="3" size="1" />
      <BitField name="BERRAW" description="AHB master bus error raw interrupt status. Set when the AHB master interface receives a bus error response from a slave. Generates an interrupt if the BERIM bit in the LCD_INTMSK register is set." start="4" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="27" />
    </Register>
    <Register name="INTSTAT" description="Masked Interrupt Status register" start="+0x024" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="0" size="1" />
      <BitField name="FUFMIS" description="FIFO underflow masked interrupt status. Set when the both the FUFRIS bit in the LCD_INTRAW register and the FUFIM bit in the LCD_INTMSK register are set." start="1" size="1" />
      <BitField name="LNBUMIS" description="LCD next address base update masked interrupt status. Set when the both the LNBURIS bit in the LCD_INTRAW register and the LNBUIM bit in the LCD_INTMSK register are set." start="2" size="1" />
      <BitField name="VCOMPMIS" description="Vertical compare masked interrupt status. Set when the both the VCompRIS bit in the LCD_INTRAW register and the VCompIM bit in the LCD_INTMSK register are set." start="3" size="1" />
      <BitField name="BERMIS" description="AHB master bus error masked interrupt status. Set when the both the BERRAW bit in the LCD_INTRAW register and the BERIM bit in the LCD_INTMSK register are set." start="4" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="27" />
    </Register>
    <Register name="INTCLR" description="Interrupt Clear register" start="+0x028" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="1" />
      <BitField name="FUFIC" description="FIFO underflow interrupt clear. Writing a 1 to this bit clears the FIFO underflow interrupt." start="1" size="1" />
      <BitField name="LNBUIC" description="LCD next address base update interrupt clear. Writing a 1 to this bit clears the LCD next address base update interrupt." start="2" size="1" />
      <BitField name="VCOMPIC" description="Vertical compare interrupt clear. Writing a 1 to this bit clears the vertical compare interrupt." start="3" size="1" />
      <BitField name="BERIC" description="AHB master error interrupt clear. Writing a 1 to this bit clears the AHB master error interrupt." start="4" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="27" />
    </Register>
    <Register name="UPCURR" description="Upper Panel Current Address Value register" start="+0x02C" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="LCDUPCURR" description="LCD Upper Panel Current Address. Contains the current LCD upper panel data DMA address." start="0" size="32" />
    </Register>
    <Register name="LPCURR" description="Lower Panel Current Address Value register" start="+0x030" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="LCDLPCURR" description="LCD Lower Panel Current Address. Contains the current LCD lower panel data DMA address." start="0" size="32" />
    </Register>
    <Register name="PAL[0]" description="256x16-bit Color Palette registers" start="+0x200+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[1]" description="256x16-bit Color Palette registers" start="+0x200+4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[2]" description="256x16-bit Color Palette registers" start="+0x200+8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[3]" description="256x16-bit Color Palette registers" start="+0x200+12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[4]" description="256x16-bit Color Palette registers" start="+0x200+16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[5]" description="256x16-bit Color Palette registers" start="+0x200+20" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[6]" description="256x16-bit Color Palette registers" start="+0x200+24" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[7]" description="256x16-bit Color Palette registers" start="+0x200+28" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[8]" description="256x16-bit Color Palette registers" start="+0x200+32" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[9]" description="256x16-bit Color Palette registers" start="+0x200+36" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[10]" description="256x16-bit Color Palette registers" start="+0x200+40" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[11]" description="256x16-bit Color Palette registers" start="+0x200+44" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[12]" description="256x16-bit Color Palette registers" start="+0x200+48" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[13]" description="256x16-bit Color Palette registers" start="+0x200+52" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[14]" description="256x16-bit Color Palette registers" start="+0x200+56" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[15]" description="256x16-bit Color Palette registers" start="+0x200+60" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[16]" description="256x16-bit Color Palette registers" start="+0x200+64" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[17]" description="256x16-bit Color Palette registers" start="+0x200+68" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[18]" description="256x16-bit Color Palette registers" start="+0x200+72" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[19]" description="256x16-bit Color Palette registers" start="+0x200+76" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[20]" description="256x16-bit Color Palette registers" start="+0x200+80" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[21]" description="256x16-bit Color Palette registers" start="+0x200+84" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[22]" description="256x16-bit Color Palette registers" start="+0x200+88" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[23]" description="256x16-bit Color Palette registers" start="+0x200+92" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[24]" description="256x16-bit Color Palette registers" start="+0x200+96" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[25]" description="256x16-bit Color Palette registers" start="+0x200+100" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[26]" description="256x16-bit Color Palette registers" start="+0x200+104" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[27]" description="256x16-bit Color Palette registers" start="+0x200+108" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[28]" description="256x16-bit Color Palette registers" start="+0x200+112" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[29]" description="256x16-bit Color Palette registers" start="+0x200+116" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[30]" description="256x16-bit Color Palette registers" start="+0x200+120" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[31]" description="256x16-bit Color Palette registers" start="+0x200+124" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[32]" description="256x16-bit Color Palette registers" start="+0x200+128" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[33]" description="256x16-bit Color Palette registers" start="+0x200+132" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[34]" description="256x16-bit Color Palette registers" start="+0x200+136" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[35]" description="256x16-bit Color Palette registers" start="+0x200+140" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[36]" description="256x16-bit Color Palette registers" start="+0x200+144" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[37]" description="256x16-bit Color Palette registers" start="+0x200+148" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[38]" description="256x16-bit Color Palette registers" start="+0x200+152" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[39]" description="256x16-bit Color Palette registers" start="+0x200+156" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[40]" description="256x16-bit Color Palette registers" start="+0x200+160" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[41]" description="256x16-bit Color Palette registers" start="+0x200+164" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[42]" description="256x16-bit Color Palette registers" start="+0x200+168" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[43]" description="256x16-bit Color Palette registers" start="+0x200+172" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[44]" description="256x16-bit Color Palette registers" start="+0x200+176" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[45]" description="256x16-bit Color Palette registers" start="+0x200+180" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[46]" description="256x16-bit Color Palette registers" start="+0x200+184" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[47]" description="256x16-bit Color Palette registers" start="+0x200+188" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[48]" description="256x16-bit Color Palette registers" start="+0x200+192" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[49]" description="256x16-bit Color Palette registers" start="+0x200+196" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[50]" description="256x16-bit Color Palette registers" start="+0x200+200" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[51]" description="256x16-bit Color Palette registers" start="+0x200+204" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[52]" description="256x16-bit Color Palette registers" start="+0x200+208" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[53]" description="256x16-bit Color Palette registers" start="+0x200+212" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[54]" description="256x16-bit Color Palette registers" start="+0x200+216" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[55]" description="256x16-bit Color Palette registers" start="+0x200+220" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[56]" description="256x16-bit Color Palette registers" start="+0x200+224" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[57]" description="256x16-bit Color Palette registers" start="+0x200+228" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[58]" description="256x16-bit Color Palette registers" start="+0x200+232" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[59]" description="256x16-bit Color Palette registers" start="+0x200+236" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[60]" description="256x16-bit Color Palette registers" start="+0x200+240" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[61]" description="256x16-bit Color Palette registers" start="+0x200+244" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[62]" description="256x16-bit Color Palette registers" start="+0x200+248" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[63]" description="256x16-bit Color Palette registers" start="+0x200+252" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[64]" description="256x16-bit Color Palette registers" start="+0x200+256" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[65]" description="256x16-bit Color Palette registers" start="+0x200+260" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[66]" description="256x16-bit Color Palette registers" start="+0x200+264" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[67]" description="256x16-bit Color Palette registers" start="+0x200+268" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[68]" description="256x16-bit Color Palette registers" start="+0x200+272" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[69]" description="256x16-bit Color Palette registers" start="+0x200+276" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[70]" description="256x16-bit Color Palette registers" start="+0x200+280" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[71]" description="256x16-bit Color Palette registers" start="+0x200+284" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[72]" description="256x16-bit Color Palette registers" start="+0x200+288" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[73]" description="256x16-bit Color Palette registers" start="+0x200+292" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[74]" description="256x16-bit Color Palette registers" start="+0x200+296" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[75]" description="256x16-bit Color Palette registers" start="+0x200+300" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[76]" description="256x16-bit Color Palette registers" start="+0x200+304" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[77]" description="256x16-bit Color Palette registers" start="+0x200+308" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[78]" description="256x16-bit Color Palette registers" start="+0x200+312" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[79]" description="256x16-bit Color Palette registers" start="+0x200+316" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[80]" description="256x16-bit Color Palette registers" start="+0x200+320" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[81]" description="256x16-bit Color Palette registers" start="+0x200+324" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[82]" description="256x16-bit Color Palette registers" start="+0x200+328" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[83]" description="256x16-bit Color Palette registers" start="+0x200+332" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[84]" description="256x16-bit Color Palette registers" start="+0x200+336" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[85]" description="256x16-bit Color Palette registers" start="+0x200+340" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[86]" description="256x16-bit Color Palette registers" start="+0x200+344" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[87]" description="256x16-bit Color Palette registers" start="+0x200+348" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[88]" description="256x16-bit Color Palette registers" start="+0x200+352" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[89]" description="256x16-bit Color Palette registers" start="+0x200+356" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[90]" description="256x16-bit Color Palette registers" start="+0x200+360" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[91]" description="256x16-bit Color Palette registers" start="+0x200+364" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[92]" description="256x16-bit Color Palette registers" start="+0x200+368" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[93]" description="256x16-bit Color Palette registers" start="+0x200+372" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[94]" description="256x16-bit Color Palette registers" start="+0x200+376" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[95]" description="256x16-bit Color Palette registers" start="+0x200+380" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[96]" description="256x16-bit Color Palette registers" start="+0x200+384" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[97]" description="256x16-bit Color Palette registers" start="+0x200+388" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[98]" description="256x16-bit Color Palette registers" start="+0x200+392" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[99]" description="256x16-bit Color Palette registers" start="+0x200+396" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[100]" description="256x16-bit Color Palette registers" start="+0x200+400" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[101]" description="256x16-bit Color Palette registers" start="+0x200+404" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[102]" description="256x16-bit Color Palette registers" start="+0x200+408" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[103]" description="256x16-bit Color Palette registers" start="+0x200+412" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[104]" description="256x16-bit Color Palette registers" start="+0x200+416" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[105]" description="256x16-bit Color Palette registers" start="+0x200+420" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[106]" description="256x16-bit Color Palette registers" start="+0x200+424" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[107]" description="256x16-bit Color Palette registers" start="+0x200+428" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[108]" description="256x16-bit Color Palette registers" start="+0x200+432" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[109]" description="256x16-bit Color Palette registers" start="+0x200+436" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[110]" description="256x16-bit Color Palette registers" start="+0x200+440" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[111]" description="256x16-bit Color Palette registers" start="+0x200+444" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[112]" description="256x16-bit Color Palette registers" start="+0x200+448" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[113]" description="256x16-bit Color Palette registers" start="+0x200+452" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[114]" description="256x16-bit Color Palette registers" start="+0x200+456" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[115]" description="256x16-bit Color Palette registers" start="+0x200+460" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[116]" description="256x16-bit Color Palette registers" start="+0x200+464" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[117]" description="256x16-bit Color Palette registers" start="+0x200+468" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[118]" description="256x16-bit Color Palette registers" start="+0x200+472" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[119]" description="256x16-bit Color Palette registers" start="+0x200+476" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[120]" description="256x16-bit Color Palette registers" start="+0x200+480" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[121]" description="256x16-bit Color Palette registers" start="+0x200+484" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[122]" description="256x16-bit Color Palette registers" start="+0x200+488" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[123]" description="256x16-bit Color Palette registers" start="+0x200+492" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[124]" description="256x16-bit Color Palette registers" start="+0x200+496" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[125]" description="256x16-bit Color Palette registers" start="+0x200+500" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[126]" description="256x16-bit Color Palette registers" start="+0x200+504" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="PAL[127]" description="256x16-bit Color Palette registers" start="+0x200+508" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="R04_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="0" size="5" />
      <BitField name="G04_0" description="Green palette data." start="5" size="5" />
      <BitField name="B04_0" description="Blue palette data." start="10" size="5" />
      <BitField name="I0" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="15" size="1" />
      <BitField name="R14_0" description="Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields." start="16" size="5" />
      <BitField name="G14_0" description="Green palette data." start="21" size="5" />
      <BitField name="B14_0" description="Blue palette data." start="26" size="5" />
      <BitField name="I1" description="Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities." start="31" size="1" />
    </Register>
    <Register name="CRSR_IMG[0]" description="Cursor Image registers" start="+0x800+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[1]" description="Cursor Image registers" start="+0x800+4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[2]" description="Cursor Image registers" start="+0x800+8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[3]" description="Cursor Image registers" start="+0x800+12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[4]" description="Cursor Image registers" start="+0x800+16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[5]" description="Cursor Image registers" start="+0x800+20" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[6]" description="Cursor Image registers" start="+0x800+24" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[7]" description="Cursor Image registers" start="+0x800+28" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[8]" description="Cursor Image registers" start="+0x800+32" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[9]" description="Cursor Image registers" start="+0x800+36" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[10]" description="Cursor Image registers" start="+0x800+40" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[11]" description="Cursor Image registers" start="+0x800+44" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[12]" description="Cursor Image registers" start="+0x800+48" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[13]" description="Cursor Image registers" start="+0x800+52" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[14]" description="Cursor Image registers" start="+0x800+56" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[15]" description="Cursor Image registers" start="+0x800+60" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[16]" description="Cursor Image registers" start="+0x800+64" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[17]" description="Cursor Image registers" start="+0x800+68" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[18]" description="Cursor Image registers" start="+0x800+72" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[19]" description="Cursor Image registers" start="+0x800+76" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[20]" description="Cursor Image registers" start="+0x800+80" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[21]" description="Cursor Image registers" start="+0x800+84" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[22]" description="Cursor Image registers" start="+0x800+88" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[23]" description="Cursor Image registers" start="+0x800+92" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[24]" description="Cursor Image registers" start="+0x800+96" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[25]" description="Cursor Image registers" start="+0x800+100" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[26]" description="Cursor Image registers" start="+0x800+104" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[27]" description="Cursor Image registers" start="+0x800+108" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[28]" description="Cursor Image registers" start="+0x800+112" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[29]" description="Cursor Image registers" start="+0x800+116" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[30]" description="Cursor Image registers" start="+0x800+120" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[31]" description="Cursor Image registers" start="+0x800+124" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[32]" description="Cursor Image registers" start="+0x800+128" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[33]" description="Cursor Image registers" start="+0x800+132" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[34]" description="Cursor Image registers" start="+0x800+136" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[35]" description="Cursor Image registers" start="+0x800+140" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[36]" description="Cursor Image registers" start="+0x800+144" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[37]" description="Cursor Image registers" start="+0x800+148" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[38]" description="Cursor Image registers" start="+0x800+152" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[39]" description="Cursor Image registers" start="+0x800+156" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[40]" description="Cursor Image registers" start="+0x800+160" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[41]" description="Cursor Image registers" start="+0x800+164" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[42]" description="Cursor Image registers" start="+0x800+168" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[43]" description="Cursor Image registers" start="+0x800+172" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[44]" description="Cursor Image registers" start="+0x800+176" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[45]" description="Cursor Image registers" start="+0x800+180" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[46]" description="Cursor Image registers" start="+0x800+184" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[47]" description="Cursor Image registers" start="+0x800+188" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[48]" description="Cursor Image registers" start="+0x800+192" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[49]" description="Cursor Image registers" start="+0x800+196" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[50]" description="Cursor Image registers" start="+0x800+200" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[51]" description="Cursor Image registers" start="+0x800+204" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[52]" description="Cursor Image registers" start="+0x800+208" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[53]" description="Cursor Image registers" start="+0x800+212" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[54]" description="Cursor Image registers" start="+0x800+216" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[55]" description="Cursor Image registers" start="+0x800+220" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[56]" description="Cursor Image registers" start="+0x800+224" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[57]" description="Cursor Image registers" start="+0x800+228" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[58]" description="Cursor Image registers" start="+0x800+232" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[59]" description="Cursor Image registers" start="+0x800+236" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[60]" description="Cursor Image registers" start="+0x800+240" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[61]" description="Cursor Image registers" start="+0x800+244" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[62]" description="Cursor Image registers" start="+0x800+248" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[63]" description="Cursor Image registers" start="+0x800+252" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[64]" description="Cursor Image registers" start="+0x800+256" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[65]" description="Cursor Image registers" start="+0x800+260" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[66]" description="Cursor Image registers" start="+0x800+264" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[67]" description="Cursor Image registers" start="+0x800+268" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[68]" description="Cursor Image registers" start="+0x800+272" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[69]" description="Cursor Image registers" start="+0x800+276" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[70]" description="Cursor Image registers" start="+0x800+280" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[71]" description="Cursor Image registers" start="+0x800+284" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[72]" description="Cursor Image registers" start="+0x800+288" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[73]" description="Cursor Image registers" start="+0x800+292" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[74]" description="Cursor Image registers" start="+0x800+296" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[75]" description="Cursor Image registers" start="+0x800+300" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[76]" description="Cursor Image registers" start="+0x800+304" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[77]" description="Cursor Image registers" start="+0x800+308" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[78]" description="Cursor Image registers" start="+0x800+312" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[79]" description="Cursor Image registers" start="+0x800+316" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[80]" description="Cursor Image registers" start="+0x800+320" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[81]" description="Cursor Image registers" start="+0x800+324" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[82]" description="Cursor Image registers" start="+0x800+328" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[83]" description="Cursor Image registers" start="+0x800+332" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[84]" description="Cursor Image registers" start="+0x800+336" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[85]" description="Cursor Image registers" start="+0x800+340" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[86]" description="Cursor Image registers" start="+0x800+344" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[87]" description="Cursor Image registers" start="+0x800+348" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[88]" description="Cursor Image registers" start="+0x800+352" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[89]" description="Cursor Image registers" start="+0x800+356" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[90]" description="Cursor Image registers" start="+0x800+360" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[91]" description="Cursor Image registers" start="+0x800+364" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[92]" description="Cursor Image registers" start="+0x800+368" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[93]" description="Cursor Image registers" start="+0x800+372" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[94]" description="Cursor Image registers" start="+0x800+376" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[95]" description="Cursor Image registers" start="+0x800+380" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[96]" description="Cursor Image registers" start="+0x800+384" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[97]" description="Cursor Image registers" start="+0x800+388" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[98]" description="Cursor Image registers" start="+0x800+392" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[99]" description="Cursor Image registers" start="+0x800+396" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[100]" description="Cursor Image registers" start="+0x800+400" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[101]" description="Cursor Image registers" start="+0x800+404" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[102]" description="Cursor Image registers" start="+0x800+408" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[103]" description="Cursor Image registers" start="+0x800+412" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[104]" description="Cursor Image registers" start="+0x800+416" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[105]" description="Cursor Image registers" start="+0x800+420" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[106]" description="Cursor Image registers" start="+0x800+424" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[107]" description="Cursor Image registers" start="+0x800+428" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[108]" description="Cursor Image registers" start="+0x800+432" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[109]" description="Cursor Image registers" start="+0x800+436" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[110]" description="Cursor Image registers" start="+0x800+440" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[111]" description="Cursor Image registers" start="+0x800+444" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[112]" description="Cursor Image registers" start="+0x800+448" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[113]" description="Cursor Image registers" start="+0x800+452" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[114]" description="Cursor Image registers" start="+0x800+456" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[115]" description="Cursor Image registers" start="+0x800+460" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[116]" description="Cursor Image registers" start="+0x800+464" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[117]" description="Cursor Image registers" start="+0x800+468" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[118]" description="Cursor Image registers" start="+0x800+472" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[119]" description="Cursor Image registers" start="+0x800+476" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[120]" description="Cursor Image registers" start="+0x800+480" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[121]" description="Cursor Image registers" start="+0x800+484" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[122]" description="Cursor Image registers" start="+0x800+488" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[123]" description="Cursor Image registers" start="+0x800+492" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[124]" description="Cursor Image registers" start="+0x800+496" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[125]" description="Cursor Image registers" start="+0x800+500" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[126]" description="Cursor Image registers" start="+0x800+504" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[127]" description="Cursor Image registers" start="+0x800+508" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[128]" description="Cursor Image registers" start="+0x800+512" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[129]" description="Cursor Image registers" start="+0x800+516" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[130]" description="Cursor Image registers" start="+0x800+520" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[131]" description="Cursor Image registers" start="+0x800+524" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[132]" description="Cursor Image registers" start="+0x800+528" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[133]" description="Cursor Image registers" start="+0x800+532" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[134]" description="Cursor Image registers" start="+0x800+536" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[135]" description="Cursor Image registers" start="+0x800+540" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[136]" description="Cursor Image registers" start="+0x800+544" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[137]" description="Cursor Image registers" start="+0x800+548" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[138]" description="Cursor Image registers" start="+0x800+552" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[139]" description="Cursor Image registers" start="+0x800+556" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[140]" description="Cursor Image registers" start="+0x800+560" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[141]" description="Cursor Image registers" start="+0x800+564" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[142]" description="Cursor Image registers" start="+0x800+568" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[143]" description="Cursor Image registers" start="+0x800+572" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[144]" description="Cursor Image registers" start="+0x800+576" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[145]" description="Cursor Image registers" start="+0x800+580" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[146]" description="Cursor Image registers" start="+0x800+584" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[147]" description="Cursor Image registers" start="+0x800+588" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[148]" description="Cursor Image registers" start="+0x800+592" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[149]" description="Cursor Image registers" start="+0x800+596" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[150]" description="Cursor Image registers" start="+0x800+600" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[151]" description="Cursor Image registers" start="+0x800+604" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[152]" description="Cursor Image registers" start="+0x800+608" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[153]" description="Cursor Image registers" start="+0x800+612" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[154]" description="Cursor Image registers" start="+0x800+616" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[155]" description="Cursor Image registers" start="+0x800+620" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[156]" description="Cursor Image registers" start="+0x800+624" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[157]" description="Cursor Image registers" start="+0x800+628" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[158]" description="Cursor Image registers" start="+0x800+632" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[159]" description="Cursor Image registers" start="+0x800+636" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[160]" description="Cursor Image registers" start="+0x800+640" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[161]" description="Cursor Image registers" start="+0x800+644" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[162]" description="Cursor Image registers" start="+0x800+648" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[163]" description="Cursor Image registers" start="+0x800+652" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[164]" description="Cursor Image registers" start="+0x800+656" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[165]" description="Cursor Image registers" start="+0x800+660" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[166]" description="Cursor Image registers" start="+0x800+664" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[167]" description="Cursor Image registers" start="+0x800+668" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[168]" description="Cursor Image registers" start="+0x800+672" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[169]" description="Cursor Image registers" start="+0x800+676" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[170]" description="Cursor Image registers" start="+0x800+680" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[171]" description="Cursor Image registers" start="+0x800+684" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[172]" description="Cursor Image registers" start="+0x800+688" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[173]" description="Cursor Image registers" start="+0x800+692" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[174]" description="Cursor Image registers" start="+0x800+696" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[175]" description="Cursor Image registers" start="+0x800+700" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[176]" description="Cursor Image registers" start="+0x800+704" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[177]" description="Cursor Image registers" start="+0x800+708" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[178]" description="Cursor Image registers" start="+0x800+712" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[179]" description="Cursor Image registers" start="+0x800+716" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[180]" description="Cursor Image registers" start="+0x800+720" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[181]" description="Cursor Image registers" start="+0x800+724" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[182]" description="Cursor Image registers" start="+0x800+728" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[183]" description="Cursor Image registers" start="+0x800+732" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[184]" description="Cursor Image registers" start="+0x800+736" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[185]" description="Cursor Image registers" start="+0x800+740" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[186]" description="Cursor Image registers" start="+0x800+744" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[187]" description="Cursor Image registers" start="+0x800+748" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[188]" description="Cursor Image registers" start="+0x800+752" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[189]" description="Cursor Image registers" start="+0x800+756" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[190]" description="Cursor Image registers" start="+0x800+760" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[191]" description="Cursor Image registers" start="+0x800+764" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[192]" description="Cursor Image registers" start="+0x800+768" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[193]" description="Cursor Image registers" start="+0x800+772" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[194]" description="Cursor Image registers" start="+0x800+776" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[195]" description="Cursor Image registers" start="+0x800+780" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[196]" description="Cursor Image registers" start="+0x800+784" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[197]" description="Cursor Image registers" start="+0x800+788" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[198]" description="Cursor Image registers" start="+0x800+792" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[199]" description="Cursor Image registers" start="+0x800+796" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[200]" description="Cursor Image registers" start="+0x800+800" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[201]" description="Cursor Image registers" start="+0x800+804" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[202]" description="Cursor Image registers" start="+0x800+808" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[203]" description="Cursor Image registers" start="+0x800+812" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[204]" description="Cursor Image registers" start="+0x800+816" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[205]" description="Cursor Image registers" start="+0x800+820" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[206]" description="Cursor Image registers" start="+0x800+824" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[207]" description="Cursor Image registers" start="+0x800+828" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[208]" description="Cursor Image registers" start="+0x800+832" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[209]" description="Cursor Image registers" start="+0x800+836" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[210]" description="Cursor Image registers" start="+0x800+840" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[211]" description="Cursor Image registers" start="+0x800+844" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[212]" description="Cursor Image registers" start="+0x800+848" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[213]" description="Cursor Image registers" start="+0x800+852" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[214]" description="Cursor Image registers" start="+0x800+856" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[215]" description="Cursor Image registers" start="+0x800+860" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[216]" description="Cursor Image registers" start="+0x800+864" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[217]" description="Cursor Image registers" start="+0x800+868" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[218]" description="Cursor Image registers" start="+0x800+872" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[219]" description="Cursor Image registers" start="+0x800+876" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[220]" description="Cursor Image registers" start="+0x800+880" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[221]" description="Cursor Image registers" start="+0x800+884" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[222]" description="Cursor Image registers" start="+0x800+888" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[223]" description="Cursor Image registers" start="+0x800+892" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[224]" description="Cursor Image registers" start="+0x800+896" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[225]" description="Cursor Image registers" start="+0x800+900" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[226]" description="Cursor Image registers" start="+0x800+904" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[227]" description="Cursor Image registers" start="+0x800+908" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[228]" description="Cursor Image registers" start="+0x800+912" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[229]" description="Cursor Image registers" start="+0x800+916" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[230]" description="Cursor Image registers" start="+0x800+920" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[231]" description="Cursor Image registers" start="+0x800+924" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[232]" description="Cursor Image registers" start="+0x800+928" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[233]" description="Cursor Image registers" start="+0x800+932" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[234]" description="Cursor Image registers" start="+0x800+936" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[235]" description="Cursor Image registers" start="+0x800+940" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[236]" description="Cursor Image registers" start="+0x800+944" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[237]" description="Cursor Image registers" start="+0x800+948" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[238]" description="Cursor Image registers" start="+0x800+952" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[239]" description="Cursor Image registers" start="+0x800+956" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[240]" description="Cursor Image registers" start="+0x800+960" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[241]" description="Cursor Image registers" start="+0x800+964" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[242]" description="Cursor Image registers" start="+0x800+968" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[243]" description="Cursor Image registers" start="+0x800+972" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[244]" description="Cursor Image registers" start="+0x800+976" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[245]" description="Cursor Image registers" start="+0x800+980" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[246]" description="Cursor Image registers" start="+0x800+984" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[247]" description="Cursor Image registers" start="+0x800+988" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[248]" description="Cursor Image registers" start="+0x800+992" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[249]" description="Cursor Image registers" start="+0x800+996" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[250]" description="Cursor Image registers" start="+0x800+1000" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[251]" description="Cursor Image registers" start="+0x800+1004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[252]" description="Cursor Image registers" start="+0x800+1008" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[253]" description="Cursor Image registers" start="+0x800+1012" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[254]" description="Cursor Image registers" start="+0x800+1016" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_IMG[255]" description="Cursor Image registers" start="+0x800+1020" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSR_IMG" description="Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor, or 4 32x32 cursors." start="0" size="32" />
    </Register>
    <Register name="CRSR_CTRL" description="Cursor Control register" start="+0xC00" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSRON" description="Cursor enable. 0 = Cursor is not displayed. 1 = Cursor is displayed." start="0" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="1" size="3" />
      <BitField name="CRSRNUM1_0" description="Cursor image number. If the selected cursor size is 6x64, this field has no effect. If the selected cursor size is 32x32: 00 = Cursor0. 01 = Cursor1. 10 = Cursor2. 11 = Cursor3." start="4" size="2" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="26" />
    </Register>
    <Register name="CRSR_CFG" description="Cursor Configuration register" start="+0xC04" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSRSIZE" description="Cursor size selection. 0 = 32x32 pixel cursor. Allows for 4 defined cursors. 1 = 64x64 pixel cursor." start="0" size="1" />
      <BitField name="FRAMESYNC" description="Cursor frame synchronization type. 0 = Cursor coordinates are asynchronous. 1 = Cursor coordinates are synchronized to the frame synchronization pulse." start="1" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="2" size="30" />
    </Register>
    <Register name="CRSR_PAL0" description="Cursor Palette register 0" start="+0xC08" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RED" description="Red color component" start="0" size="8" />
      <BitField name="GREEN" description="Green color component" start="8" size="8" />
      <BitField name="BLUE" description="Blue color component." start="16" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="24" size="8" />
    </Register>
    <Register name="CRSR_PAL1" description="Cursor Palette register 1" start="+0xC0C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RED" description="Red color component" start="0" size="8" />
      <BitField name="GREEN" description="Green color component" start="8" size="8" />
      <BitField name="BLUE" description="Blue color component." start="16" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="24" size="8" />
    </Register>
    <Register name="CRSR_XY" description="Cursor XY Position register" start="+0xC10" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSRX" description="X ordinate of the cursor origin measured in pixels. When 0, the left edge of the cursor is at the left of the display." start="0" size="10" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="6" />
      <BitField name="CRSRY" description="Y ordinate of the cursor origin measured in pixels. When 0, the top edge of the cursor is at the top of the display." start="16" size="10" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="26" size="6" />
    </Register>
    <Register name="CRSR_CLIP" description="Cursor Clip Position register" start="+0xC14" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSRCLIPX" description="Cursor clip position for X direction. Distance from the left edge of the cursor image to the first displayed pixel in the cursor. When 0, the first pixel of the cursor line is displayed." start="0" size="6" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="2" />
      <BitField name="CRSRCLIPY" description="Cursor clip position for Y direction. Distance from the top of the cursor image to the first displayed pixel in the cursor. When 0, the first displayed pixel is from the top line of the cursor image." start="8" size="6" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="14" size="18" />
    </Register>
    <Register name="CRSR_INTMSK" description="Cursor Interrupt Mask register" start="+0xC20" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSRIM" description="Cursor interrupt mask. When clear, the cursor never interrupts the processor. When set, the cursor interrupts the processor immediately after reading of the last word of cursor image." start="0" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="1" size="31" />
    </Register>
    <Register name="CRSR_INTCLR" description="Cursor Interrupt Clear register" start="+0xC24" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSRIC" description="Cursor interrupt clear. Writing a 0 to this bit has no effect. Writing a 1 to this bit causes the cursor interrupt status to be cleared." start="0" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="1" size="31" />
    </Register>
    <Register name="CRSR_INTRAW" description="Cursor Raw Interrupt Status register" start="+0xC28" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSRRIS" description="Cursor raw interrupt status. The cursor interrupt status is set immediately after the last data is read from the cursor image for the current frame. This bit is cleared by writing to the CrsrIC bit in the CRSR_INTCLR register." start="0" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="1" size="31" />
    </Register>
    <Register name="CRSR_INTSTAT" description="Cursor Masked Interrupt Status register" start="+0xC2C" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRSRMIS" description="Cursor masked interrupt status. The cursor interrupt status is set immediately after the last data read from the cursor image for the current frame, providing that the corresponding bit in the CRSR_INTMSK register is set. The bit remains clear if the CRSR_INTMSK register is clear. This bit is cleared by writing to the CRSR_INTCLR register." start="0" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="1" size="31" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USB" description="USB device/host/OTG controller" start="0x2008C000">
    <Register name="INTST" description="OTG Interrupt Status" start="+0x100" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TMR" description="Timer time-out." start="0" size="1" />
      <BitField name="REMOVE_PU" description="Remove pull-up. This bit is set by hardware to indicate that software needs to disable the D+ pull-up resistor." start="1" size="1" />
      <BitField name="HNP_FAILURE" description="HNP failed. This bit is set by hardware to indicate that the HNP switching has failed." start="2" size="1" />
      <BitField name="HNP_SUCCESS" description="HNP succeeded. This bit is set by hardware to indicate that the HNP switching has succeeded." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="28" />
    </Register>
    <Register name="INTEN" description="OTG Interrupt Enable" start="+0x104" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TMR_EN" description="1 = enable the corresponding bit in the IntSt register." start="0" size="1" />
      <BitField name="REMOVE_PU_EN" description="1 = enable the corresponding bit in the IntSt register." start="1" size="1" />
      <BitField name="HNP_FAILURE_EN" description="1 = enable the corresponding bit in the IntSt register." start="2" size="1" />
      <BitField name="HNP_SUCCES_EN" description="1 = enable the corresponding bit in the IntSt register." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="28" />
    </Register>
    <Register name="INTSET" description="OTG Interrupt Set" start="+0x108" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="TMR_SET" description="0 = no effect. 1 = set the corresponding bit in the IntSt register." start="0" size="1" />
      <BitField name="REMOVE_PU_SET" description="0 = no effect. 1 = set the corresponding bit in the IntSt register." start="1" size="1" />
      <BitField name="HNP_FAILURE_SET" description="0 = no effect. 1 = set the corresponding bit in the IntSt register." start="2" size="1" />
      <BitField name="HNP_SUCCES_SET" description="0 = no effect. 1 = set the corresponding bit in the IntSt register." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="28" />
    </Register>
    <Register name="INTCLR" description="OTG Interrupt Clear" start="+0x10C" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="TMR_CLR" description="0 = no effect. 1 = clear the corresponding bit in the IntSt register." start="0" size="1" />
      <BitField name="REMOVE_PU_CLR" description="0 = no effect. 1 = clear the corresponding bit in the IntSt register." start="1" size="1" />
      <BitField name="HNP_FAILURE_CLR" description="0 = no effect. 1 = clear the corresponding bit in the IntSt register." start="2" size="1" />
      <BitField name="HNP_SUCCES_CLR" description="0 = no effect. 1 = clear the corresponding bit in the IntSt register." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="28" />
    </Register>
    <Register name="STCTRL" description="OTG Status and Control and USB port select" start="+0x110" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PORT_FUNC" description="Controls connection of USB functions (see Figure 51). Bit 0 is set or cleared by hardware when B_HNP_TRACK or A_HNP_TRACK is set and HNP succeeds. See Section 14.9. 00: U1 = device (OTG), U2 = host 01: U1 = host (OTG), U2 = host 10: Reserved 11: U1 = host, U2 = device In a device-only configuration, the following values are allowed: 00: U1 = device. The USB device controller signals are mapped to the U1 port: USB_CONNECT1, USB_UP_LED1, USB_D+1, USB_D-1. 11: U2 = device. The USB device controller signals are mapped to the U2 port: USB_CONNECT2, USB_UP_LED2, USB_D+2, USB_D-2." start="0" size="2" />
      <BitField name="TMR_SCALE" description="Timer scale selection. This field determines the duration of each timer count. 00: 10 ms (100 KHz) 01: 100 ms (10 KHz) 10: 1000 ms (1 KHz) 11: Reserved" start="2" size="2" />
      <BitField name="TMR_MODE" description="Timer mode selection. 0: monoshot 1: free running" start="4" size="1" />
      <BitField name="TMR_EN" description="Timer enable. When set, TMR_CNT increments. When cleared, TMR_CNT is reset to 0." start="5" size="1" />
      <BitField name="TMR_RST" description="Timer reset. Writing one to this bit resets TMR_CNT to 0. This provides a single bit control for the software to restart the timer when the timer is enabled." start="6" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="7" size="1" />
      <BitField name="B_HNP_TRACK" description="Enable HNP tracking for B-device (peripheral), see Section 14.9. Hardware clears this bit when HNP_SUCCESS or HNP_FAILURE is set." start="8" size="1" />
      <BitField name="A_HNP_TRACK" description="Enable HNP tracking for A-device (host), see Section 14.9. Hardware clears this bit when HNP_SUCCESS or HNP_FAILURE is set." start="9" size="1" />
      <BitField name="PU_REMOVED" description="When the B-device changes its role from peripheral to host, software sets this bit when it removes the D+ pull-up, see Section 14.9. Hardware clears this bit when HNP_SUCCESS or HNP_FAILURE is set." start="10" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="11" size="5" />
      <BitField name="TMR_CNT" description="Current timer count value." start="16" size="16" />
    </Register>
    <Register name="TMR" description="OTG Timer" start="+0x114" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="TIMEOUT_CNT" description="The TMR interrupt is set when TMR_CNT reaches this value." start="0" size="16" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="16" />
    </Register>
    <Register name="DEVINTST" description="USB Device Interrupt Status" start="+0x200" access="ReadOnly" reset_value="0x10" reset_mask="0xFFFFFFFF">
      <BitField name="FRAME" description="The frame interrupt occurs every 1 ms. This is used in isochronous packet transfers." start="0" size="1" />
      <BitField name="EP_FAST" description="Fast endpoint interrupt. If an Endpoint Interrupt Priority register (USBEpIntPri) bit is set, the corresponding endpoint interrupt will be routed to this bit." start="1" size="1" />
      <BitField name="EP_SLOW" description="Slow endpoints interrupt. If an Endpoint Interrupt Priority Register (USBEpIntPri) bit is not set, the corresponding endpoint interrupt will be routed to this bit." start="2" size="1" />
      <BitField name="DEV_STAT" description="Set when USB Bus reset, USB suspend change or Connect change event occurs. Refer to Section 13.12.6 Set Device Status (Command: 0xFE, Data: write 1 byte) on page 366." start="3" size="1" />
      <BitField name="CCEMPTY" description="The command code register (USBCmdCode) is empty (New command can be written)." start="4" size="1" />
      <BitField name="CDFULL" description="Command data register (USBCmdData) is full (Data can be read now)." start="5" size="1" />
      <BitField name="RxENDPKT" description="The current packet in the endpoint buffer is transferred to the CPU." start="6" size="1" />
      <BitField name="TxENDPKT" description="The number of data bytes transferred to the endpoint buffer equals the number of bytes programmed in the TxPacket length register (USBTxPLen)." start="7" size="1" />
      <BitField name="EP_RLZED" description="Endpoints realized. Set when Realize Endpoint register (USBReEp) or MaxPacketSize register (USBMaxPSize) is updated and the corresponding operation is completed." start="8" size="1" />
      <BitField name="ERR_INT" description="Error Interrupt. Any bus error interrupt from the USB device. Refer to Section 13.12.9 Read Error Status (Command: 0xFB, Data: read 1 byte) on page 368" start="9" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="10" size="22" />
    </Register>
    <Register name="DEVINTEN" description="USB Device Interrupt Enable" start="+0x204" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRAMEEN" description="0 = No interrupt is generated. 1 = An interrupt will be generated when the corresponding bit in the Device Interrupt Status (USBDevIntSt) register (Table 261) is set. By default, the interrupt is routed to the USB_INT_REQ_LP interrupt line. Optionally, either the EP_FAST or FRAME interrupt may be routed to the USB_INT_REQ_HP interrupt line by changing the value of USBDevIntPri." start="0" size="1" />
      <BitField name="EP_FASTEN" description="0 = No interrupt is generated. 1 = An interrupt will be generated when the corresponding bit in the Device Interrupt Status (USBDevIntSt) register (Table 261) is set. By default, the interrupt is routed to the USB_INT_REQ_LP interrupt line. Optionally, either the EP_FAST or FRAME interrupt may be routed to the USB_INT_REQ_HP interrupt line by changing the value of USBDevIntPri." start="1" size="1" />
      <BitField name="EP_SLOWEN" description="0 = No interrupt is generated. 1 = An interrupt will be generated when the corresponding bit in the Device Interrupt Status (USBDevIntSt) register (Table 261) is set. By default, the interrupt is routed to the USB_INT_REQ_LP interrupt line. Optionally, either the EP_FAST or FRAME interrupt may be routed to the USB_INT_REQ_HP interrupt line by changing the value of USBDevIntPri." start="2" size="1" />
      <BitField name="DEV_STATEN" description="0 = No interrupt is generated. 1 = An interrupt will be generated when the corresponding bit in the Device Interrupt Status (USBDevIntSt) register (Table 261) is set. By default, the interrupt is routed to the USB_INT_REQ_LP interrupt line. Optionally, either the EP_FAST or FRAME interrupt may be routed to the USB_INT_REQ_HP interrupt line by changing the value of USBDevIntPri." start="3" size="1" />
      <BitField name="CCEMPTYEN" description="0 = No interrupt is generated. 1 = An interrupt will be generated when the corresponding bit in the Device Interrupt Status (USBDevIntSt) register (Table 261) is set. By default, the interrupt is routed to the USB_INT_REQ_LP interrupt line. Optionally, either the EP_FAST or FRAME interrupt may be routed to the USB_INT_REQ_HP interrupt line by changing the value of USBDevIntPri." start="4" size="1" />
      <BitField name="CDFULLEN" description="0 = No interrupt is generated. 1 = An interrupt will be generated when the corresponding bit in the Device Interrupt Status (USBDevIntSt) register (Table 261) is set. By default, the interrupt is routed to the USB_INT_REQ_LP interrupt line. Optionally, either the EP_FAST or FRAME interrupt may be routed to the USB_INT_REQ_HP interrupt line by changing the value of USBDevIntPri." start="5" size="1" />
      <BitField name="RxENDPKTEN" description="0 = No interrupt is generated. 1 = An interrupt will be generated when the corresponding bit in the Device Interrupt Status (USBDevIntSt) register (Table 261) is set. By default, the interrupt is routed to the USB_INT_REQ_LP interrupt line. Optionally, either the EP_FAST or FRAME interrupt may be routed to the USB_INT_REQ_HP interrupt line by changing the value of USBDevIntPri." start="6" size="1" />
      <BitField name="TxENDPKTEN" description="0 = No interrupt is generated. 1 = An interrupt will be generated when the corresponding bit in the Device Interrupt Status (USBDevIntSt) register (Table 261) is set. By default, the interrupt is routed to the USB_INT_REQ_LP interrupt line. Optionally, either the EP_FAST or FRAME interrupt may be routed to the USB_INT_REQ_HP interrupt line by changing the value of USBDevIntPri." start="7" size="1" />
      <BitField name="EP_RLZEDEN" description="0 = No interrupt is generated. 1 = An interrupt will be generated when the corresponding bit in the Device Interrupt Status (USBDevIntSt) register (Table 261) is set. By default, the interrupt is routed to the USB_INT_REQ_LP interrupt line. Optionally, either the EP_FAST or FRAME interrupt may be routed to the USB_INT_REQ_HP interrupt line by changing the value of USBDevIntPri." start="8" size="1" />
      <BitField name="ERR_INTEN" description="0 = No interrupt is generated. 1 = An interrupt will be generated when the corresponding bit in the Device Interrupt Status (USBDevIntSt) register (Table 261) is set. By default, the interrupt is routed to the USB_INT_REQ_LP interrupt line. Optionally, either the EP_FAST or FRAME interrupt may be routed to the USB_INT_REQ_HP interrupt line by changing the value of USBDevIntPri." start="9" size="1" />
      <BitField name="RESERVED" description="Reserved" start="10" size="22" />
    </Register>
    <Register name="DEVINTCLR" description="USB Device Interrupt Clear" start="+0x208" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRAMECLR" description="0 = No effect. 1 = The corresponding bit in USBDevIntSt (Section 13.10.3.2) is cleared." start="0" size="1" />
      <BitField name="EP_FASTCLR" description="0 = No effect. 1 = The corresponding bit in USBDevIntSt (Section 13.10.3.2) is cleared." start="1" size="1" />
      <BitField name="EP_SLOWCLR" description="0 = No effect. 1 = The corresponding bit in USBDevIntSt (Section 13.10.3.2) is cleared." start="2" size="1" />
      <BitField name="DEV_STATCLR" description="0 = No effect. 1 = The corresponding bit in USBDevIntSt (Section 13.10.3.2) is cleared." start="3" size="1" />
      <BitField name="CCEMPTYCLR" description="0 = No effect. 1 = The corresponding bit in USBDevIntSt (Section 13.10.3.2) is cleared." start="4" size="1" />
      <BitField name="CDFULLCLR" description="0 = No effect. 1 = The corresponding bit in USBDevIntSt (Section 13.10.3.2) is cleared." start="5" size="1" />
      <BitField name="RxENDPKTCLR" description="0 = No effect. 1 = The corresponding bit in USBDevIntSt (Section 13.10.3.2) is cleared." start="6" size="1" />
      <BitField name="TxENDPKTCLR" description="0 = No effect. 1 = The corresponding bit in USBDevIntSt (Section 13.10.3.2) is cleared." start="7" size="1" />
      <BitField name="EP_RLZEDCLR" description="0 = No effect. 1 = The corresponding bit in USBDevIntSt (Section 13.10.3.2) is cleared." start="8" size="1" />
      <BitField name="ERR_INTCLR" description="0 = No effect. 1 = The corresponding bit in USBDevIntSt (Section 13.10.3.2) is cleared." start="9" size="1" />
      <BitField name="RESERVED" description="Reserved" start="10" size="22" />
    </Register>
    <Register name="DEVINTSET" description="USB Device Interrupt Set" start="+0x20C" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRAMESET" description="0 = No effect. 1 = The corresponding bit in USBDevIntSt (Section 13.10.3.2) is set." start="0" size="1" />
      <BitField name="EP_FASTSET" description="0 = No effect. 1 = The corresponding bit in USBDevIntSt (Section 13.10.3.2) is set." start="1" size="1" />
      <BitField name="EP_SLOWSET" description="0 = No effect. 1 = The corresponding bit in USBDevIntSt (Section 13.10.3.2) is set." start="2" size="1" />
      <BitField name="DEV_STATSET" description="0 = No effect. 1 = The corresponding bit in USBDevIntSt (Section 13.10.3.2) is set." start="3" size="1" />
      <BitField name="CCEMPTYSET" description="0 = No effect. 1 = The corresponding bit in USBDevIntSt (Section 13.10.3.2) is set." start="4" size="1" />
      <BitField name="CDFULLSET" description="0 = No effect. 1 = The corresponding bit in USBDevIntSt (Section 13.10.3.2) is set." start="5" size="1" />
      <BitField name="RxENDPKTSET" description="0 = No effect. 1 = The corresponding bit in USBDevIntSt (Section 13.10.3.2) is set." start="6" size="1" />
      <BitField name="TxENDPKTSET" description="0 = No effect. 1 = The corresponding bit in USBDevIntSt (Section 13.10.3.2) is set." start="7" size="1" />
      <BitField name="EP_RLZEDSET" description="0 = No effect. 1 = The corresponding bit in USBDevIntSt (Section 13.10.3.2) is set." start="8" size="1" />
      <BitField name="ERR_INTSET" description="0 = No effect. 1 = The corresponding bit in USBDevIntSt (Section 13.10.3.2) is set." start="9" size="1" />
      <BitField name="RESERVED" description="Reserved" start="10" size="22" />
    </Register>
    <Register name="CMDCODE" description="USB Command Code" start="+0x210" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="8" />
      <BitField name="CMD_PHASE" description="The command phase:" start="8" size="8">
        <Enum name="READ" description="Read" start="0x02" />
        <Enum name="WRITE" description="Write" start="0x01" />
        <Enum name="COMMAND" description="Command" start="0x05" />
      </BitField>
      <BitField name="CMD_CODE_WDATA" description="This is a multi-purpose field. When CMD_PHASE is Command or Read, this field contains the code for the command (CMD_CODE). When CMD_PHASE is Write, this field contains the command write data (CMD_WDATA)." start="16" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="24" size="8" />
    </Register>
    <Register name="CMDDATA" description="USB Command Data" start="+0x214" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CMD_RDATA" description="Command Read Data." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="RXDATA" description="USB Receive Data" start="+0x218" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RX_DATA" description="Data received." start="0" size="32" />
    </Register>
    <Register name="TXDATA" description="USB Transmit Data" start="+0x21C" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TX_DATA" description="Transmit Data." start="0" size="32" />
    </Register>
    <Register name="RXPLEN" description="USB Receive Packet Length" start="+220" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PKT_LNGTH" description="The remaining number of bytes to be read from the currently selected endpoint's buffer. When this field decrements to 0, the RxENDPKT bit will be set in USBDevIntSt." start="0" size="10" />
      <BitField name="DV" description="Data valid. This bit is useful for isochronous endpoints. Non-isochronous endpoints do not raise an interrupt when an erroneous data packet is received. But invalid data packet can be produced with a bus reset. For isochronous endpoints, data transfer will happen even if an erroneous packet is received. In this case DV bit will not be set for the packet." start="10" size="1">
        <Enum name="DATA_IS_INVALID_" description="Data is invalid." start="0" />
        <Enum name="DATA_IS_VALID_" description="Data is valid." start="1" />
      </BitField>
      <BitField name="PKT_RDY" description="The PKT_LNGTH field is valid and the packet is ready for reading." start="11" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="12" size="20" />
    </Register>
    <Register name="TXPLEN" description="USB Transmit Packet Length" start="+0x224" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PKT_LNGTH" description="The remaining number of bytes to be written to the selected endpoint buffer. This field is decremented by 4 by hardware after each write to USBTxData. When this field decrements to 0, the TxENDPKT bit will be set in USBDevIntSt." start="0" size="10" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="22" />
    </Register>
    <Register name="CTRL" description="USB Control" start="+0x228" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RD_EN" description="Read mode control. Enables reading data from the OUT endpoint buffer for the endpoint specified in the LOG_ENDPOINT field using the USBRxData register. This bit is cleared by hardware when the last word of the current packet is read from USBRxData." start="0" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="ENABLED_" description="Enabled." start="1" />
      </BitField>
      <BitField name="WR_EN" description="Write mode control. Enables writing data to the IN endpoint buffer for the endpoint specified in the LOG_ENDPOINT field using the USBTxData register. This bit is cleared by hardware when the number of bytes in USBTxLen have been sent." start="1" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="ENABLED_" description="Enabled." start="1" />
      </BitField>
      <BitField name="LOG_ENDPOINT" description="Logical Endpoint number." start="2" size="4" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="26" />
    </Register>
    <Register name="DEVINTPRI" description="USB Device Interrupt Priority" start="+0x22C" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FRAME" description="Frame interrupt routing" start="0" size="1">
        <Enum name="LP" description="FRAME interrupt is routed to USB_INT_REQ_LP." start="0" />
        <Enum name="HP" description="FRAME interrupt is routed to USB_INT_REQ_HP." start="1" />
      </BitField>
      <BitField name="EP_FAST" description="Fast endpoint interrupt routing" start="1" size="1">
        <Enum name="LP" description="EP_FAST interrupt is routed to USB_INT_REQ_LP." start="0" />
        <Enum name="HP" description="EP_FAST interrupt is routed to USB_INT_REQ_HP." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="2" size="30" />
    </Register>
    <Register name="EPINTST" description="USB Endpoint Interrupt Status" start="+0x230" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EPST0" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="0" size="1" />
      <BitField name="EPST1" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="1" size="1" />
      <BitField name="EPST2" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="2" size="1" />
      <BitField name="EPST3" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="3" size="1" />
      <BitField name="EPST4" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="4" size="1" />
      <BitField name="EPST5" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="5" size="1" />
      <BitField name="EPST6" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="6" size="1" />
      <BitField name="EPST7" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="7" size="1" />
      <BitField name="EPST8" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="8" size="1" />
      <BitField name="EPST9" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="9" size="1" />
      <BitField name="EPST10" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="10" size="1" />
      <BitField name="EPST11" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="11" size="1" />
      <BitField name="EPST12" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="12" size="1" />
      <BitField name="EPST13" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="13" size="1" />
      <BitField name="EPST14" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="14" size="1" />
      <BitField name="EPST15" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="15" size="1" />
      <BitField name="EPST16" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="16" size="1" />
      <BitField name="EPST17" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="17" size="1" />
      <BitField name="EPST18" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="18" size="1" />
      <BitField name="EPST19" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="19" size="1" />
      <BitField name="EPST20" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="20" size="1" />
      <BitField name="EPST21" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="21" size="1" />
      <BitField name="EPST22" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="22" size="1" />
      <BitField name="EPST23" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="23" size="1" />
      <BitField name="EPST24" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="24" size="1" />
      <BitField name="EPST25" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="25" size="1" />
      <BitField name="EPST26" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="26" size="1" />
      <BitField name="EPST27" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="27" size="1" />
      <BitField name="EPST28" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="28" size="1" />
      <BitField name="EPST29" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="29" size="1" />
      <BitField name="EPST30" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="30" size="1" />
      <BitField name="EPST31" description="1 = Endpoint Data Received (bits 0, 2, 4, ..., 30) or Transmitted (bits 1, 3, 5, ..., 31) Interrupt received." start="31" size="1" />
    </Register>
    <Register name="EPINTEN" description="USB Endpoint Interrupt Enable" start="+0x234" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EPEN0" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="0" size="1" />
      <BitField name="EPEN1" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="1" size="1" />
      <BitField name="EPEN2" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="2" size="1" />
      <BitField name="EPEN3" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="3" size="1" />
      <BitField name="EPEN4" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="4" size="1" />
      <BitField name="EPEN5" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="5" size="1" />
      <BitField name="EPEN6" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="6" size="1" />
      <BitField name="EPEN7" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="7" size="1" />
      <BitField name="EPEN8" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="8" size="1" />
      <BitField name="EPEN9" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="9" size="1" />
      <BitField name="EPEN10" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="10" size="1" />
      <BitField name="EPEN11" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="11" size="1" />
      <BitField name="EPEN12" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="12" size="1" />
      <BitField name="EPEN13" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="13" size="1" />
      <BitField name="EPEN14" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="14" size="1" />
      <BitField name="EPEN15" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="15" size="1" />
      <BitField name="EPEN16" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="16" size="1" />
      <BitField name="EPEN17" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="17" size="1" />
      <BitField name="EPEN18" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="18" size="1" />
      <BitField name="EPEN19" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="19" size="1" />
      <BitField name="EPEN20" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="20" size="1" />
      <BitField name="EPEN21" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="21" size="1" />
      <BitField name="EPEN22" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="22" size="1" />
      <BitField name="EPEN23" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="23" size="1" />
      <BitField name="EPEN24" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="24" size="1" />
      <BitField name="EPEN25" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="25" size="1" />
      <BitField name="EPEN26" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="26" size="1" />
      <BitField name="EPEN27" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="27" size="1" />
      <BitField name="EPEN28" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="28" size="1" />
      <BitField name="EPEN29" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="29" size="1" />
      <BitField name="EPEN30" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="30" size="1" />
      <BitField name="EPEN31" description="0= The corresponding bit in USBDMARSt is set when an interrupt occurs for this endpoint. 1 = The corresponding bit in USBEpIntSt is set when an interrupt occurs for this endpoint. Implies Slave mode for this endpoint." start="31" size="1" />
    </Register>
    <Register name="EPINTCLR" description="USB Endpoint Interrupt Clear" start="+0x238" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EPCLR0" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="0" size="1" />
      <BitField name="EPCLR1" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="1" size="1" />
      <BitField name="EPCLR2" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="2" size="1" />
      <BitField name="EPCLR3" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="3" size="1" />
      <BitField name="EPCLR4" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="4" size="1" />
      <BitField name="EPCLR5" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="5" size="1" />
      <BitField name="EPCLR6" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="6" size="1" />
      <BitField name="EPCLR7" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="7" size="1" />
      <BitField name="EPCLR8" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="8" size="1" />
      <BitField name="EPCLR9" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="9" size="1" />
      <BitField name="EPCLR10" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="10" size="1" />
      <BitField name="EPCLR11" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="11" size="1" />
      <BitField name="EPCLR12" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="12" size="1" />
      <BitField name="EPCLR13" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="13" size="1" />
      <BitField name="EPCLR14" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="14" size="1" />
      <BitField name="EPCLR15" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="15" size="1" />
      <BitField name="EPCLR16" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="16" size="1" />
      <BitField name="EPCLR17" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="17" size="1" />
      <BitField name="EPCLR18" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="18" size="1" />
      <BitField name="EPCLR19" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="19" size="1" />
      <BitField name="EPCLR20" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="20" size="1" />
      <BitField name="EPCLR21" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="21" size="1" />
      <BitField name="EPCLR22" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="22" size="1" />
      <BitField name="EPCLR23" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="23" size="1" />
      <BitField name="EPCLR24" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="24" size="1" />
      <BitField name="EPCLR25" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="25" size="1" />
      <BitField name="EPCLR26" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="26" size="1" />
      <BitField name="EPCLR27" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="27" size="1" />
      <BitField name="EPCLR28" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="28" size="1" />
      <BitField name="EPCLR29" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="29" size="1" />
      <BitField name="EPCLR30" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="30" size="1" />
      <BitField name="EPCLR31" description="0 = No effect. 1 = Clears the corresponding bit in USBEpIntSt, by executing the SIE Select Endpoint/Clear Interrupt command for this endpoint." start="31" size="1" />
    </Register>
    <Register name="EPINTSET" description="USB Endpoint Interrupt Set" start="+0x23C" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EPSET0" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="0" size="1" />
      <BitField name="EPSET1" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="1" size="1" />
      <BitField name="EPSET2" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="2" size="1" />
      <BitField name="EPSET3" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="3" size="1" />
      <BitField name="EPSET4" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="4" size="1" />
      <BitField name="EPSET5" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="5" size="1" />
      <BitField name="EPSET6" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="6" size="1" />
      <BitField name="EPSET7" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="7" size="1" />
      <BitField name="EPSET8" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="8" size="1" />
      <BitField name="EPSET9" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="9" size="1" />
      <BitField name="EPSET10" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="10" size="1" />
      <BitField name="EPSET11" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="11" size="1" />
      <BitField name="EPSET12" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="12" size="1" />
      <BitField name="EPSET13" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="13" size="1" />
      <BitField name="EPSET14" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="14" size="1" />
      <BitField name="EPSET15" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="15" size="1" />
      <BitField name="EPSET16" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="16" size="1" />
      <BitField name="EPSET17" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="17" size="1" />
      <BitField name="EPSET18" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="18" size="1" />
      <BitField name="EPSET19" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="19" size="1" />
      <BitField name="EPSET20" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="20" size="1" />
      <BitField name="EPSET21" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="21" size="1" />
      <BitField name="EPSET22" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="22" size="1" />
      <BitField name="EPSET23" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="23" size="1" />
      <BitField name="EPSET24" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="24" size="1" />
      <BitField name="EPSET25" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="25" size="1" />
      <BitField name="EPSET26" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="26" size="1" />
      <BitField name="EPSET27" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="27" size="1" />
      <BitField name="EPSET28" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="28" size="1" />
      <BitField name="EPSET29" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="29" size="1" />
      <BitField name="EPSET30" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="30" size="1" />
      <BitField name="EPSET31" description="0 = No effect. 1 = Sets the corresponding bit in USBEpIntSt." start="31" size="1" />
    </Register>
    <Register name="EPINTPRI" description="USB Endpoint Priority" start="+0x240" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EPPRI0" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="0" size="1" />
      <BitField name="EPPRI1" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="1" size="1" />
      <BitField name="EPPRI2" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="2" size="1" />
      <BitField name="EPPRI3" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="3" size="1" />
      <BitField name="EPPRI4" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="4" size="1" />
      <BitField name="EPPRI5" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="5" size="1" />
      <BitField name="EPPRI6" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="6" size="1" />
      <BitField name="EPPRI7" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="7" size="1" />
      <BitField name="EPPRI8" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="8" size="1" />
      <BitField name="EPPRI9" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="9" size="1" />
      <BitField name="EPPRI10" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="10" size="1" />
      <BitField name="EPPRI11" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="11" size="1" />
      <BitField name="EPPRI12" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="12" size="1" />
      <BitField name="EPPRI13" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="13" size="1" />
      <BitField name="EPPRI14" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="14" size="1" />
      <BitField name="EPPRI15" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="15" size="1" />
      <BitField name="EPPRI16" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="16" size="1" />
      <BitField name="EPPRI17" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="17" size="1" />
      <BitField name="EPPRI18" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="18" size="1" />
      <BitField name="EPPRI19" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="19" size="1" />
      <BitField name="EPPRI20" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="20" size="1" />
      <BitField name="EPPRI21" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="21" size="1" />
      <BitField name="EPPRI22" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="22" size="1" />
      <BitField name="EPPRI23" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="23" size="1" />
      <BitField name="EPPRI24" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="24" size="1" />
      <BitField name="EPPRI25" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="25" size="1" />
      <BitField name="EPPRI26" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="26" size="1" />
      <BitField name="EPPRI27" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="27" size="1" />
      <BitField name="EPPRI28" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="28" size="1" />
      <BitField name="EPPRI29" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="29" size="1" />
      <BitField name="EPPRI30" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="30" size="1" />
      <BitField name="EPPRI31" description="0 = The corresponding interrupt is routed to the EP_SLOW bit of USBDevIntSt 1 = The corresponding interrupt is routed to the EP_FAST bit of USBDevIntSt" start="31" size="1" />
    </Register>
    <Register name="REEP" description="USB Realize Endpoint" start="+0x244" access="Read/Write" reset_value="0x3" reset_mask="0xFFFFFFFF">
      <BitField name="EPR0" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="0" size="1" />
      <BitField name="EPR1" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="1" size="1" />
      <BitField name="EPR2" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="2" size="1" />
      <BitField name="EPR3" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="3" size="1" />
      <BitField name="EPR4" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="4" size="1" />
      <BitField name="EPR5" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="5" size="1" />
      <BitField name="EPR6" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="6" size="1" />
      <BitField name="EPR7" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="7" size="1" />
      <BitField name="EPR8" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="8" size="1" />
      <BitField name="EPR9" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="9" size="1" />
      <BitField name="EPR10" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="10" size="1" />
      <BitField name="EPR11" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="11" size="1" />
      <BitField name="EPR12" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="12" size="1" />
      <BitField name="EPR13" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="13" size="1" />
      <BitField name="EPR14" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="14" size="1" />
      <BitField name="EPR15" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="15" size="1" />
      <BitField name="EPR16" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="16" size="1" />
      <BitField name="EPR17" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="17" size="1" />
      <BitField name="EPR18" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="18" size="1" />
      <BitField name="EPR19" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="19" size="1" />
      <BitField name="EPR20" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="20" size="1" />
      <BitField name="EPR21" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="21" size="1" />
      <BitField name="EPR22" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="22" size="1" />
      <BitField name="EPR23" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="23" size="1" />
      <BitField name="EPR24" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="24" size="1" />
      <BitField name="EPR25" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="25" size="1" />
      <BitField name="EPR26" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="26" size="1" />
      <BitField name="EPR27" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="27" size="1" />
      <BitField name="EPR28" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="28" size="1" />
      <BitField name="EPR29" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="29" size="1" />
      <BitField name="EPR30" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="30" size="1" />
      <BitField name="EPR31" description="0 = Endpoint EPxx is not realized. 1 = Endpoint EPxx is realized." start="31" size="1" />
    </Register>
    <Register name="EPIND" description="USB Endpoint Index" start="+0x248" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PHY_EP" description="Physical endpoint number (0-31)" start="0" size="5" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="27" />
    </Register>
    <Register name="MAXPSIZE" description="USB MaxPacketSize" start="+0x24C" access="Read/Write" reset_value="0x8" reset_mask="0xFFFFFFFF">
      <BitField name="MPS" description="The maximum packet size value." start="0" size="10" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="22" />
    </Register>
    <Register name="DMARST" description="USB DMA Request Status" start="+0x250" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EPRST0" description="Control endpoint OUT (DMA cannot be enabled for this endpoint and EP0 bit must be 0)." start="0" size="1" />
      <BitField name="EPRST1" description="Control endpoint IN (DMA cannot be enabled for this endpoint and EP1 bit must be 0)." start="1" size="1" />
      <BitField name="EPRST2" description="Endpoint xx (2 &lt;=  xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="2" size="1" />
      <BitField name="EPRST3" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="3" size="1" />
      <BitField name="EPRST4" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="4" size="1" />
      <BitField name="EPRST5" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="5" size="1" />
      <BitField name="EPRST6" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="6" size="1" />
      <BitField name="EPRST7" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="7" size="1" />
      <BitField name="EPRST8" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="8" size="1" />
      <BitField name="EPRST9" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="9" size="1" />
      <BitField name="EPRST10" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="10" size="1" />
      <BitField name="EPRST11" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="11" size="1" />
      <BitField name="EPRST12" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="12" size="1" />
      <BitField name="EPRST13" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="13" size="1" />
      <BitField name="EPRST14" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="14" size="1" />
      <BitField name="EPRST15" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="15" size="1" />
      <BitField name="EPRST16" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="16" size="1" />
      <BitField name="EPRST17" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="17" size="1" />
      <BitField name="EPRST18" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="18" size="1" />
      <BitField name="EPRST19" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="19" size="1" />
      <BitField name="EPRST20" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="20" size="1" />
      <BitField name="EPRST21" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="21" size="1" />
      <BitField name="EPRST22" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="22" size="1" />
      <BitField name="EPRST23" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="23" size="1" />
      <BitField name="EPRST24" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="24" size="1" />
      <BitField name="EPRST25" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="25" size="1" />
      <BitField name="EPRST26" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="26" size="1" />
      <BitField name="EPRST27" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="27" size="1" />
      <BitField name="EPRST28" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="28" size="1" />
      <BitField name="EPRST29" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="29" size="1" />
      <BitField name="EPRST30" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="30" size="1" />
      <BitField name="EPRST31" description="Endpoint xx (2 &lt;= xx  &lt;= 31) DMA request. 0 = DMA not requested by endpoint xx. 1 = DMA requested by endpoint xx." start="31" size="1" />
    </Register>
    <Register name="DMARCLR" description="USB DMA Request Clear" start="+0x254" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EPRCLR0" description="Control endpoint OUT (DMA cannot be enabled for this endpoint and the EP0 bit must be 0)." start="0" size="1" />
      <BitField name="EPRCLR1" description="Control endpoint IN (DMA cannot be enabled for this endpoint and the EP1 bit must be 0)." start="1" size="1" />
      <BitField name="EPRCLR2" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="2" size="1" />
      <BitField name="EPRCLR3" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="3" size="1" />
      <BitField name="EPRCLR4" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="4" size="1" />
      <BitField name="EPRCLR5" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="5" size="1" />
      <BitField name="EPRCLR6" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="6" size="1" />
      <BitField name="EPRCLR7" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="7" size="1" />
      <BitField name="EPRCLR8" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="8" size="1" />
      <BitField name="EPRCLR9" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="9" size="1" />
      <BitField name="EPRCLR10" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="10" size="1" />
      <BitField name="EPRCLR11" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="11" size="1" />
      <BitField name="EPRCLR12" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="12" size="1" />
      <BitField name="EPRCLR13" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="13" size="1" />
      <BitField name="EPRCLR14" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="14" size="1" />
      <BitField name="EPRCLR15" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="15" size="1" />
      <BitField name="EPRCLR16" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="16" size="1" />
      <BitField name="EPRCLR17" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="17" size="1" />
      <BitField name="EPRCLR18" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="18" size="1" />
      <BitField name="EPRCLR19" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="19" size="1" />
      <BitField name="EPRCLR20" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="20" size="1" />
      <BitField name="EPRCLR21" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="21" size="1" />
      <BitField name="EPRCLR22" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="22" size="1" />
      <BitField name="EPRCLR23" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="23" size="1" />
      <BitField name="EPRCLR24" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="24" size="1" />
      <BitField name="EPRCLR25" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="25" size="1" />
      <BitField name="EPRCLR26" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="26" size="1" />
      <BitField name="EPRCLR27" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="27" size="1" />
      <BitField name="EPRCLR28" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="28" size="1" />
      <BitField name="EPRCLR29" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="29" size="1" />
      <BitField name="EPRCLR30" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="30" size="1" />
      <BitField name="EPRCLR31" description="Clear the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Clear the corresponding bit in USBDMARSt." start="31" size="1" />
    </Register>
    <Register name="DMARSET" description="USB DMA Request Set" start="+0x258" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EPRSET0" description="Control endpoint OUT (DMA cannot be enabled for this endpoint and the EP0 bit must be 0)." start="0" size="1" />
      <BitField name="EPRSET1" description="Control endpoint IN (DMA cannot be enabled for this endpoint and the EP1 bit must be 0)." start="1" size="1" />
      <BitField name="EPRSET2" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="2" size="1" />
      <BitField name="EPRSET3" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="3" size="1" />
      <BitField name="EPRSET4" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="4" size="1" />
      <BitField name="EPRSET5" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="5" size="1" />
      <BitField name="EPRSET6" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="6" size="1" />
      <BitField name="EPRSET7" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="7" size="1" />
      <BitField name="EPRSET8" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="8" size="1" />
      <BitField name="EPRSET9" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="9" size="1" />
      <BitField name="EPRSET10" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="10" size="1" />
      <BitField name="EPRSET11" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="11" size="1" />
      <BitField name="EPRSET12" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="12" size="1" />
      <BitField name="EPRSET13" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="13" size="1" />
      <BitField name="EPRSET14" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="14" size="1" />
      <BitField name="EPRSET15" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="15" size="1" />
      <BitField name="EPRSET16" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="16" size="1" />
      <BitField name="EPRSET17" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="17" size="1" />
      <BitField name="EPRSET18" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="18" size="1" />
      <BitField name="EPRSET19" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="19" size="1" />
      <BitField name="EPRSET20" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="20" size="1" />
      <BitField name="EPRSET21" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="21" size="1" />
      <BitField name="EPRSET22" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="22" size="1" />
      <BitField name="EPRSET23" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="23" size="1" />
      <BitField name="EPRSET24" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="24" size="1" />
      <BitField name="EPRSET25" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="25" size="1" />
      <BitField name="EPRSET26" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="26" size="1" />
      <BitField name="EPRSET27" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="27" size="1" />
      <BitField name="EPRSET28" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="28" size="1" />
      <BitField name="EPRSET29" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="29" size="1" />
      <BitField name="EPRSET30" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="30" size="1" />
      <BitField name="EPRSET31" description="Set the endpoint xx (2 &lt;= xx &lt;= 31) DMA request. 0 = No effect 1 = Set the corresponding bit in USBDMARSt." start="31" size="1" />
    </Register>
    <Register name="UDCAH" description="USB UDCA Head" start="+0x280" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written. The UDCA is aligned to 128-byte boundaries." start="0" size="7" />
      <BitField name="UDCA_ADDR" description="Start address of the UDCA." start="7" size="25" />
    </Register>
    <Register name="EPDMAST" description="USB Endpoint DMA Status" start="+0x284" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EP_DMA_ST0" description="Control endpoint OUT (DMA cannot be enabled for this endpoint and the EP0_DMA_ENABLE bit must be 0)." start="0" size="1" />
      <BitField name="EP_DMA_ST1" description="Control endpoint IN (DMA cannot be enabled for this endpoint and the EP1_DMA_ENABLE bit must be 0)." start="1" size="1" />
      <BitField name="EP_DMA_ST2" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="2" size="1" />
      <BitField name="EP_DMA_ST3" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="3" size="1" />
      <BitField name="EP_DMA_ST4" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="4" size="1" />
      <BitField name="EP_DMA_ST5" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="5" size="1" />
      <BitField name="EP_DMA_ST6" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="6" size="1" />
      <BitField name="EP_DMA_ST7" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="7" size="1" />
      <BitField name="EP_DMA_ST8" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="8" size="1" />
      <BitField name="EP_DMA_ST9" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="9" size="1" />
      <BitField name="EP_DMA_ST10" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="10" size="1" />
      <BitField name="EP_DMA_ST11" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="11" size="1" />
      <BitField name="EP_DMA_ST12" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="12" size="1" />
      <BitField name="EP_DMA_ST13" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="13" size="1" />
      <BitField name="EP_DMA_ST14" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="14" size="1" />
      <BitField name="EP_DMA_ST15" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="15" size="1" />
      <BitField name="EP_DMA_ST16" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="16" size="1" />
      <BitField name="EP_DMA_ST17" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="17" size="1" />
      <BitField name="EP_DMA_ST18" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="18" size="1" />
      <BitField name="EP_DMA_ST19" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="19" size="1" />
      <BitField name="EP_DMA_ST20" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="20" size="1" />
      <BitField name="EP_DMA_ST21" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="21" size="1" />
      <BitField name="EP_DMA_ST22" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="22" size="1" />
      <BitField name="EP_DMA_ST23" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="23" size="1" />
      <BitField name="EP_DMA_ST24" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="24" size="1" />
      <BitField name="EP_DMA_ST25" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="25" size="1" />
      <BitField name="EP_DMA_ST26" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="26" size="1" />
      <BitField name="EP_DMA_ST27" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="27" size="1" />
      <BitField name="EP_DMA_ST28" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="28" size="1" />
      <BitField name="EP_DMA_ST29" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="29" size="1" />
      <BitField name="EP_DMA_ST30" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="30" size="1" />
      <BitField name="EP_DMA_ST31" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA enabled bit. 0 = The DMA for endpoint EPxx is disabled. 1 = The DMA for endpoint EPxx is enabled." start="31" size="1" />
    </Register>
    <Register name="EPDMAEN" description="USB Endpoint DMA Enable" start="+0x288" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EP_DMA_EN0" description="Control endpoint OUT (DMA cannot be enabled for this endpoint and the EP0_DMA_ENABLE bit value must be 0)." start="0" size="1" />
      <BitField name="EP_DMA_EN1" description="Control endpoint IN (DMA cannot be enabled for this endpoint and the EP1_DMA_ENABLE bit must be 0)." start="1" size="1" />
      <BitField name="EP_DMA_EN" description="Endpoint xx(2 &lt;= xx &lt;= 31) DMA enable control bit. 0 = No effect. 1 = Enable the DMA operation for endpoint EPxx." start="2" size="30" />
    </Register>
    <Register name="EPDMADIS" description="USB Endpoint DMA Disable" start="+0x28C" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EP_DMA_DIS0" description="Control endpoint OUT (DMA cannot be enabled for this endpoint and the EP0_DMA_DISABLE bit value must be 0)." start="0" size="1" />
      <BitField name="EP_DMA_DIS1" description="Control endpoint IN (DMA cannot be enabled for this endpoint and the EP1_DMA_DISABLE bit value must be 0)." start="1" size="1" />
      <BitField name="EP_DMA_DIS2" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="2" size="1" />
      <BitField name="EP_DMA_DIS3" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="3" size="1" />
      <BitField name="EP_DMA_DIS4" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="4" size="1" />
      <BitField name="EP_DMA_DIS5" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="5" size="1" />
      <BitField name="EP_DMA_DIS6" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="6" size="1" />
      <BitField name="EP_DMA_DIS7" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="7" size="1" />
      <BitField name="EP_DMA_DIS8" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="8" size="1" />
      <BitField name="EP_DMA_DIS9" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="9" size="1" />
      <BitField name="EP_DMA_DIS10" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="10" size="1" />
      <BitField name="EP_DMA_DIS11" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="11" size="1" />
      <BitField name="EP_DMA_DIS12" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="12" size="1" />
      <BitField name="EP_DMA_DIS13" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="13" size="1" />
      <BitField name="EP_DMA_DIS14" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="14" size="1" />
      <BitField name="EP_DMA_DIS15" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="15" size="1" />
      <BitField name="EP_DMA_DIS16" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="16" size="1" />
      <BitField name="EP_DMA_DIS17" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="17" size="1" />
      <BitField name="EP_DMA_DIS18" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="18" size="1" />
      <BitField name="EP_DMA_DIS19" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="19" size="1" />
      <BitField name="EP_DMA_DIS20" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="20" size="1" />
      <BitField name="EP_DMA_DIS21" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="21" size="1" />
      <BitField name="EP_DMA_DIS22" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="22" size="1" />
      <BitField name="EP_DMA_DIS23" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="23" size="1" />
      <BitField name="EP_DMA_DIS24" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="24" size="1" />
      <BitField name="EP_DMA_DIS25" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="25" size="1" />
      <BitField name="EP_DMA_DIS26" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="26" size="1" />
      <BitField name="EP_DMA_DIS27" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="27" size="1" />
      <BitField name="EP_DMA_DIS28" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="28" size="1" />
      <BitField name="EP_DMA_DIS29" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="29" size="1" />
      <BitField name="EP_DMA_DIS30" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="30" size="1" />
      <BitField name="EP_DMA_DIS31" description="Endpoint xx (2 &lt;= xx &lt;= 31) DMA disable control bit. 0 = No effect. 1 = Disable the DMA operation for endpoint EPxx." start="31" size="1" />
    </Register>
    <Register name="DMAINTST" description="USB DMA Interrupt Status" start="+0x290" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EOT" description="End of Transfer Interrupt bit." start="0" size="1">
        <Enum name="ALL_BITS_IN_THE_USBE" description="All bits in the USBEoTIntSt register are 0." start="0" />
        <Enum name="AT_LEAST_ONE_BIT_IN_" description="At least one bit in the USBEoTIntSt is set." start="1" />
      </BitField>
      <BitField name="NDDR" description="New DD Request Interrupt bit." start="1" size="1">
        <Enum name="ALL_BITS_IN_THE_USBN" description="All bits in the USBNDDRIntSt register are 0." start="0" />
        <Enum name="AT_LEAST_ONE_BIT_IN_" description="At least one bit in the USBNDDRIntSt is set." start="1" />
      </BitField>
      <BitField name="ERR" description="System Error Interrupt bit." start="2" size="1">
        <Enum name="ALL_BITS_IN_THE_USBS" description="All bits in the USBSysErrIntSt register are 0." start="0" />
        <Enum name="AT_LEAST_ONE_BIT_IN_" description="At least one bit in the USBSysErrIntSt is set." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="3" size="29" />
    </Register>
    <Register name="DMAINTEN" description="USB DMA Interrupt Enable" start="+0x294" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EOT" description="End of Transfer Interrupt enable bit." start="0" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="ENABLED_" description="Enabled." start="1" />
      </BitField>
      <BitField name="NDDR" description="New DD Request Interrupt enable bit." start="1" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="ENABLED_" description="Enabled." start="1" />
      </BitField>
      <BitField name="ERR" description="System Error Interrupt enable bit." start="2" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="ENABLED_" description="Enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="3" size="29" />
    </Register>
    <Register name="EOTINTST" description="USB End of Transfer Interrupt Status" start="+0x2A0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EPTXINTST0" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="0" size="1" />
      <BitField name="EPTXINTST1" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="1" size="1" />
      <BitField name="EPTXINTST2" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="2" size="1" />
      <BitField name="EPTXINTST3" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="3" size="1" />
      <BitField name="EPTXINTST4" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="4" size="1" />
      <BitField name="EPTXINTST5" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="5" size="1" />
      <BitField name="EPTXINTST6" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="6" size="1" />
      <BitField name="EPTXINTST7" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="7" size="1" />
      <BitField name="EPTXINTST8" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="8" size="1" />
      <BitField name="EPTXINTST9" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="9" size="1" />
      <BitField name="EPTXINTST10" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="10" size="1" />
      <BitField name="EPTXINTST11" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="11" size="1" />
      <BitField name="EPTXINTST12" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="12" size="1" />
      <BitField name="EPTXINTST13" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="13" size="1" />
      <BitField name="EPTXINTST14" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="14" size="1" />
      <BitField name="EPTXINTST15" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="15" size="1" />
      <BitField name="EPTXINTST16" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="16" size="1" />
      <BitField name="EPTXINTST17" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="17" size="1" />
      <BitField name="EPTXINTST18" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="18" size="1" />
      <BitField name="EPTXINTST19" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="19" size="1" />
      <BitField name="EPTXINTST20" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="20" size="1" />
      <BitField name="EPTXINTST21" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="21" size="1" />
      <BitField name="EPTXINTST22" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="22" size="1" />
      <BitField name="EPTXINTST23" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="23" size="1" />
      <BitField name="EPTXINTST24" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="24" size="1" />
      <BitField name="EPTXINTST25" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="25" size="1" />
      <BitField name="EPTXINTST26" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="26" size="1" />
      <BitField name="EPTXINTST27" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="27" size="1" />
      <BitField name="EPTXINTST28" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="28" size="1" />
      <BitField name="EPTXINTST29" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="29" size="1" />
      <BitField name="EPTXINTST30" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="30" size="1" />
      <BitField name="EPTXINTST31" description="Endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = There is no End of Transfer interrupt request for endpoint xx. 1 = There is an End of Transfer Interrupt request for endpoint xx." start="31" size="1" />
    </Register>
    <Register name="EOTINTCLR" description="USB End of Transfer Interrupt Clear" start="+0x2A4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EPTXINTCLR0" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="0" size="1" />
      <BitField name="EPTXINTCLR1" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="1" size="1" />
      <BitField name="EPTXINTCLR2" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="2" size="1" />
      <BitField name="EPTXINTCLR3" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="3" size="1" />
      <BitField name="EPTXINTCLR4" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="4" size="1" />
      <BitField name="EPTXINTCLR5" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="5" size="1" />
      <BitField name="EPTXINTCLR6" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="6" size="1" />
      <BitField name="EPTXINTCLR7" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="7" size="1" />
      <BitField name="EPTXINTCLR8" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="8" size="1" />
      <BitField name="EPTXINTCLR9" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="9" size="1" />
      <BitField name="EPTXINTCLR10" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="10" size="1" />
      <BitField name="EPTXINTCLR11" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="11" size="1" />
      <BitField name="EPTXINTCLR12" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="12" size="1" />
      <BitField name="EPTXINTCLR13" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="13" size="1" />
      <BitField name="EPTXINTCLR14" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="14" size="1" />
      <BitField name="EPTXINTCLR15" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="15" size="1" />
      <BitField name="EPTXINTCLR16" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="16" size="1" />
      <BitField name="EPTXINTCLR17" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="17" size="1" />
      <BitField name="EPTXINTCLR18" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="18" size="1" />
      <BitField name="EPTXINTCLR19" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="19" size="1" />
      <BitField name="EPTXINTCLR20" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="20" size="1" />
      <BitField name="EPTXINTCLR21" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="21" size="1" />
      <BitField name="EPTXINTCLR22" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="22" size="1" />
      <BitField name="EPTXINTCLR23" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="23" size="1" />
      <BitField name="EPTXINTCLR24" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="24" size="1" />
      <BitField name="EPTXINTCLR25" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="25" size="1" />
      <BitField name="EPTXINTCLR26" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="26" size="1" />
      <BitField name="EPTXINTCLR27" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="27" size="1" />
      <BitField name="EPTXINTCLR28" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="28" size="1" />
      <BitField name="EPTXINTCLR29" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="29" size="1" />
      <BitField name="EPTXINTCLR30" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="30" size="1" />
      <BitField name="EPTXINTCLR31" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Clear the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="31" size="1" />
    </Register>
    <Register name="EOTINTSET" description="USB End of Transfer Interrupt Set" start="+0x2A8" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EPTXINTSET0" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="0" size="1" />
      <BitField name="EPTXINTSET1" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="1" size="1" />
      <BitField name="EPTXINTSET2" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="2" size="1" />
      <BitField name="EPTXINTSET3" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="3" size="1" />
      <BitField name="EPTXINTSET4" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="4" size="1" />
      <BitField name="EPTXINTSET5" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="5" size="1" />
      <BitField name="EPTXINTSET6" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="6" size="1" />
      <BitField name="EPTXINTSET7" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="7" size="1" />
      <BitField name="EPTXINTSET8" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="8" size="1" />
      <BitField name="EPTXINTSET9" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="9" size="1" />
      <BitField name="EPTXINTSET10" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="10" size="1" />
      <BitField name="EPTXINTSET11" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="11" size="1" />
      <BitField name="EPTXINTSET12" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="12" size="1" />
      <BitField name="EPTXINTSET13" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="13" size="1" />
      <BitField name="EPTXINTSET14" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="14" size="1" />
      <BitField name="EPTXINTSET15" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="15" size="1" />
      <BitField name="EPTXINTSET16" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="16" size="1" />
      <BitField name="EPTXINTSET17" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="17" size="1" />
      <BitField name="EPTXINTSET18" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="18" size="1" />
      <BitField name="EPTXINTSET19" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="19" size="1" />
      <BitField name="EPTXINTSET20" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="20" size="1" />
      <BitField name="EPTXINTSET21" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="21" size="1" />
      <BitField name="EPTXINTSET22" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="22" size="1" />
      <BitField name="EPTXINTSET23" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="23" size="1" />
      <BitField name="EPTXINTSET24" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="24" size="1" />
      <BitField name="EPTXINTSET25" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="25" size="1" />
      <BitField name="EPTXINTSET26" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="26" size="1" />
      <BitField name="EPTXINTSET27" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="27" size="1" />
      <BitField name="EPTXINTSET28" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="28" size="1" />
      <BitField name="EPTXINTSET29" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="29" size="1" />
      <BitField name="EPTXINTSET30" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="30" size="1" />
      <BitField name="EPTXINTSET31" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) End of Transfer Interrupt request. 0 = No effect. 1 = Set the EPxx End of Transfer Interrupt request in the USBEoTIntSt register." start="31" size="1" />
    </Register>
    <Register name="NDDRINTST" description="USB New DD Request Interrupt Status" start="+0x2AC" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EPNDDINTST0" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="0" size="1" />
      <BitField name="EPNDDINTST1" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="1" size="1" />
      <BitField name="EPNDDINTST2" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="2" size="1" />
      <BitField name="EPNDDINTST3" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="3" size="1" />
      <BitField name="EPNDDINTST4" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="4" size="1" />
      <BitField name="EPNDDINTST5" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="5" size="1" />
      <BitField name="EPNDDINTST6" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="6" size="1" />
      <BitField name="EPNDDINTST7" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="7" size="1" />
      <BitField name="EPNDDINTST8" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="8" size="1" />
      <BitField name="EPNDDINTST9" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="9" size="1" />
      <BitField name="EPNDDINTST10" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="10" size="1" />
      <BitField name="EPNDDINTST11" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="11" size="1" />
      <BitField name="EPNDDINTST12" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="12" size="1" />
      <BitField name="EPNDDINTST13" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="13" size="1" />
      <BitField name="EPNDDINTST14" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="14" size="1" />
      <BitField name="EPNDDINTST15" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="15" size="1" />
      <BitField name="EPNDDINTST16" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="16" size="1" />
      <BitField name="EPNDDINTST17" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="17" size="1" />
      <BitField name="EPNDDINTST18" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="18" size="1" />
      <BitField name="EPNDDINTST19" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="19" size="1" />
      <BitField name="EPNDDINTST20" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="20" size="1" />
      <BitField name="EPNDDINTST21" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="21" size="1" />
      <BitField name="EPNDDINTST22" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="22" size="1" />
      <BitField name="EPNDDINTST23" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="23" size="1" />
      <BitField name="EPNDDINTST24" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="24" size="1" />
      <BitField name="EPNDDINTST25" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="25" size="1" />
      <BitField name="EPNDDINTST26" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="26" size="1" />
      <BitField name="EPNDDINTST27" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="27" size="1" />
      <BitField name="EPNDDINTST28" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="28" size="1" />
      <BitField name="EPNDDINTST29" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="29" size="1" />
      <BitField name="EPNDDINTST30" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="30" size="1" />
      <BitField name="EPNDDINTST31" description="Endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = There is no new DD interrupt request for endpoint xx. 1 = There is a new DD interrupt request for endpoint xx." start="31" size="1" />
    </Register>
    <Register name="NDDRINTCLR" description="USB New DD Request Interrupt Clear" start="+0x2B0" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EPNDDINTCLR0" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="0" size="1" />
      <BitField name="EPNDDINTCLR1" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="1" size="1" />
      <BitField name="EPNDDINTCLR2" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="2" size="1" />
      <BitField name="EPNDDINTCLR3" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="3" size="1" />
      <BitField name="EPNDDINTCLR4" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="4" size="1" />
      <BitField name="EPNDDINTCLR5" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="5" size="1" />
      <BitField name="EPNDDINTCLR6" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="6" size="1" />
      <BitField name="EPNDDINTCLR7" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="7" size="1" />
      <BitField name="EPNDDINTCLR8" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="8" size="1" />
      <BitField name="EPNDDINTCLR9" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="9" size="1" />
      <BitField name="EPNDDINTCLR10" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="10" size="1" />
      <BitField name="EPNDDINTCLR11" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="11" size="1" />
      <BitField name="EPNDDINTCLR12" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="12" size="1" />
      <BitField name="EPNDDINTCLR13" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="13" size="1" />
      <BitField name="EPNDDINTCLR14" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="14" size="1" />
      <BitField name="EPNDDINTCLR15" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="15" size="1" />
      <BitField name="EPNDDINTCLR16" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="16" size="1" />
      <BitField name="EPNDDINTCLR17" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="17" size="1" />
      <BitField name="EPNDDINTCLR18" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="18" size="1" />
      <BitField name="EPNDDINTCLR19" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="19" size="1" />
      <BitField name="EPNDDINTCLR20" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="20" size="1" />
      <BitField name="EPNDDINTCLR21" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="21" size="1" />
      <BitField name="EPNDDINTCLR22" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="22" size="1" />
      <BitField name="EPNDDINTCLR23" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="23" size="1" />
      <BitField name="EPNDDINTCLR24" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="24" size="1" />
      <BitField name="EPNDDINTCLR25" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="25" size="1" />
      <BitField name="EPNDDINTCLR26" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="26" size="1" />
      <BitField name="EPNDDINTCLR27" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="27" size="1" />
      <BitField name="EPNDDINTCLR28" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="28" size="1" />
      <BitField name="EPNDDINTCLR29" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="29" size="1" />
      <BitField name="EPNDDINTCLR30" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="30" size="1" />
      <BitField name="EPNDDINTCLR31" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Clear the EPxx new DD interrupt request in the USBNDDRIntSt register." start="31" size="1" />
    </Register>
    <Register name="NDDRINTSET" description="USB New DD Request Interrupt Set" start="+0x2B4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EPNDDINTSET0" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="0" size="1" />
      <BitField name="EPNDDINTSET1" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="1" size="1" />
      <BitField name="EPNDDINTSET2" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="2" size="1" />
      <BitField name="EPNDDINTSET3" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="3" size="1" />
      <BitField name="EPNDDINTSET4" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="4" size="1" />
      <BitField name="EPNDDINTSET5" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="5" size="1" />
      <BitField name="EPNDDINTSET6" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="6" size="1" />
      <BitField name="EPNDDINTSET7" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="7" size="1" />
      <BitField name="EPNDDINTSET8" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="8" size="1" />
      <BitField name="EPNDDINTSET9" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="9" size="1" />
      <BitField name="EPNDDINTSET10" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="10" size="1" />
      <BitField name="EPNDDINTSET11" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="11" size="1" />
      <BitField name="EPNDDINTSET12" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="12" size="1" />
      <BitField name="EPNDDINTSET13" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="13" size="1" />
      <BitField name="EPNDDINTSET14" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="14" size="1" />
      <BitField name="EPNDDINTSET15" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="15" size="1" />
      <BitField name="EPNDDINTSET16" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="16" size="1" />
      <BitField name="EPNDDINTSET17" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="17" size="1" />
      <BitField name="EPNDDINTSET18" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="18" size="1" />
      <BitField name="EPNDDINTSET19" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="19" size="1" />
      <BitField name="EPNDDINTSET20" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="20" size="1" />
      <BitField name="EPNDDINTSET21" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="21" size="1" />
      <BitField name="EPNDDINTSET22" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="22" size="1" />
      <BitField name="EPNDDINTSET23" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="23" size="1" />
      <BitField name="EPNDDINTSET24" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="24" size="1" />
      <BitField name="EPNDDINTSET25" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="25" size="1" />
      <BitField name="EPNDDINTSET26" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="26" size="1" />
      <BitField name="EPNDDINTSET27" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="27" size="1" />
      <BitField name="EPNDDINTSET28" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="28" size="1" />
      <BitField name="EPNDDINTSET29" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="29" size="1" />
      <BitField name="EPNDDINTSET30" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="30" size="1" />
      <BitField name="EPNDDINTSET31" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) new DD interrupt request. 0 = No effect. 1 = Set the EPxx new DD interrupt request in the USBNDDRIntSt register." start="31" size="1" />
    </Register>
    <Register name="SYSERRINTST" description="USB System Error Interrupt Status" start="+0x2B8" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EPERRINTST0" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="0" size="1" />
      <BitField name="EPERRINTST1" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="1" size="1" />
      <BitField name="EPERRINTST2" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="2" size="1" />
      <BitField name="EPERRINTST3" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="3" size="1" />
      <BitField name="EPERRINTST4" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="4" size="1" />
      <BitField name="EPERRINTST5" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="5" size="1" />
      <BitField name="EPERRINTST6" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="6" size="1" />
      <BitField name="EPERRINTST7" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="7" size="1" />
      <BitField name="EPERRINTST8" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="8" size="1" />
      <BitField name="EPERRINTST9" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="9" size="1" />
      <BitField name="EPERRINTST10" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="10" size="1" />
      <BitField name="EPERRINTST11" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="11" size="1" />
      <BitField name="EPERRINTST12" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="12" size="1" />
      <BitField name="EPERRINTST13" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="13" size="1" />
      <BitField name="EPERRINTST14" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="14" size="1" />
      <BitField name="EPERRINTST15" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="15" size="1" />
      <BitField name="EPERRINTST16" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="16" size="1" />
      <BitField name="EPERRINTST17" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="17" size="1" />
      <BitField name="EPERRINTST18" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="18" size="1" />
      <BitField name="EPERRINTST19" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="19" size="1" />
      <BitField name="EPERRINTST20" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="20" size="1" />
      <BitField name="EPERRINTST21" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="21" size="1" />
      <BitField name="EPERRINTST22" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="22" size="1" />
      <BitField name="EPERRINTST23" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="23" size="1" />
      <BitField name="EPERRINTST24" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="24" size="1" />
      <BitField name="EPERRINTST25" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="25" size="1" />
      <BitField name="EPERRINTST26" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="26" size="1" />
      <BitField name="EPERRINTST27" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="27" size="1" />
      <BitField name="EPERRINTST28" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="28" size="1" />
      <BitField name="EPERRINTST29" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="29" size="1" />
      <BitField name="EPERRINTST30" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="30" size="1" />
      <BitField name="EPERRINTST31" description="Endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = There is no System Error Interrupt request for endpoint xx. 1 = There is a System Error Interrupt request for endpoint xx." start="31" size="1" />
    </Register>
    <Register name="SYSERRINTCLR" description="USB System Error Interrupt Clear" start="+0x2BC" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EPERRINTCLR0" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="0" size="1" />
      <BitField name="EPERRINTCLR1" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="1" size="1" />
      <BitField name="EPERRINTCLR2" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="2" size="1" />
      <BitField name="EPERRINTCLR3" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="3" size="1" />
      <BitField name="EPERRINTCLR4" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="4" size="1" />
      <BitField name="EPERRINTCLR5" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="5" size="1" />
      <BitField name="EPERRINTCLR6" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="6" size="1" />
      <BitField name="EPERRINTCLR7" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="7" size="1" />
      <BitField name="EPERRINTCLR8" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="8" size="1" />
      <BitField name="EPERRINTCLR9" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="9" size="1" />
      <BitField name="EPERRINTCLR10" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="10" size="1" />
      <BitField name="EPERRINTCLR11" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="11" size="1" />
      <BitField name="EPERRINTCLR12" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="12" size="1" />
      <BitField name="EPERRINTCLR13" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="13" size="1" />
      <BitField name="EPERRINTCLR14" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="14" size="1" />
      <BitField name="EPERRINTCLR15" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="15" size="1" />
      <BitField name="EPERRINTCLR16" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="16" size="1" />
      <BitField name="EPERRINTCLR17" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="17" size="1" />
      <BitField name="EPERRINTCLR18" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="18" size="1" />
      <BitField name="EPERRINTCLR19" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="19" size="1" />
      <BitField name="EPERRINTCLR20" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="20" size="1" />
      <BitField name="EPERRINTCLR21" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="21" size="1" />
      <BitField name="EPERRINTCLR22" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="22" size="1" />
      <BitField name="EPERRINTCLR23" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="23" size="1" />
      <BitField name="EPERRINTCLR24" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="24" size="1" />
      <BitField name="EPERRINTCLR25" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="25" size="1" />
      <BitField name="EPERRINTCLR26" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="26" size="1" />
      <BitField name="EPERRINTCLR27" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="27" size="1" />
      <BitField name="EPERRINTCLR28" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="28" size="1" />
      <BitField name="EPERRINTCLR29" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="29" size="1" />
      <BitField name="EPERRINTCLR30" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="30" size="1" />
      <BitField name="EPERRINTCLR31" description="Clear endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Clear the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="31" size="1" />
    </Register>
    <Register name="SYSERRINTSET" description="USB System Error Interrupt Set" start="+0x2C0" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EPERRINTSET0" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="0" size="1" />
      <BitField name="EPERRINTSET1" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="1" size="1" />
      <BitField name="EPERRINTSET2" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="2" size="1" />
      <BitField name="EPERRINTSET3" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="3" size="1" />
      <BitField name="EPERRINTSET4" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="4" size="1" />
      <BitField name="EPERRINTSET5" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="5" size="1" />
      <BitField name="EPERRINTSET6" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="6" size="1" />
      <BitField name="EPERRINTSET7" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="7" size="1" />
      <BitField name="EPERRINTSET8" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="8" size="1" />
      <BitField name="EPERRINTSET9" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="9" size="1" />
      <BitField name="EPERRINTSET10" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="10" size="1" />
      <BitField name="EPERRINTSET11" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="11" size="1" />
      <BitField name="EPERRINTSET12" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="12" size="1" />
      <BitField name="EPERRINTSET13" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="13" size="1" />
      <BitField name="EPERRINTSET14" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="14" size="1" />
      <BitField name="EPERRINTSET15" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="15" size="1" />
      <BitField name="EPERRINTSET16" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="16" size="1" />
      <BitField name="EPERRINTSET17" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="17" size="1" />
      <BitField name="EPERRINTSET18" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="18" size="1" />
      <BitField name="EPERRINTSET19" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="19" size="1" />
      <BitField name="EPERRINTSET20" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="20" size="1" />
      <BitField name="EPERRINTSET21" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="21" size="1" />
      <BitField name="EPERRINTSET22" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="22" size="1" />
      <BitField name="EPERRINTSET23" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="23" size="1" />
      <BitField name="EPERRINTSET24" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="24" size="1" />
      <BitField name="EPERRINTSET25" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="25" size="1" />
      <BitField name="EPERRINTSET26" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="26" size="1" />
      <BitField name="EPERRINTSET27" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="27" size="1" />
      <BitField name="EPERRINTSET28" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="28" size="1" />
      <BitField name="EPERRINTSET29" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="29" size="1" />
      <BitField name="EPERRINTSET30" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="30" size="1" />
      <BitField name="EPERRINTSET31" description="Set endpoint xx (2 &lt;= xx  &lt;= 31) System Error Interrupt request. 0 = No effect. 1 = Set the EPxx System Error Interrupt request in the USBSysErrIntSt register." start="31" size="1" />
    </Register>
    <Register name="I2C_RX" description="I2C Receive" start="+0x300" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RXDATA" description="Receive data." start="0" size="8" />
    </Register>
    <Register name="I2C_WO" description="I2C Transmit" start="+0x300" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="TXDATA" description="Transmit data." start="0" size="8" />
      <BitField name="START" description="When 1, issue a START condition before transmitting this byte." start="8" size="1" />
      <BitField name="STOP" description="When 1, issue a STOP condition after transmitting this byte." start="9" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="22" />
    </Register>
    <Register name="I2C_STS" description="I2C Status" start="+0x304" access="ReadOnly" reset_value="0x0A00" reset_mask="0xFFFFFFFF">
      <BitField name="TDI" description="Transaction Done Interrupt. This flag is set if a transaction completes successfully. It is cleared by writing a one to bit 0 of the status register. It is unaffected by slave transactions." start="0" size="1">
        <Enum name="NOT_COMPLETE" description="Transaction has not completed." start="0" />
        <Enum name="COMPLETE" description="Transaction completed." start="1" />
      </BitField>
      <BitField name="AFI" description="Arbitration Failure Interrupt. When transmitting, if the SDA is low when SDAOUT is high, then this I2C has lost the arbitration to another device on the bus. The Arbitration Failure bit is set when this happens. It is cleared by writing a one to bit 1 of the status register." start="1" size="1">
        <Enum name="NO_ARBITRATION_FAILU" description="No arbitration failure on last transmission." start="0" />
        <Enum name="ARBITRATION_FAILURE_" description="Arbitration failure occurred on last transmission." start="1" />
      </BitField>
      <BitField name="NAI" description="No Acknowledge Interrupt. After every byte of data is sent, the transmitter expects an acknowledge from the receiver. This bit is set if the acknowledge is not received. It is cleared when a byte is written to the master TX FIFO." start="2" size="1">
        <Enum name="ACKNOWLEDGE_RCVD" description="Last transmission received an acknowledge." start="0" />
        <Enum name="NO_ACKNOWLEDGE_RCVD" description="Last transmission did not receive an acknowledge." start="1" />
      </BitField>
      <BitField name="DRMI" description="Master Data Request Interrupt. Once a transmission is started, the transmitter must have data to transmit as long as it isn't followed by a stop condition or it will hold SCL low until more data is available. The Master Data Request bit is set when the master transmitter is data-starved. If the master TX FIFO is empty and the last byte did not have a STOP condition flag, then SCL is held low until the CPU writes another byte to transmit. This bit is cleared when a byte is written to the master TX FIFO." start="3" size="1">
        <Enum name="BUSY" description="Master transmitter does not need data." start="0" />
        <Enum name="NEED_DATA" description="Master transmitter needs data." start="1" />
      </BitField>
      <BitField name="DRSI" description="Slave Data Request Interrupt. Once a transmission is started, the transmitter must have data to transmit as long as it isn't followed by a STOP condition or it will hold SCL low until more data is available. The Slave Data Request bit is set when the slave transmitter is data-starved. If the slave TX FIFO is empty and the last byte transmitted was acknowledged, then SCL is held low until the CPU writes another byte to transmit. This bit is cleared when a byte is written to the slave Tx FIFO." start="4" size="1">
        <Enum name="BUSY" description="Slave transmitter does not need data." start="0" />
        <Enum name="NEED_DATA" description="Slave transmitter needs data." start="1" />
      </BitField>
      <BitField name="Active" description="Indicates whether the bus is busy. This bit is set when a START condition has been seen. It is cleared when a STOP condition is seen.." start="5" size="1" />
      <BitField name="SCL" description="The current value of the SCL signal." start="6" size="1" />
      <BitField name="SDA" description="The current value of the SDA signal." start="7" size="1" />
      <BitField name="RFF" description="Receive FIFO Full (RFF). This bit is set when the RX FIFO is full and cannot accept any more data. It is cleared when the RX FIFO is not full. If a byte arrives when the Receive FIFO is full, the SCL is held low until the CPU reads the RX FIFO and makes room for it." start="8" size="1">
        <Enum name="RX_FIFO_IS_NOT_FULL" description="RX FIFO is not full" start="0" />
        <Enum name="RX_FIFO_IS_FULL" description="RX FIFO is full" start="1" />
      </BitField>
      <BitField name="RFE" description="Receive FIFO Empty. RFE is set when the RX FIFO is empty and is cleared when the RX FIFO contains valid data." start="9" size="1">
        <Enum name="DATA" description="RX FIFO contains data." start="0" />
        <Enum name="EMPTY" description="RX FIFO is empty" start="1" />
      </BitField>
      <BitField name="TFF" description="Transmit FIFO Full. TFF is set when the TX FIFO is full and is cleared when the TX FIFO is not full." start="10" size="1">
        <Enum name="TX_FIFO_IS_NOT_FULL_" description="TX FIFO is not full." start="0" />
        <Enum name="TX_FIFO_IS_FULL" description="TX FIFO is full" start="1" />
      </BitField>
      <BitField name="TFE" description="Transmit FIFO Empty. TFE is set when the TX FIFO is empty and is cleared when the TX FIFO contains valid data." start="11" size="1">
        <Enum name="VALID_DATA" description="TX FIFO contains valid data." start="0" />
        <Enum name="EMPTY" description="TX FIFO is empty" start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="12" size="20" />
    </Register>
    <Register name="I2C_CTL" description="I2C Control" start="+0x308" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TDIE" description="Transmit Done Interrupt Enable. This enables the TDI interrupt signalling that this I2C issued a STOP condition." start="0" size="1">
        <Enum name="DISABLE_THE_TDI_INTE" description="Disable the TDI interrupt." start="0" />
        <Enum name="ENABLE_THE_TDI_INTER" description="Enable the TDI interrupt." start="1" />
      </BitField>
      <BitField name="AFIE" description="Transmitter Arbitration Failure Interrupt Enable. This enables the AFI interrupt which is asserted during transmission when trying to set SDA high, but the bus is driven low by another device." start="1" size="1">
        <Enum name="DISABLE_THE_AFI_" description="Disable the AFI." start="0" />
        <Enum name="ENABLE_THE_AFI_" description="Enable the AFI." start="1" />
      </BitField>
      <BitField name="NAIE" description="Transmitter No Acknowledge Interrupt Enable. This enables the NAI interrupt signalling that transmitted byte was not acknowledged." start="2" size="1">
        <Enum name="DISABLE_THE_NAI_" description="Disable the NAI." start="0" />
        <Enum name="ENABLE_THE_NAI_" description="Enable the NAI." start="1" />
      </BitField>
      <BitField name="DRMIE" description="Master Transmitter Data Request Interrupt Enable. This enables the DRMI interrupt which signals that the master transmitter has run out of data, has not issued a STOP, and is holding the SCL line low." start="3" size="1">
        <Enum name="DISABLE_THE_DRMI_INT" description="Disable the DRMI interrupt." start="0" />
        <Enum name="ENABLE_THE_DRMI_INTE" description="Enable the DRMI interrupt." start="1" />
      </BitField>
      <BitField name="DRSIE" description="Slave Transmitter Data Request Interrupt Enable. This enables the DRSI interrupt which signals that the slave transmitter has run out of data and the last byte was acknowledged, so the SCL line is being held low." start="4" size="1">
        <Enum name="DISABLE_THE_DRSI_INT" description="Disable the DRSI interrupt." start="0" />
        <Enum name="ENABLE_THE_DRSI_INTE" description="Enable the DRSI interrupt." start="1" />
      </BitField>
      <BitField name="REFIE" description="Receive FIFO Full Interrupt Enable. This enables the Receive FIFO Full interrupt to indicate that the receive FIFO cannot accept any more data." start="5" size="1">
        <Enum name="DISABLE_THE_RFFI_" description="Disable the RFFI." start="0" />
        <Enum name="ENABLE_THE_RFFI_" description="Enable the RFFI." start="1" />
      </BitField>
      <BitField name="RFDAIE" description="Receive Data Available Interrupt Enable. This enables the DAI interrupt to indicate that data is available in the receive FIFO (i.e. not empty)." start="6" size="1">
        <Enum name="DISABLE_THE_DAI_" description="Disable the DAI." start="0" />
        <Enum name="ENABLE_THE_DAI_" description="Enable the DAI." start="1" />
      </BitField>
      <BitField name="TFFIE" description="Transmit FIFO Not Full Interrupt Enable. This enables the Transmit FIFO Not Full interrupt to indicate that the more data can be written to the transmit FIFO. Note that this is not full. It is intended help the CPU to write to the I2C block only when there is room in the FIFO and do this without polling the status register." start="7" size="1">
        <Enum name="DISABLE_THE_TFFI_" description="Disable the TFFI." start="0" />
        <Enum name="ENABLE_THE_TFFI_" description="Enable the TFFI." start="1" />
      </BitField>
      <BitField name="SRST" description="Soft reset. This is only needed in unusual circumstances. If a device issues a start condition without issuing a stop condition. A system timer may be used to reset the I2C if the bus remains busy longer than the time-out period. On a soft reset, the Tx and Rx FIFOs are flushed, I2C_STS register is cleared, and all internal state machines are reset to appear idle. The I2C_CLKHI, I2C_CLKLO and I2C_CTL (except Soft Reset Bit) are NOT modified by a soft reset." start="8" size="1">
        <Enum name="NO_RESET" description="No reset." start="0" />
        <Enum name="RESET" description="Reset the I2C to idle state. Self clearing." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="9" size="23" />
    </Register>
    <Register name="I2C_CLKHI" description="I2C Clock High" start="+0x30C" access="Read/Write" reset_value="0xB9" reset_mask="0xFFFFFFFF">
      <BitField name="CDHI" description="Clock divisor high. This value is the number of 48 MHz clocks the serial clock (SCL) will be high." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="I2C_CLKLO" description="I2C Clock Low" start="+0x310" access="WriteOnly" reset_value="0xB9" reset_mask="0xFFFFFFFF">
      <BitField name="CDLO" description="Clock divisor low. This value is the number of 48 MHz clocks the serial clock (SCL) will be low." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="USBCLKCTRL" description="USB Clock Control" start="+0xFF4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="1" />
      <BitField name="DEV_CLK_EN" description="Device clock enable.   Enables the usbclk input to the device controller" start="1" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="2" size="1" />
      <BitField name="PORTSEL_CLK_EN" description="Port select register clock enable." start="3" size="1" />
      <BitField name="AHB_CLK_EN" description="AHB clock enable" start="4" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="27" />
    </Register>
    <Register name="OTGCLKCTRL" description="OTG clock controller" start="+0xFF4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HOST_CLK_EN" description="Host clock enable" start="0" size="1">
        <Enum name="DISABLE_THE_HOST_CLO" description="Disable the Host clock." start="0" />
        <Enum name="ENABLE_THE_HOST_CLOC" description="Enable the Host clock." start="1" />
      </BitField>
      <BitField name="DEV_CLK_EN" description="Device clock enable" start="1" size="1">
        <Enum name="DISABLE_THE_DEVICE_C" description="Disable the Device clock." start="0" />
        <Enum name="ENABLE_THE_DEVICE_CL" description="Enable the Device clock." start="1" />
      </BitField>
      <BitField name="I2C_CLK_EN" description="I2C clock enable" start="2" size="1">
        <Enum name="DISABLE_THE_I2C_CLOC" description="Disable the I2C clock." start="0" />
        <Enum name="ENABLE_THE_I2C_CLOCK" description="Enable the I2C clock." start="1" />
      </BitField>
      <BitField name="OTG_CLK_EN" description="OTG clock enable. In device-only applications, this bit enables access to the PORTSEL register." start="3" size="1">
        <Enum name="DISABLE_THE_OTG_CLOC" description="Disable the OTG clock." start="0" />
        <Enum name="ENABLE_THE_OTG_CLOCK" description="Enable the OTG clock." start="1" />
      </BitField>
      <BitField name="AHB_CLK_EN" description="AHB master clock enable" start="4" size="1">
        <Enum name="DISABLE_THE_AHB_CLOC" description="Disable the AHB clock." start="0" />
        <Enum name="ENABLE_THE_AHB_CLOCK" description="Enable the AHB clock." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="27" />
    </Register>
    <Register name="USBCLKST" description="USB Clock Status" start="+0xFF8" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="1" />
      <BitField name="DEV_CLK_ON" description="Device clock on. The usbclk input to the device controller is active&#x9;." start="1" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="2" size="1" />
      <BitField name="PORTSEL_CLK_ON" description="Port select register clock on." start="3" size="1" />
      <BitField name="AHB_CLK_ON" description="AHB clock on." start="4" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="OTGCLKST" description="OTG clock status" start="+0xFF8" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="HOST_CLK_ON" description="Host clock status." start="0" size="1">
        <Enum name="HOST_CLOCK_IS_NOT_AV" description="Host clock is not available." start="0" />
        <Enum name="HOST_CLOCK_IS_AVAILA" description="Host clock is available." start="1" />
      </BitField>
      <BitField name="DEV_CLK_ON" description="Device clock status." start="1" size="1">
        <Enum name="DEVICE_CLOCK_IS_NOT_" description="Device clock is not available." start="0" />
        <Enum name="DEVICE_CLOCK_IS_AVAI" description="Device clock is available." start="1" />
      </BitField>
      <BitField name="I2C_CLK_ON" description="I2C clock status." start="2" size="1">
        <Enum name="I2C_CLOCK_IS_NOT_AVA" description="I2C clock is not available." start="0" />
        <Enum name="I2C_CLOCK_IS_AVAILAB" description="I2C clock is available." start="1" />
      </BitField>
      <BitField name="OTG_CLK_ON" description="OTG clock status." start="3" size="1">
        <Enum name="OTG_CLOCK_IS_NOT_AVA" description="OTG clock is not available." start="0" />
        <Enum name="OTG_CLOCK_IS_AVAILAB" description="OTG clock is available." start="1" />
      </BitField>
      <BitField name="AHB_CLK_ON" description="AHB master clock status." start="4" size="1">
        <Enum name="AHB_CLOCK_IS_NOT_AVA" description="AHB clock is not available." start="0" />
        <Enum name="AHB_CLOCK_IS_AVAILAB" description="AHB clock is available." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="27" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRC" description="CRC engine " start="0x20090000">
    <Register name="MODE" description="CRC mode register" start="+0x000" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CRC_POLY" description="Select CRC polynomial" start="0" size="2">
        <Enum name="CRC_CCITT_POLYNOMIAL" description="CRC-CCITT polynomial" start="0x0" />
        <Enum name="CRC_16_POLYNOMIAL" description="CRC-16 polynomial" start="0x1" />
        <Enum name="CRC_32_POLYNOMIAL" description="CRC-32 polynomial" start="0x2" />
      </BitField>
      <BitField name="BIT_RVS_WR" description="Select bit order for CRC_WR_DATA" start="2" size="1">
        <Enum name="NO_BIT_ORDER_REVERSE" description="No bit order reverse for CRC_WR_DATA (per byte)" start="0" />
        <Enum name="BIT_ORDER_REVERSE_FO" description="Bit order reverse for CRC_WR_DATA (per byte)" start="1" />
      </BitField>
      <BitField name="CMPL_WR" description="Select one's complement for CRC_WR_DATA" start="3" size="1">
        <Enum name="NO_ONES_COMPLEMENT_" description="No one's complement for CRC_WR_DATA" start="0" />
        <Enum name="ONES_COMPLEMENT_FOR" description="One's complement for CRC_WR_DATA" start="1" />
      </BitField>
      <BitField name="BIT_RVS_SUM" description="Select bit order revers for CRC_SUM" start="4" size="1">
        <Enum name="NO_BIT_ORDER_REVERSE" description="No bit order reverse for CRC_SUM" start="0" />
        <Enum name="BIT_ORDER_REVERSE_FO" description="Bit order reverse for CRC_SUM" start="1" />
      </BitField>
      <BitField name="CMPL_SUM" description="Select one's complement for CRC_SUM" start="5" size="1">
        <Enum name="NO_ONES_COMPLEMENT_" description="No one's complement for CRC_SUM" start="0" />
        <Enum name="ONES_COMPLEMENT_FOR" description="One's complement for CRC_SUM" start="1" />
      </BitField>
      <BitField name="Reserved" description="Always 0 when read" start="6" size="26" />
    </Register>
    <Register name="SEED" description="CRC seed register" start="+0x004" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="CRC_SEED" description="A write access to this register will load CRC seed value to CRC_SUM register with selected bit order and 1's complement pre-processes. A write access to this register will overrule the CRC calculation in progresses." start="0" size="32" />
    </Register>
    <Register name="SUM" description="CRC checksum register" start="+0x008" access="ReadOnly" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="CRC_SUM" description="The most recent CRC sum can be read through this register with selected bit order and 1's complement post-processes." start="0" size="32" />
    </Register>
    <Register name="DATA" description="CRC data register" start="+0x008" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="CRC_WR_DATA" description="Data written to this register will be taken to perform CRC calculation with selected bit order and 1's complement pre-process. Any write size 8, 16 or 32-bit are allowed and accept back-to-back transactions." start="0" size="32" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIO" description="General Purpose I/O " start="0x20098000">
    <Register name="DIR0" description="GPIO Port0 Direction control register." start="+0x000+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINDIR0" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="0" size="1" />
      <BitField name="PINDIR1" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="1" size="1" />
      <BitField name="PINDIR2" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="2" size="1" />
      <BitField name="PINDIR3" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="3" size="1" />
      <BitField name="PINDIR4" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="4" size="1" />
      <BitField name="PINDIR5" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="5" size="1" />
      <BitField name="PINDIR6" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="6" size="1" />
      <BitField name="PINDIR7" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="7" size="1" />
      <BitField name="PINDIR8" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="8" size="1" />
      <BitField name="PINDIR9" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="9" size="1" />
      <BitField name="PINDIR10" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="10" size="1" />
      <BitField name="PINDIR11" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="11" size="1" />
      <BitField name="PINDIR12" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="12" size="1" />
      <BitField name="PINDIR13" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="13" size="1" />
      <BitField name="PINDIR14" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="14" size="1" />
      <BitField name="PINDIR15" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="15" size="1" />
      <BitField name="PINDIR16" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="16" size="1" />
      <BitField name="PINDIR17" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="17" size="1" />
      <BitField name="PINDIR18" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="18" size="1" />
      <BitField name="PINDIR19" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="19" size="1" />
      <BitField name="PINDIR20" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="20" size="1" />
      <BitField name="PINDIR21" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="21" size="1" />
      <BitField name="PINDIR22" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="22" size="1" />
      <BitField name="PINDIR23" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="23" size="1" />
      <BitField name="PINDIR24" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="24" size="1" />
      <BitField name="PINDIR25" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="25" size="1" />
      <BitField name="PINDIR26" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="26" size="1" />
      <BitField name="PINDIR27" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="27" size="1" />
      <BitField name="PINDIR28" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="28" size="1" />
      <BitField name="PINDIR29" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="29" size="1" />
      <BitField name="PINDIR30" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="30" size="1" />
      <BitField name="PINDIR31" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="31" size="1" />
    </Register>
    <Register name="DIR1" description="GPIO Port0 Direction control register." start="+0x000+32" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINDIR0" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="0" size="1" />
      <BitField name="PINDIR1" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="1" size="1" />
      <BitField name="PINDIR2" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="2" size="1" />
      <BitField name="PINDIR3" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="3" size="1" />
      <BitField name="PINDIR4" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="4" size="1" />
      <BitField name="PINDIR5" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="5" size="1" />
      <BitField name="PINDIR6" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="6" size="1" />
      <BitField name="PINDIR7" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="7" size="1" />
      <BitField name="PINDIR8" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="8" size="1" />
      <BitField name="PINDIR9" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="9" size="1" />
      <BitField name="PINDIR10" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="10" size="1" />
      <BitField name="PINDIR11" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="11" size="1" />
      <BitField name="PINDIR12" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="12" size="1" />
      <BitField name="PINDIR13" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="13" size="1" />
      <BitField name="PINDIR14" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="14" size="1" />
      <BitField name="PINDIR15" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="15" size="1" />
      <BitField name="PINDIR16" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="16" size="1" />
      <BitField name="PINDIR17" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="17" size="1" />
      <BitField name="PINDIR18" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="18" size="1" />
      <BitField name="PINDIR19" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="19" size="1" />
      <BitField name="PINDIR20" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="20" size="1" />
      <BitField name="PINDIR21" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="21" size="1" />
      <BitField name="PINDIR22" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="22" size="1" />
      <BitField name="PINDIR23" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="23" size="1" />
      <BitField name="PINDIR24" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="24" size="1" />
      <BitField name="PINDIR25" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="25" size="1" />
      <BitField name="PINDIR26" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="26" size="1" />
      <BitField name="PINDIR27" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="27" size="1" />
      <BitField name="PINDIR28" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="28" size="1" />
      <BitField name="PINDIR29" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="29" size="1" />
      <BitField name="PINDIR30" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="30" size="1" />
      <BitField name="PINDIR31" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="31" size="1" />
    </Register>
    <Register name="DIR2" description="GPIO Port0 Direction control register." start="+0x000+64" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINDIR0" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="0" size="1" />
      <BitField name="PINDIR1" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="1" size="1" />
      <BitField name="PINDIR2" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="2" size="1" />
      <BitField name="PINDIR3" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="3" size="1" />
      <BitField name="PINDIR4" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="4" size="1" />
      <BitField name="PINDIR5" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="5" size="1" />
      <BitField name="PINDIR6" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="6" size="1" />
      <BitField name="PINDIR7" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="7" size="1" />
      <BitField name="PINDIR8" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="8" size="1" />
      <BitField name="PINDIR9" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="9" size="1" />
      <BitField name="PINDIR10" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="10" size="1" />
      <BitField name="PINDIR11" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="11" size="1" />
      <BitField name="PINDIR12" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="12" size="1" />
      <BitField name="PINDIR13" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="13" size="1" />
      <BitField name="PINDIR14" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="14" size="1" />
      <BitField name="PINDIR15" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="15" size="1" />
      <BitField name="PINDIR16" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="16" size="1" />
      <BitField name="PINDIR17" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="17" size="1" />
      <BitField name="PINDIR18" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="18" size="1" />
      <BitField name="PINDIR19" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="19" size="1" />
      <BitField name="PINDIR20" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="20" size="1" />
      <BitField name="PINDIR21" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="21" size="1" />
      <BitField name="PINDIR22" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="22" size="1" />
      <BitField name="PINDIR23" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="23" size="1" />
      <BitField name="PINDIR24" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="24" size="1" />
      <BitField name="PINDIR25" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="25" size="1" />
      <BitField name="PINDIR26" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="26" size="1" />
      <BitField name="PINDIR27" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="27" size="1" />
      <BitField name="PINDIR28" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="28" size="1" />
      <BitField name="PINDIR29" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="29" size="1" />
      <BitField name="PINDIR30" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="30" size="1" />
      <BitField name="PINDIR31" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="31" size="1" />
    </Register>
    <Register name="DIR3" description="GPIO Port0 Direction control register." start="+0x000+96" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINDIR0" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="0" size="1" />
      <BitField name="PINDIR1" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="1" size="1" />
      <BitField name="PINDIR2" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="2" size="1" />
      <BitField name="PINDIR3" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="3" size="1" />
      <BitField name="PINDIR4" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="4" size="1" />
      <BitField name="PINDIR5" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="5" size="1" />
      <BitField name="PINDIR6" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="6" size="1" />
      <BitField name="PINDIR7" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="7" size="1" />
      <BitField name="PINDIR8" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="8" size="1" />
      <BitField name="PINDIR9" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="9" size="1" />
      <BitField name="PINDIR10" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="10" size="1" />
      <BitField name="PINDIR11" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="11" size="1" />
      <BitField name="PINDIR12" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="12" size="1" />
      <BitField name="PINDIR13" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="13" size="1" />
      <BitField name="PINDIR14" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="14" size="1" />
      <BitField name="PINDIR15" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="15" size="1" />
      <BitField name="PINDIR16" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="16" size="1" />
      <BitField name="PINDIR17" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="17" size="1" />
      <BitField name="PINDIR18" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="18" size="1" />
      <BitField name="PINDIR19" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="19" size="1" />
      <BitField name="PINDIR20" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="20" size="1" />
      <BitField name="PINDIR21" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="21" size="1" />
      <BitField name="PINDIR22" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="22" size="1" />
      <BitField name="PINDIR23" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="23" size="1" />
      <BitField name="PINDIR24" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="24" size="1" />
      <BitField name="PINDIR25" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="25" size="1" />
      <BitField name="PINDIR26" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="26" size="1" />
      <BitField name="PINDIR27" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="27" size="1" />
      <BitField name="PINDIR28" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="28" size="1" />
      <BitField name="PINDIR29" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="29" size="1" />
      <BitField name="PINDIR30" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="30" size="1" />
      <BitField name="PINDIR31" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="31" size="1" />
    </Register>
    <Register name="DIR4" description="GPIO Port0 Direction control register." start="+0x000+128" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINDIR0" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="0" size="1" />
      <BitField name="PINDIR1" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="1" size="1" />
      <BitField name="PINDIR2" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="2" size="1" />
      <BitField name="PINDIR3" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="3" size="1" />
      <BitField name="PINDIR4" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="4" size="1" />
      <BitField name="PINDIR5" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="5" size="1" />
      <BitField name="PINDIR6" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="6" size="1" />
      <BitField name="PINDIR7" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="7" size="1" />
      <BitField name="PINDIR8" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="8" size="1" />
      <BitField name="PINDIR9" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="9" size="1" />
      <BitField name="PINDIR10" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="10" size="1" />
      <BitField name="PINDIR11" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="11" size="1" />
      <BitField name="PINDIR12" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="12" size="1" />
      <BitField name="PINDIR13" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="13" size="1" />
      <BitField name="PINDIR14" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="14" size="1" />
      <BitField name="PINDIR15" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="15" size="1" />
      <BitField name="PINDIR16" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="16" size="1" />
      <BitField name="PINDIR17" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="17" size="1" />
      <BitField name="PINDIR18" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="18" size="1" />
      <BitField name="PINDIR19" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="19" size="1" />
      <BitField name="PINDIR20" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="20" size="1" />
      <BitField name="PINDIR21" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="21" size="1" />
      <BitField name="PINDIR22" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="22" size="1" />
      <BitField name="PINDIR23" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="23" size="1" />
      <BitField name="PINDIR24" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="24" size="1" />
      <BitField name="PINDIR25" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="25" size="1" />
      <BitField name="PINDIR26" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="26" size="1" />
      <BitField name="PINDIR27" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="27" size="1" />
      <BitField name="PINDIR28" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="28" size="1" />
      <BitField name="PINDIR29" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="29" size="1" />
      <BitField name="PINDIR30" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="30" size="1" />
      <BitField name="PINDIR31" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="31" size="1" />
    </Register>
    <Register name="DIR5" description="GPIO Port0 Direction control register." start="+0x000+160" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINDIR0" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="0" size="1" />
      <BitField name="PINDIR1" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="1" size="1" />
      <BitField name="PINDIR2" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="2" size="1" />
      <BitField name="PINDIR3" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="3" size="1" />
      <BitField name="PINDIR4" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="4" size="1" />
      <BitField name="PINDIR5" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="5" size="1" />
      <BitField name="PINDIR6" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="6" size="1" />
      <BitField name="PINDIR7" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="7" size="1" />
      <BitField name="PINDIR8" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="8" size="1" />
      <BitField name="PINDIR9" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="9" size="1" />
      <BitField name="PINDIR10" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="10" size="1" />
      <BitField name="PINDIR11" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="11" size="1" />
      <BitField name="PINDIR12" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="12" size="1" />
      <BitField name="PINDIR13" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="13" size="1" />
      <BitField name="PINDIR14" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="14" size="1" />
      <BitField name="PINDIR15" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="15" size="1" />
      <BitField name="PINDIR16" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="16" size="1" />
      <BitField name="PINDIR17" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="17" size="1" />
      <BitField name="PINDIR18" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="18" size="1" />
      <BitField name="PINDIR19" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="19" size="1" />
      <BitField name="PINDIR20" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="20" size="1" />
      <BitField name="PINDIR21" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="21" size="1" />
      <BitField name="PINDIR22" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="22" size="1" />
      <BitField name="PINDIR23" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="23" size="1" />
      <BitField name="PINDIR24" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="24" size="1" />
      <BitField name="PINDIR25" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="25" size="1" />
      <BitField name="PINDIR26" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="26" size="1" />
      <BitField name="PINDIR27" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="27" size="1" />
      <BitField name="PINDIR28" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="28" size="1" />
      <BitField name="PINDIR29" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="29" size="1" />
      <BitField name="PINDIR30" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="30" size="1" />
      <BitField name="PINDIR31" description="Fast GPIO Direction PORTx control bits. Bit 0 in DIRx controls pin Px[0], bit 31 in DIRx controls pin Px[31]. 0 = Controlled pin is input. 1 = Controlled pin is output." start="31" size="1" />
    </Register>
    <Register name="MASK0" description="Mask register for Port0." start="+0x010+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINMASK0" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="0" size="1" />
      <BitField name="PINMASK1" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="1" size="1" />
      <BitField name="PINMASK2" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="2" size="1" />
      <BitField name="PINMASK3" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="3" size="1" />
      <BitField name="PINMASK4" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="4" size="1" />
      <BitField name="PINMASK5" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="5" size="1" />
      <BitField name="PINMASK6" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="6" size="1" />
      <BitField name="PINMASK7" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="7" size="1" />
      <BitField name="PINMASK8" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="8" size="1" />
      <BitField name="PINMASK9" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="9" size="1" />
      <BitField name="PINMASK10" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="10" size="1" />
      <BitField name="PINMASK11" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="11" size="1" />
      <BitField name="PINMASK12" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="12" size="1" />
      <BitField name="PINMASK13" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="13" size="1" />
      <BitField name="PINMASK14" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="14" size="1" />
      <BitField name="PINMASK15" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="15" size="1" />
      <BitField name="PINMASK16" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="16" size="1" />
      <BitField name="PINMASK17" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="17" size="1" />
      <BitField name="PINMASK18" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="18" size="1" />
      <BitField name="PINMASK19" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="19" size="1" />
      <BitField name="PINMASK20" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="20" size="1" />
      <BitField name="PINMASK21" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="21" size="1" />
      <BitField name="PINMASK22" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="22" size="1" />
      <BitField name="PINMASK23" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="23" size="1" />
      <BitField name="PINMASK24" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="24" size="1" />
      <BitField name="PINMASK25" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="25" size="1" />
      <BitField name="PINMASK26" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="26" size="1" />
      <BitField name="PINMASK27" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="27" size="1" />
      <BitField name="PINMASK28" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="28" size="1" />
      <BitField name="PINMASK29" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="29" size="1" />
      <BitField name="PINMASK30" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="30" size="1" />
      <BitField name="PINMASK31" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="31" size="1" />
    </Register>
    <Register name="MASK1" description="Mask register for Port0." start="+0x010+32" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINMASK0" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="0" size="1" />
      <BitField name="PINMASK1" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="1" size="1" />
      <BitField name="PINMASK2" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="2" size="1" />
      <BitField name="PINMASK3" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="3" size="1" />
      <BitField name="PINMASK4" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="4" size="1" />
      <BitField name="PINMASK5" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="5" size="1" />
      <BitField name="PINMASK6" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="6" size="1" />
      <BitField name="PINMASK7" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="7" size="1" />
      <BitField name="PINMASK8" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="8" size="1" />
      <BitField name="PINMASK9" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="9" size="1" />
      <BitField name="PINMASK10" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="10" size="1" />
      <BitField name="PINMASK11" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="11" size="1" />
      <BitField name="PINMASK12" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="12" size="1" />
      <BitField name="PINMASK13" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="13" size="1" />
      <BitField name="PINMASK14" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="14" size="1" />
      <BitField name="PINMASK15" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="15" size="1" />
      <BitField name="PINMASK16" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="16" size="1" />
      <BitField name="PINMASK17" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="17" size="1" />
      <BitField name="PINMASK18" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="18" size="1" />
      <BitField name="PINMASK19" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="19" size="1" />
      <BitField name="PINMASK20" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="20" size="1" />
      <BitField name="PINMASK21" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="21" size="1" />
      <BitField name="PINMASK22" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="22" size="1" />
      <BitField name="PINMASK23" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="23" size="1" />
      <BitField name="PINMASK24" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="24" size="1" />
      <BitField name="PINMASK25" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="25" size="1" />
      <BitField name="PINMASK26" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="26" size="1" />
      <BitField name="PINMASK27" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="27" size="1" />
      <BitField name="PINMASK28" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="28" size="1" />
      <BitField name="PINMASK29" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="29" size="1" />
      <BitField name="PINMASK30" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="30" size="1" />
      <BitField name="PINMASK31" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="31" size="1" />
    </Register>
    <Register name="MASK2" description="Mask register for Port0." start="+0x010+64" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINMASK0" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="0" size="1" />
      <BitField name="PINMASK1" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="1" size="1" />
      <BitField name="PINMASK2" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="2" size="1" />
      <BitField name="PINMASK3" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="3" size="1" />
      <BitField name="PINMASK4" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="4" size="1" />
      <BitField name="PINMASK5" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="5" size="1" />
      <BitField name="PINMASK6" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="6" size="1" />
      <BitField name="PINMASK7" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="7" size="1" />
      <BitField name="PINMASK8" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="8" size="1" />
      <BitField name="PINMASK9" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="9" size="1" />
      <BitField name="PINMASK10" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="10" size="1" />
      <BitField name="PINMASK11" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="11" size="1" />
      <BitField name="PINMASK12" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="12" size="1" />
      <BitField name="PINMASK13" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="13" size="1" />
      <BitField name="PINMASK14" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="14" size="1" />
      <BitField name="PINMASK15" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="15" size="1" />
      <BitField name="PINMASK16" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="16" size="1" />
      <BitField name="PINMASK17" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="17" size="1" />
      <BitField name="PINMASK18" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="18" size="1" />
      <BitField name="PINMASK19" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="19" size="1" />
      <BitField name="PINMASK20" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="20" size="1" />
      <BitField name="PINMASK21" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="21" size="1" />
      <BitField name="PINMASK22" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="22" size="1" />
      <BitField name="PINMASK23" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="23" size="1" />
      <BitField name="PINMASK24" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="24" size="1" />
      <BitField name="PINMASK25" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="25" size="1" />
      <BitField name="PINMASK26" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="26" size="1" />
      <BitField name="PINMASK27" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="27" size="1" />
      <BitField name="PINMASK28" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="28" size="1" />
      <BitField name="PINMASK29" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="29" size="1" />
      <BitField name="PINMASK30" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="30" size="1" />
      <BitField name="PINMASK31" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="31" size="1" />
    </Register>
    <Register name="MASK3" description="Mask register for Port0." start="+0x010+96" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINMASK0" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="0" size="1" />
      <BitField name="PINMASK1" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="1" size="1" />
      <BitField name="PINMASK2" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="2" size="1" />
      <BitField name="PINMASK3" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="3" size="1" />
      <BitField name="PINMASK4" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="4" size="1" />
      <BitField name="PINMASK5" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="5" size="1" />
      <BitField name="PINMASK6" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="6" size="1" />
      <BitField name="PINMASK7" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="7" size="1" />
      <BitField name="PINMASK8" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="8" size="1" />
      <BitField name="PINMASK9" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="9" size="1" />
      <BitField name="PINMASK10" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="10" size="1" />
      <BitField name="PINMASK11" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="11" size="1" />
      <BitField name="PINMASK12" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="12" size="1" />
      <BitField name="PINMASK13" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="13" size="1" />
      <BitField name="PINMASK14" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="14" size="1" />
      <BitField name="PINMASK15" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="15" size="1" />
      <BitField name="PINMASK16" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="16" size="1" />
      <BitField name="PINMASK17" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="17" size="1" />
      <BitField name="PINMASK18" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="18" size="1" />
      <BitField name="PINMASK19" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="19" size="1" />
      <BitField name="PINMASK20" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="20" size="1" />
      <BitField name="PINMASK21" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="21" size="1" />
      <BitField name="PINMASK22" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="22" size="1" />
      <BitField name="PINMASK23" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="23" size="1" />
      <BitField name="PINMASK24" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="24" size="1" />
      <BitField name="PINMASK25" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="25" size="1" />
      <BitField name="PINMASK26" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="26" size="1" />
      <BitField name="PINMASK27" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="27" size="1" />
      <BitField name="PINMASK28" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="28" size="1" />
      <BitField name="PINMASK29" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="29" size="1" />
      <BitField name="PINMASK30" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="30" size="1" />
      <BitField name="PINMASK31" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="31" size="1" />
    </Register>
    <Register name="MASK4" description="Mask register for Port0." start="+0x010+128" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINMASK0" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="0" size="1" />
      <BitField name="PINMASK1" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="1" size="1" />
      <BitField name="PINMASK2" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="2" size="1" />
      <BitField name="PINMASK3" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="3" size="1" />
      <BitField name="PINMASK4" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="4" size="1" />
      <BitField name="PINMASK5" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="5" size="1" />
      <BitField name="PINMASK6" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="6" size="1" />
      <BitField name="PINMASK7" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="7" size="1" />
      <BitField name="PINMASK8" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="8" size="1" />
      <BitField name="PINMASK9" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="9" size="1" />
      <BitField name="PINMASK10" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="10" size="1" />
      <BitField name="PINMASK11" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="11" size="1" />
      <BitField name="PINMASK12" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="12" size="1" />
      <BitField name="PINMASK13" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="13" size="1" />
      <BitField name="PINMASK14" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="14" size="1" />
      <BitField name="PINMASK15" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="15" size="1" />
      <BitField name="PINMASK16" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="16" size="1" />
      <BitField name="PINMASK17" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="17" size="1" />
      <BitField name="PINMASK18" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="18" size="1" />
      <BitField name="PINMASK19" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="19" size="1" />
      <BitField name="PINMASK20" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="20" size="1" />
      <BitField name="PINMASK21" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="21" size="1" />
      <BitField name="PINMASK22" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="22" size="1" />
      <BitField name="PINMASK23" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="23" size="1" />
      <BitField name="PINMASK24" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="24" size="1" />
      <BitField name="PINMASK25" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="25" size="1" />
      <BitField name="PINMASK26" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="26" size="1" />
      <BitField name="PINMASK27" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="27" size="1" />
      <BitField name="PINMASK28" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="28" size="1" />
      <BitField name="PINMASK29" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="29" size="1" />
      <BitField name="PINMASK30" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="30" size="1" />
      <BitField name="PINMASK31" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="31" size="1" />
    </Register>
    <Register name="MASK5" description="Mask register for Port0." start="+0x010+160" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINMASK0" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="0" size="1" />
      <BitField name="PINMASK1" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="1" size="1" />
      <BitField name="PINMASK2" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="2" size="1" />
      <BitField name="PINMASK3" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="3" size="1" />
      <BitField name="PINMASK4" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="4" size="1" />
      <BitField name="PINMASK5" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="5" size="1" />
      <BitField name="PINMASK6" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="6" size="1" />
      <BitField name="PINMASK7" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="7" size="1" />
      <BitField name="PINMASK8" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="8" size="1" />
      <BitField name="PINMASK9" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="9" size="1" />
      <BitField name="PINMASK10" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="10" size="1" />
      <BitField name="PINMASK11" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="11" size="1" />
      <BitField name="PINMASK12" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="12" size="1" />
      <BitField name="PINMASK13" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="13" size="1" />
      <BitField name="PINMASK14" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="14" size="1" />
      <BitField name="PINMASK15" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="15" size="1" />
      <BitField name="PINMASK16" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="16" size="1" />
      <BitField name="PINMASK17" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="17" size="1" />
      <BitField name="PINMASK18" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="18" size="1" />
      <BitField name="PINMASK19" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="19" size="1" />
      <BitField name="PINMASK20" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="20" size="1" />
      <BitField name="PINMASK21" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="21" size="1" />
      <BitField name="PINMASK22" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="22" size="1" />
      <BitField name="PINMASK23" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="23" size="1" />
      <BitField name="PINMASK24" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="24" size="1" />
      <BitField name="PINMASK25" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="25" size="1" />
      <BitField name="PINMASK26" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="26" size="1" />
      <BitField name="PINMASK27" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="27" size="1" />
      <BitField name="PINMASK28" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="28" size="1" />
      <BitField name="PINMASK29" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="29" size="1" />
      <BitField name="PINMASK30" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="30" size="1" />
      <BitField name="PINMASK31" description="Fast GPIO physical pin access control. 0 = Controlled pin is affected by writes to the port's SETx, CLRx, and PINx register(s). Current state of the pin can be read from the PINx register. 1 = Controlled pin is not affected by writes into the port's SETx, CLRx and PINx register(s). When the PINx register is read, this bit will not be updated with the state of the physical pin." start="31" size="1" />
    </Register>
    <Register name="PIN0" description="Port0 Pin value register using FIOMASK." start="+0x014+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINVAL0" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="0" size="1" />
      <BitField name="PINVAL1" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="1" size="1" />
      <BitField name="PINVAL2" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="2" size="1" />
      <BitField name="PINVAL3" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="3" size="1" />
      <BitField name="PINVAL4" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="4" size="1" />
      <BitField name="PINVAL5" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="5" size="1" />
      <BitField name="PINVAL6" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="6" size="1" />
      <BitField name="PINVAL7" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="7" size="1" />
      <BitField name="PINVAL8" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="8" size="1" />
      <BitField name="PINVAL9" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="9" size="1" />
      <BitField name="PINVAL10" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="10" size="1" />
      <BitField name="PINVAL11" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="11" size="1" />
      <BitField name="PINVAL12" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="12" size="1" />
      <BitField name="PINVAL13" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="13" size="1" />
      <BitField name="PINVAL14" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="14" size="1" />
      <BitField name="PINVAL15" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="15" size="1" />
      <BitField name="PINVAL16" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="16" size="1" />
      <BitField name="PINVAL17" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="17" size="1" />
      <BitField name="PINVAL18" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="18" size="1" />
      <BitField name="PINVAL19" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="19" size="1" />
      <BitField name="PINVAL20" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="20" size="1" />
      <BitField name="PINVAL21" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="21" size="1" />
      <BitField name="PINVAL22" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="22" size="1" />
      <BitField name="PINVAL23" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="23" size="1" />
      <BitField name="PINVAL24" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="24" size="1" />
      <BitField name="PINVAL25" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="25" size="1" />
      <BitField name="PINVAL26" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="26" size="1" />
      <BitField name="PINVAL27" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="27" size="1" />
      <BitField name="PINVAL28" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="28" size="1" />
      <BitField name="PINVAL29" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="29" size="1" />
      <BitField name="PINVAL30" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="30" size="1" />
      <BitField name="PINVAL31" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="31" size="1" />
    </Register>
    <Register name="PIN1" description="Port0 Pin value register using FIOMASK." start="+0x014+32" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINVAL0" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="0" size="1" />
      <BitField name="PINVAL1" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="1" size="1" />
      <BitField name="PINVAL2" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="2" size="1" />
      <BitField name="PINVAL3" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="3" size="1" />
      <BitField name="PINVAL4" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="4" size="1" />
      <BitField name="PINVAL5" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="5" size="1" />
      <BitField name="PINVAL6" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="6" size="1" />
      <BitField name="PINVAL7" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="7" size="1" />
      <BitField name="PINVAL8" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="8" size="1" />
      <BitField name="PINVAL9" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="9" size="1" />
      <BitField name="PINVAL10" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="10" size="1" />
      <BitField name="PINVAL11" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="11" size="1" />
      <BitField name="PINVAL12" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="12" size="1" />
      <BitField name="PINVAL13" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="13" size="1" />
      <BitField name="PINVAL14" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="14" size="1" />
      <BitField name="PINVAL15" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="15" size="1" />
      <BitField name="PINVAL16" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="16" size="1" />
      <BitField name="PINVAL17" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="17" size="1" />
      <BitField name="PINVAL18" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="18" size="1" />
      <BitField name="PINVAL19" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="19" size="1" />
      <BitField name="PINVAL20" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="20" size="1" />
      <BitField name="PINVAL21" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="21" size="1" />
      <BitField name="PINVAL22" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="22" size="1" />
      <BitField name="PINVAL23" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="23" size="1" />
      <BitField name="PINVAL24" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="24" size="1" />
      <BitField name="PINVAL25" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="25" size="1" />
      <BitField name="PINVAL26" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="26" size="1" />
      <BitField name="PINVAL27" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="27" size="1" />
      <BitField name="PINVAL28" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="28" size="1" />
      <BitField name="PINVAL29" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="29" size="1" />
      <BitField name="PINVAL30" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="30" size="1" />
      <BitField name="PINVAL31" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="31" size="1" />
    </Register>
    <Register name="PIN2" description="Port0 Pin value register using FIOMASK." start="+0x014+64" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINVAL0" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="0" size="1" />
      <BitField name="PINVAL1" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="1" size="1" />
      <BitField name="PINVAL2" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="2" size="1" />
      <BitField name="PINVAL3" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="3" size="1" />
      <BitField name="PINVAL4" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="4" size="1" />
      <BitField name="PINVAL5" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="5" size="1" />
      <BitField name="PINVAL6" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="6" size="1" />
      <BitField name="PINVAL7" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="7" size="1" />
      <BitField name="PINVAL8" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="8" size="1" />
      <BitField name="PINVAL9" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="9" size="1" />
      <BitField name="PINVAL10" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="10" size="1" />
      <BitField name="PINVAL11" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="11" size="1" />
      <BitField name="PINVAL12" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="12" size="1" />
      <BitField name="PINVAL13" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="13" size="1" />
      <BitField name="PINVAL14" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="14" size="1" />
      <BitField name="PINVAL15" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="15" size="1" />
      <BitField name="PINVAL16" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="16" size="1" />
      <BitField name="PINVAL17" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="17" size="1" />
      <BitField name="PINVAL18" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="18" size="1" />
      <BitField name="PINVAL19" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="19" size="1" />
      <BitField name="PINVAL20" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="20" size="1" />
      <BitField name="PINVAL21" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="21" size="1" />
      <BitField name="PINVAL22" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="22" size="1" />
      <BitField name="PINVAL23" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="23" size="1" />
      <BitField name="PINVAL24" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="24" size="1" />
      <BitField name="PINVAL25" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="25" size="1" />
      <BitField name="PINVAL26" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="26" size="1" />
      <BitField name="PINVAL27" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="27" size="1" />
      <BitField name="PINVAL28" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="28" size="1" />
      <BitField name="PINVAL29" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="29" size="1" />
      <BitField name="PINVAL30" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="30" size="1" />
      <BitField name="PINVAL31" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="31" size="1" />
    </Register>
    <Register name="PIN3" description="Port0 Pin value register using FIOMASK." start="+0x014+96" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINVAL0" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="0" size="1" />
      <BitField name="PINVAL1" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="1" size="1" />
      <BitField name="PINVAL2" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="2" size="1" />
      <BitField name="PINVAL3" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="3" size="1" />
      <BitField name="PINVAL4" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="4" size="1" />
      <BitField name="PINVAL5" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="5" size="1" />
      <BitField name="PINVAL6" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="6" size="1" />
      <BitField name="PINVAL7" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="7" size="1" />
      <BitField name="PINVAL8" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="8" size="1" />
      <BitField name="PINVAL9" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="9" size="1" />
      <BitField name="PINVAL10" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="10" size="1" />
      <BitField name="PINVAL11" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="11" size="1" />
      <BitField name="PINVAL12" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="12" size="1" />
      <BitField name="PINVAL13" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="13" size="1" />
      <BitField name="PINVAL14" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="14" size="1" />
      <BitField name="PINVAL15" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="15" size="1" />
      <BitField name="PINVAL16" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="16" size="1" />
      <BitField name="PINVAL17" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="17" size="1" />
      <BitField name="PINVAL18" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="18" size="1" />
      <BitField name="PINVAL19" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="19" size="1" />
      <BitField name="PINVAL20" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="20" size="1" />
      <BitField name="PINVAL21" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="21" size="1" />
      <BitField name="PINVAL22" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="22" size="1" />
      <BitField name="PINVAL23" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="23" size="1" />
      <BitField name="PINVAL24" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="24" size="1" />
      <BitField name="PINVAL25" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="25" size="1" />
      <BitField name="PINVAL26" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="26" size="1" />
      <BitField name="PINVAL27" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="27" size="1" />
      <BitField name="PINVAL28" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="28" size="1" />
      <BitField name="PINVAL29" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="29" size="1" />
      <BitField name="PINVAL30" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="30" size="1" />
      <BitField name="PINVAL31" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="31" size="1" />
    </Register>
    <Register name="PIN4" description="Port0 Pin value register using FIOMASK." start="+0x014+128" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINVAL0" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="0" size="1" />
      <BitField name="PINVAL1" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="1" size="1" />
      <BitField name="PINVAL2" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="2" size="1" />
      <BitField name="PINVAL3" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="3" size="1" />
      <BitField name="PINVAL4" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="4" size="1" />
      <BitField name="PINVAL5" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="5" size="1" />
      <BitField name="PINVAL6" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="6" size="1" />
      <BitField name="PINVAL7" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="7" size="1" />
      <BitField name="PINVAL8" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="8" size="1" />
      <BitField name="PINVAL9" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="9" size="1" />
      <BitField name="PINVAL10" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="10" size="1" />
      <BitField name="PINVAL11" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="11" size="1" />
      <BitField name="PINVAL12" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="12" size="1" />
      <BitField name="PINVAL13" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="13" size="1" />
      <BitField name="PINVAL14" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="14" size="1" />
      <BitField name="PINVAL15" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="15" size="1" />
      <BitField name="PINVAL16" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="16" size="1" />
      <BitField name="PINVAL17" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="17" size="1" />
      <BitField name="PINVAL18" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="18" size="1" />
      <BitField name="PINVAL19" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="19" size="1" />
      <BitField name="PINVAL20" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="20" size="1" />
      <BitField name="PINVAL21" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="21" size="1" />
      <BitField name="PINVAL22" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="22" size="1" />
      <BitField name="PINVAL23" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="23" size="1" />
      <BitField name="PINVAL24" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="24" size="1" />
      <BitField name="PINVAL25" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="25" size="1" />
      <BitField name="PINVAL26" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="26" size="1" />
      <BitField name="PINVAL27" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="27" size="1" />
      <BitField name="PINVAL28" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="28" size="1" />
      <BitField name="PINVAL29" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="29" size="1" />
      <BitField name="PINVAL30" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="30" size="1" />
      <BitField name="PINVAL31" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="31" size="1" />
    </Register>
    <Register name="PIN5" description="Port0 Pin value register using FIOMASK." start="+0x014+160" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINVAL0" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="0" size="1" />
      <BitField name="PINVAL1" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="1" size="1" />
      <BitField name="PINVAL2" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="2" size="1" />
      <BitField name="PINVAL3" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="3" size="1" />
      <BitField name="PINVAL4" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="4" size="1" />
      <BitField name="PINVAL5" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="5" size="1" />
      <BitField name="PINVAL6" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="6" size="1" />
      <BitField name="PINVAL7" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="7" size="1" />
      <BitField name="PINVAL8" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="8" size="1" />
      <BitField name="PINVAL9" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="9" size="1" />
      <BitField name="PINVAL10" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="10" size="1" />
      <BitField name="PINVAL11" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="11" size="1" />
      <BitField name="PINVAL12" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="12" size="1" />
      <BitField name="PINVAL13" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="13" size="1" />
      <BitField name="PINVAL14" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="14" size="1" />
      <BitField name="PINVAL15" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="15" size="1" />
      <BitField name="PINVAL16" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="16" size="1" />
      <BitField name="PINVAL17" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="17" size="1" />
      <BitField name="PINVAL18" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="18" size="1" />
      <BitField name="PINVAL19" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="19" size="1" />
      <BitField name="PINVAL20" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="20" size="1" />
      <BitField name="PINVAL21" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="21" size="1" />
      <BitField name="PINVAL22" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="22" size="1" />
      <BitField name="PINVAL23" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="23" size="1" />
      <BitField name="PINVAL24" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="24" size="1" />
      <BitField name="PINVAL25" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="25" size="1" />
      <BitField name="PINVAL26" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="26" size="1" />
      <BitField name="PINVAL27" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="27" size="1" />
      <BitField name="PINVAL28" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="28" size="1" />
      <BitField name="PINVAL29" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="29" size="1" />
      <BitField name="PINVAL30" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="30" size="1" />
      <BitField name="PINVAL31" description="Fast GPIO output value Set bits. Bit 0 in PINx corresponds to pin Px[0], bit 31 in PINx corresponds to pin Px[31]. 0 = Controlled pin output is set to LOW. 1 = Controlled pin output is set to HIGH." start="31" size="1" />
    </Register>
    <Register name="SET0" description="Port0 Output Set register using FIOMASK." start="+0x018+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINSET0" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="0" size="1" />
      <BitField name="PINSET1" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="1" size="1" />
      <BitField name="PINSET2" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="2" size="1" />
      <BitField name="PINSET3" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="3" size="1" />
      <BitField name="PINSET4" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="4" size="1" />
      <BitField name="PINSET5" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="5" size="1" />
      <BitField name="PINSET6" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="6" size="1" />
      <BitField name="PINSET7" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="7" size="1" />
      <BitField name="PINSET8" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="8" size="1" />
      <BitField name="PINSET9" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="9" size="1" />
      <BitField name="PINSET10" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="10" size="1" />
      <BitField name="PINSET11" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="11" size="1" />
      <BitField name="PINSET12" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="12" size="1" />
      <BitField name="PINSET13" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="13" size="1" />
      <BitField name="PINSET14" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="14" size="1" />
      <BitField name="PINSET15" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="15" size="1" />
      <BitField name="PINSET16" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="16" size="1" />
      <BitField name="PINSET17" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="17" size="1" />
      <BitField name="PINSET18" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="18" size="1" />
      <BitField name="PINSET19" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="19" size="1" />
      <BitField name="PINSET20" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="20" size="1" />
      <BitField name="PINSET21" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="21" size="1" />
      <BitField name="PINSET22" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="22" size="1" />
      <BitField name="PINSET23" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="23" size="1" />
      <BitField name="PINSET24" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="24" size="1" />
      <BitField name="PINSET25" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="25" size="1" />
      <BitField name="PINSET26" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="26" size="1" />
      <BitField name="PINSET27" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="27" size="1" />
      <BitField name="PINSET28" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="28" size="1" />
      <BitField name="PINSET29" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="29" size="1" />
      <BitField name="PINSET30" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="30" size="1" />
      <BitField name="PINSET31" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="31" size="1" />
    </Register>
    <Register name="SET1" description="Port0 Output Set register using FIOMASK." start="+0x018+32" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINSET0" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="0" size="1" />
      <BitField name="PINSET1" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="1" size="1" />
      <BitField name="PINSET2" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="2" size="1" />
      <BitField name="PINSET3" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="3" size="1" />
      <BitField name="PINSET4" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="4" size="1" />
      <BitField name="PINSET5" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="5" size="1" />
      <BitField name="PINSET6" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="6" size="1" />
      <BitField name="PINSET7" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="7" size="1" />
      <BitField name="PINSET8" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="8" size="1" />
      <BitField name="PINSET9" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="9" size="1" />
      <BitField name="PINSET10" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="10" size="1" />
      <BitField name="PINSET11" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="11" size="1" />
      <BitField name="PINSET12" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="12" size="1" />
      <BitField name="PINSET13" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="13" size="1" />
      <BitField name="PINSET14" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="14" size="1" />
      <BitField name="PINSET15" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="15" size="1" />
      <BitField name="PINSET16" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="16" size="1" />
      <BitField name="PINSET17" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="17" size="1" />
      <BitField name="PINSET18" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="18" size="1" />
      <BitField name="PINSET19" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="19" size="1" />
      <BitField name="PINSET20" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="20" size="1" />
      <BitField name="PINSET21" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="21" size="1" />
      <BitField name="PINSET22" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="22" size="1" />
      <BitField name="PINSET23" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="23" size="1" />
      <BitField name="PINSET24" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="24" size="1" />
      <BitField name="PINSET25" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="25" size="1" />
      <BitField name="PINSET26" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="26" size="1" />
      <BitField name="PINSET27" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="27" size="1" />
      <BitField name="PINSET28" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="28" size="1" />
      <BitField name="PINSET29" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="29" size="1" />
      <BitField name="PINSET30" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="30" size="1" />
      <BitField name="PINSET31" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="31" size="1" />
    </Register>
    <Register name="SET2" description="Port0 Output Set register using FIOMASK." start="+0x018+64" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINSET0" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="0" size="1" />
      <BitField name="PINSET1" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="1" size="1" />
      <BitField name="PINSET2" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="2" size="1" />
      <BitField name="PINSET3" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="3" size="1" />
      <BitField name="PINSET4" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="4" size="1" />
      <BitField name="PINSET5" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="5" size="1" />
      <BitField name="PINSET6" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="6" size="1" />
      <BitField name="PINSET7" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="7" size="1" />
      <BitField name="PINSET8" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="8" size="1" />
      <BitField name="PINSET9" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="9" size="1" />
      <BitField name="PINSET10" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="10" size="1" />
      <BitField name="PINSET11" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="11" size="1" />
      <BitField name="PINSET12" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="12" size="1" />
      <BitField name="PINSET13" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="13" size="1" />
      <BitField name="PINSET14" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="14" size="1" />
      <BitField name="PINSET15" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="15" size="1" />
      <BitField name="PINSET16" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="16" size="1" />
      <BitField name="PINSET17" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="17" size="1" />
      <BitField name="PINSET18" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="18" size="1" />
      <BitField name="PINSET19" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="19" size="1" />
      <BitField name="PINSET20" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="20" size="1" />
      <BitField name="PINSET21" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="21" size="1" />
      <BitField name="PINSET22" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="22" size="1" />
      <BitField name="PINSET23" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="23" size="1" />
      <BitField name="PINSET24" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="24" size="1" />
      <BitField name="PINSET25" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="25" size="1" />
      <BitField name="PINSET26" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="26" size="1" />
      <BitField name="PINSET27" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="27" size="1" />
      <BitField name="PINSET28" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="28" size="1" />
      <BitField name="PINSET29" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="29" size="1" />
      <BitField name="PINSET30" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="30" size="1" />
      <BitField name="PINSET31" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="31" size="1" />
    </Register>
    <Register name="SET3" description="Port0 Output Set register using FIOMASK." start="+0x018+96" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINSET0" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="0" size="1" />
      <BitField name="PINSET1" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="1" size="1" />
      <BitField name="PINSET2" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="2" size="1" />
      <BitField name="PINSET3" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="3" size="1" />
      <BitField name="PINSET4" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="4" size="1" />
      <BitField name="PINSET5" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="5" size="1" />
      <BitField name="PINSET6" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="6" size="1" />
      <BitField name="PINSET7" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="7" size="1" />
      <BitField name="PINSET8" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="8" size="1" />
      <BitField name="PINSET9" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="9" size="1" />
      <BitField name="PINSET10" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="10" size="1" />
      <BitField name="PINSET11" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="11" size="1" />
      <BitField name="PINSET12" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="12" size="1" />
      <BitField name="PINSET13" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="13" size="1" />
      <BitField name="PINSET14" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="14" size="1" />
      <BitField name="PINSET15" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="15" size="1" />
      <BitField name="PINSET16" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="16" size="1" />
      <BitField name="PINSET17" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="17" size="1" />
      <BitField name="PINSET18" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="18" size="1" />
      <BitField name="PINSET19" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="19" size="1" />
      <BitField name="PINSET20" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="20" size="1" />
      <BitField name="PINSET21" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="21" size="1" />
      <BitField name="PINSET22" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="22" size="1" />
      <BitField name="PINSET23" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="23" size="1" />
      <BitField name="PINSET24" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="24" size="1" />
      <BitField name="PINSET25" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="25" size="1" />
      <BitField name="PINSET26" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="26" size="1" />
      <BitField name="PINSET27" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="27" size="1" />
      <BitField name="PINSET28" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="28" size="1" />
      <BitField name="PINSET29" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="29" size="1" />
      <BitField name="PINSET30" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="30" size="1" />
      <BitField name="PINSET31" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="31" size="1" />
    </Register>
    <Register name="SET4" description="Port0 Output Set register using FIOMASK." start="+0x018+128" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINSET0" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="0" size="1" />
      <BitField name="PINSET1" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="1" size="1" />
      <BitField name="PINSET2" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="2" size="1" />
      <BitField name="PINSET3" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="3" size="1" />
      <BitField name="PINSET4" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="4" size="1" />
      <BitField name="PINSET5" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="5" size="1" />
      <BitField name="PINSET6" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="6" size="1" />
      <BitField name="PINSET7" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="7" size="1" />
      <BitField name="PINSET8" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="8" size="1" />
      <BitField name="PINSET9" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="9" size="1" />
      <BitField name="PINSET10" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="10" size="1" />
      <BitField name="PINSET11" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="11" size="1" />
      <BitField name="PINSET12" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="12" size="1" />
      <BitField name="PINSET13" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="13" size="1" />
      <BitField name="PINSET14" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="14" size="1" />
      <BitField name="PINSET15" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="15" size="1" />
      <BitField name="PINSET16" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="16" size="1" />
      <BitField name="PINSET17" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="17" size="1" />
      <BitField name="PINSET18" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="18" size="1" />
      <BitField name="PINSET19" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="19" size="1" />
      <BitField name="PINSET20" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="20" size="1" />
      <BitField name="PINSET21" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="21" size="1" />
      <BitField name="PINSET22" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="22" size="1" />
      <BitField name="PINSET23" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="23" size="1" />
      <BitField name="PINSET24" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="24" size="1" />
      <BitField name="PINSET25" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="25" size="1" />
      <BitField name="PINSET26" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="26" size="1" />
      <BitField name="PINSET27" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="27" size="1" />
      <BitField name="PINSET28" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="28" size="1" />
      <BitField name="PINSET29" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="29" size="1" />
      <BitField name="PINSET30" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="30" size="1" />
      <BitField name="PINSET31" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="31" size="1" />
    </Register>
    <Register name="SET5" description="Port0 Output Set register using FIOMASK." start="+0x018+160" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINSET0" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="0" size="1" />
      <BitField name="PINSET1" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="1" size="1" />
      <BitField name="PINSET2" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="2" size="1" />
      <BitField name="PINSET3" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="3" size="1" />
      <BitField name="PINSET4" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="4" size="1" />
      <BitField name="PINSET5" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="5" size="1" />
      <BitField name="PINSET6" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="6" size="1" />
      <BitField name="PINSET7" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="7" size="1" />
      <BitField name="PINSET8" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="8" size="1" />
      <BitField name="PINSET9" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="9" size="1" />
      <BitField name="PINSET10" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="10" size="1" />
      <BitField name="PINSET11" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="11" size="1" />
      <BitField name="PINSET12" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="12" size="1" />
      <BitField name="PINSET13" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="13" size="1" />
      <BitField name="PINSET14" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="14" size="1" />
      <BitField name="PINSET15" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="15" size="1" />
      <BitField name="PINSET16" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="16" size="1" />
      <BitField name="PINSET17" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="17" size="1" />
      <BitField name="PINSET18" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="18" size="1" />
      <BitField name="PINSET19" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="19" size="1" />
      <BitField name="PINSET20" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="20" size="1" />
      <BitField name="PINSET21" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="21" size="1" />
      <BitField name="PINSET22" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="22" size="1" />
      <BitField name="PINSET23" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="23" size="1" />
      <BitField name="PINSET24" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="24" size="1" />
      <BitField name="PINSET25" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="25" size="1" />
      <BitField name="PINSET26" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="26" size="1" />
      <BitField name="PINSET27" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="27" size="1" />
      <BitField name="PINSET28" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="28" size="1" />
      <BitField name="PINSET29" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="29" size="1" />
      <BitField name="PINSET30" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="30" size="1" />
      <BitField name="PINSET31" description="Fast GPIO output value Set bits. Bit 0 in SETx controls pin Px[0], bit 31 in SETx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to HIGH." start="31" size="1" />
    </Register>
    <Register name="CLR0" description="Port0 Output Clear register using FIOMASK." start="+0x01C+0" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINCLR0" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="0" size="1" />
      <BitField name="PINCLR1" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="1" size="1" />
      <BitField name="PINCLR2" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="2" size="1" />
      <BitField name="PINCLR3" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="3" size="1" />
      <BitField name="PINCLR4" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="4" size="1" />
      <BitField name="PINCLR5" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="5" size="1" />
      <BitField name="PINCLR6" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="6" size="1" />
      <BitField name="PINCLR7" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="7" size="1" />
      <BitField name="PINCLR8" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="8" size="1" />
      <BitField name="PINCLR9" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="9" size="1" />
      <BitField name="PINCLR10" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="10" size="1" />
      <BitField name="PINCLR11" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="11" size="1" />
      <BitField name="PINCLR12" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="12" size="1" />
      <BitField name="PINCLR13" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="13" size="1" />
      <BitField name="PINCLR14" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="14" size="1" />
      <BitField name="PINCLR15" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="15" size="1" />
      <BitField name="PINCLR16" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="16" size="1" />
      <BitField name="PINCLR17" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="17" size="1" />
      <BitField name="PINCLR18" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="18" size="1" />
      <BitField name="PINCLR19" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="19" size="1" />
      <BitField name="PINCLR20" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="20" size="1" />
      <BitField name="PINCLR21" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="21" size="1" />
      <BitField name="PINCLR22" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="22" size="1" />
      <BitField name="PINCLR23" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="23" size="1" />
      <BitField name="PINCLR24" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="24" size="1" />
      <BitField name="PINCLR25" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="25" size="1" />
      <BitField name="PINCLR26" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="26" size="1" />
      <BitField name="PINCLR27" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="27" size="1" />
      <BitField name="PINCLR28" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="28" size="1" />
      <BitField name="PINCLR29" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="29" size="1" />
      <BitField name="PINCLR30" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="30" size="1" />
      <BitField name="PINCLR31" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="31" size="1" />
    </Register>
    <Register name="CLR1" description="Port0 Output Clear register using FIOMASK." start="+0x01C+32" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINCLR0" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="0" size="1" />
      <BitField name="PINCLR1" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="1" size="1" />
      <BitField name="PINCLR2" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="2" size="1" />
      <BitField name="PINCLR3" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="3" size="1" />
      <BitField name="PINCLR4" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="4" size="1" />
      <BitField name="PINCLR5" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="5" size="1" />
      <BitField name="PINCLR6" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="6" size="1" />
      <BitField name="PINCLR7" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="7" size="1" />
      <BitField name="PINCLR8" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="8" size="1" />
      <BitField name="PINCLR9" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="9" size="1" />
      <BitField name="PINCLR10" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="10" size="1" />
      <BitField name="PINCLR11" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="11" size="1" />
      <BitField name="PINCLR12" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="12" size="1" />
      <BitField name="PINCLR13" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="13" size="1" />
      <BitField name="PINCLR14" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="14" size="1" />
      <BitField name="PINCLR15" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="15" size="1" />
      <BitField name="PINCLR16" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="16" size="1" />
      <BitField name="PINCLR17" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="17" size="1" />
      <BitField name="PINCLR18" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="18" size="1" />
      <BitField name="PINCLR19" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="19" size="1" />
      <BitField name="PINCLR20" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="20" size="1" />
      <BitField name="PINCLR21" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="21" size="1" />
      <BitField name="PINCLR22" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="22" size="1" />
      <BitField name="PINCLR23" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="23" size="1" />
      <BitField name="PINCLR24" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="24" size="1" />
      <BitField name="PINCLR25" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="25" size="1" />
      <BitField name="PINCLR26" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="26" size="1" />
      <BitField name="PINCLR27" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="27" size="1" />
      <BitField name="PINCLR28" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="28" size="1" />
      <BitField name="PINCLR29" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="29" size="1" />
      <BitField name="PINCLR30" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="30" size="1" />
      <BitField name="PINCLR31" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="31" size="1" />
    </Register>
    <Register name="CLR2" description="Port0 Output Clear register using FIOMASK." start="+0x01C+64" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINCLR0" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="0" size="1" />
      <BitField name="PINCLR1" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="1" size="1" />
      <BitField name="PINCLR2" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="2" size="1" />
      <BitField name="PINCLR3" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="3" size="1" />
      <BitField name="PINCLR4" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="4" size="1" />
      <BitField name="PINCLR5" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="5" size="1" />
      <BitField name="PINCLR6" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="6" size="1" />
      <BitField name="PINCLR7" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="7" size="1" />
      <BitField name="PINCLR8" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="8" size="1" />
      <BitField name="PINCLR9" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="9" size="1" />
      <BitField name="PINCLR10" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="10" size="1" />
      <BitField name="PINCLR11" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="11" size="1" />
      <BitField name="PINCLR12" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="12" size="1" />
      <BitField name="PINCLR13" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="13" size="1" />
      <BitField name="PINCLR14" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="14" size="1" />
      <BitField name="PINCLR15" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="15" size="1" />
      <BitField name="PINCLR16" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="16" size="1" />
      <BitField name="PINCLR17" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="17" size="1" />
      <BitField name="PINCLR18" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="18" size="1" />
      <BitField name="PINCLR19" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="19" size="1" />
      <BitField name="PINCLR20" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="20" size="1" />
      <BitField name="PINCLR21" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="21" size="1" />
      <BitField name="PINCLR22" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="22" size="1" />
      <BitField name="PINCLR23" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="23" size="1" />
      <BitField name="PINCLR24" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="24" size="1" />
      <BitField name="PINCLR25" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="25" size="1" />
      <BitField name="PINCLR26" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="26" size="1" />
      <BitField name="PINCLR27" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="27" size="1" />
      <BitField name="PINCLR28" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="28" size="1" />
      <BitField name="PINCLR29" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="29" size="1" />
      <BitField name="PINCLR30" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="30" size="1" />
      <BitField name="PINCLR31" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="31" size="1" />
    </Register>
    <Register name="CLR3" description="Port0 Output Clear register using FIOMASK." start="+0x01C+96" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINCLR0" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="0" size="1" />
      <BitField name="PINCLR1" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="1" size="1" />
      <BitField name="PINCLR2" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="2" size="1" />
      <BitField name="PINCLR3" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="3" size="1" />
      <BitField name="PINCLR4" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="4" size="1" />
      <BitField name="PINCLR5" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="5" size="1" />
      <BitField name="PINCLR6" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="6" size="1" />
      <BitField name="PINCLR7" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="7" size="1" />
      <BitField name="PINCLR8" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="8" size="1" />
      <BitField name="PINCLR9" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="9" size="1" />
      <BitField name="PINCLR10" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="10" size="1" />
      <BitField name="PINCLR11" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="11" size="1" />
      <BitField name="PINCLR12" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="12" size="1" />
      <BitField name="PINCLR13" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="13" size="1" />
      <BitField name="PINCLR14" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="14" size="1" />
      <BitField name="PINCLR15" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="15" size="1" />
      <BitField name="PINCLR16" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="16" size="1" />
      <BitField name="PINCLR17" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="17" size="1" />
      <BitField name="PINCLR18" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="18" size="1" />
      <BitField name="PINCLR19" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="19" size="1" />
      <BitField name="PINCLR20" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="20" size="1" />
      <BitField name="PINCLR21" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="21" size="1" />
      <BitField name="PINCLR22" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="22" size="1" />
      <BitField name="PINCLR23" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="23" size="1" />
      <BitField name="PINCLR24" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="24" size="1" />
      <BitField name="PINCLR25" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="25" size="1" />
      <BitField name="PINCLR26" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="26" size="1" />
      <BitField name="PINCLR27" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="27" size="1" />
      <BitField name="PINCLR28" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="28" size="1" />
      <BitField name="PINCLR29" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="29" size="1" />
      <BitField name="PINCLR30" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="30" size="1" />
      <BitField name="PINCLR31" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="31" size="1" />
    </Register>
    <Register name="CLR4" description="Port0 Output Clear register using FIOMASK." start="+0x01C+128" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINCLR0" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="0" size="1" />
      <BitField name="PINCLR1" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="1" size="1" />
      <BitField name="PINCLR2" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="2" size="1" />
      <BitField name="PINCLR3" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="3" size="1" />
      <BitField name="PINCLR4" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="4" size="1" />
      <BitField name="PINCLR5" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="5" size="1" />
      <BitField name="PINCLR6" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="6" size="1" />
      <BitField name="PINCLR7" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="7" size="1" />
      <BitField name="PINCLR8" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="8" size="1" />
      <BitField name="PINCLR9" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="9" size="1" />
      <BitField name="PINCLR10" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="10" size="1" />
      <BitField name="PINCLR11" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="11" size="1" />
      <BitField name="PINCLR12" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="12" size="1" />
      <BitField name="PINCLR13" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="13" size="1" />
      <BitField name="PINCLR14" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="14" size="1" />
      <BitField name="PINCLR15" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="15" size="1" />
      <BitField name="PINCLR16" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="16" size="1" />
      <BitField name="PINCLR17" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="17" size="1" />
      <BitField name="PINCLR18" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="18" size="1" />
      <BitField name="PINCLR19" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="19" size="1" />
      <BitField name="PINCLR20" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="20" size="1" />
      <BitField name="PINCLR21" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="21" size="1" />
      <BitField name="PINCLR22" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="22" size="1" />
      <BitField name="PINCLR23" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="23" size="1" />
      <BitField name="PINCLR24" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="24" size="1" />
      <BitField name="PINCLR25" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="25" size="1" />
      <BitField name="PINCLR26" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="26" size="1" />
      <BitField name="PINCLR27" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="27" size="1" />
      <BitField name="PINCLR28" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="28" size="1" />
      <BitField name="PINCLR29" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="29" size="1" />
      <BitField name="PINCLR30" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="30" size="1" />
      <BitField name="PINCLR31" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="31" size="1" />
    </Register>
    <Register name="CLR5" description="Port0 Output Clear register using FIOMASK." start="+0x01C+160" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PINCLR0" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="0" size="1" />
      <BitField name="PINCLR1" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="1" size="1" />
      <BitField name="PINCLR2" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="2" size="1" />
      <BitField name="PINCLR3" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="3" size="1" />
      <BitField name="PINCLR4" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="4" size="1" />
      <BitField name="PINCLR5" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="5" size="1" />
      <BitField name="PINCLR6" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="6" size="1" />
      <BitField name="PINCLR7" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="7" size="1" />
      <BitField name="PINCLR8" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="8" size="1" />
      <BitField name="PINCLR9" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="9" size="1" />
      <BitField name="PINCLR10" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="10" size="1" />
      <BitField name="PINCLR11" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="11" size="1" />
      <BitField name="PINCLR12" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="12" size="1" />
      <BitField name="PINCLR13" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="13" size="1" />
      <BitField name="PINCLR14" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="14" size="1" />
      <BitField name="PINCLR15" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="15" size="1" />
      <BitField name="PINCLR16" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="16" size="1" />
      <BitField name="PINCLR17" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="17" size="1" />
      <BitField name="PINCLR18" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="18" size="1" />
      <BitField name="PINCLR19" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="19" size="1" />
      <BitField name="PINCLR20" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="20" size="1" />
      <BitField name="PINCLR21" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="21" size="1" />
      <BitField name="PINCLR22" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="22" size="1" />
      <BitField name="PINCLR23" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="23" size="1" />
      <BitField name="PINCLR24" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="24" size="1" />
      <BitField name="PINCLR25" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="25" size="1" />
      <BitField name="PINCLR26" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="26" size="1" />
      <BitField name="PINCLR27" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="27" size="1" />
      <BitField name="PINCLR28" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="28" size="1" />
      <BitField name="PINCLR29" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="29" size="1" />
      <BitField name="PINCLR30" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="30" size="1" />
      <BitField name="PINCLR31" description="Fast GPIO output value Clear bits. Bit 0 in CLRx controls pin Px[0], bit 31 in CLRx controls pin Px[31]. 0 = Controlled pin output is unchanged. 1 = Controlled pin output is set to LOW." start="31" size="1" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EMC" description=" ExternalMemory Controller (EMC) " start="0X2009C000">
    <Register name="CONTROL" description="Controls operation of the memory controller." start="+0x000" access="Read/Write" reset_value="0x3" reset_mask="0xFFFFFFFF">
      <BitField name="E" description="EMC Enable. Indicates if the EMC is enabled or disabled:" start="0" size="1">
        <Enum name="DISABLED" description="Disabled" start="0" />
        <Enum name="ENABLED" description="Enabled&#xa;(POR and warm reset value)." start="1" />
      </BitField>
      <BitField name="M" description="Address mirror. Indicates normal or reset memory map:" start="1" size="1">
        <Enum name="NORMAL" description="Normal memory map." start="0" />
        <Enum name="RESET" description="Reset memory map. Static memory EMC_CS1 is&#xa;mirrored onto EMC_CS0 and EMC_DYCS0 (POR reset value)." start="1" />
      </BitField>
      <BitField name="L" description="Low-power mode. Indicates normal, or low-power mode:" start="2" size="1">
        <Enum name="WARMRESET" description="Normal mode (warm&#xa;reset value)." start="0" />
        <Enum name="LOWPOWER" description="Low-power&#xa;mode. Entering low-power mode reduces memory controller power consumption.&#xa;Dynamic memory is refreshed as necessary. The memory controller&#xa;returns to normal functional mode by clearing the low-power mode&#xa;bit (L), or by POR. This bit must only be modified when the EMC&#xa;is in idle state.[1]" start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="3" size="29" />
    </Register>
    <Register name="STATUS" description="Provides EMC status information." start="+0x004" access="ReadOnly" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField name="B" description="Busy. This bit is used to ensure that the memory controller enters the low-power or disabled mode cleanly by determining if the memory controller is busy or not." start="0" size="1">
        <Enum name="IDLE" description="EMC&#xa;is idle (warm reset value)." start="0" />
        <Enum name="BUSY" description="EMC&#xa;is busy performing memory transactions, commands, auto-refresh cycles,&#xa;or is in self-refresh mode (POR reset value)." start="1" />
      </BitField>
      <BitField name="S" description="Write buffer status.This bit enables the EMC to enter low-power mode or disabled mode cleanly." start="1" size="1">
        <Enum name="EMPTY" description="Write buffers&#xa;empty (POR reset value)" start="0" />
        <Enum name="DATA" description="Write&#xa;buffers contain data." start="1" />
      </BitField>
      <BitField name="SA" description="Self-refresh acknowledge. This bit indicates the operating mode of the EMC." start="2" size="1">
        <Enum name="NORMAL" description="Normal mode" start="0" />
        <Enum name="SELFREFRESH" description="Self-refresh mode (POR reset value)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="3" size="29" />
    </Register>
    <Register name="CONFIG" description="Configures operation of the memory controller" start="+0x008" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="EM" description="Endian mode. On power-on reset, the value of the endian bit is 0. All data must be flushed in the EMC before switching between little-endian and big-endian modes." start="0" size="1">
        <Enum name="LITTLEENDIAN" description="Little-endian&#xa;mode (POR reset value)." start="0" />
        <Enum name="BIGENDIAN" description="Big-endian&#xa;mode." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="1" size="7" />
      <BitField name="CLKR" description="CCLK: CLKOUT ratio. This bit must contain 0 for proper operation of the EMC." start="8" size="1">
        <Enum name="PORRESET" description="1:1(POR reset value)" start="0" />
        <Enum name="DONOTUSE" description="1:2 (this option is not available on the LPC178x/177x)" start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="9" size="23" />
    </Register>
    <Register name="DYNAMICCONTROL" description="Controls dynamic memory operation." start="+0x020" access="Read/Write" reset_value="0x006" reset_mask="0xFFFFFFFF">
      <BitField name="CE" description="Dynamic memory clock enable." start="0" size="1">
        <Enum name="POWERSAVE" description="Clock enable of idle devices are deasserted to save power (POR reset value)." start="0" />
        <Enum name="HIGH" description="All clock enables are driven HIGH continuously.[1]" start="1" />
      </BitField>
      <BitField name="CS" description="Dynamic memory clock control. When clock control is LOW the output clock CLKOUT is stopped when there are no SDRAM transactions. The clock is also stopped during self-refresh mode." start="1" size="1">
        <Enum name="STOP" description="CLKOUT stops when all SDRAMs are idle and during self-refresh mode." start="0" />
        <Enum name="RUN" description="CLKOUT runs continuously (POR reset value)." start="1" />
      </BitField>
      <BitField name="SR" description="Self-refresh request, EMCSREFREQ. By writing 1 to this bit self-refresh can be entered under software control. Writing 0 to this bit returns the EMC to normal mode. The self-refresh acknowledge bit in the Status register must be polled to discover the current operating mode of the EMC.[2]" start="2" size="1">
        <Enum name="NORMAL_MODE_" description="Normal mode." start="0" />
        <Enum name="ENTER_SELF_REFRESH_M" description="Enter self-refresh mode (POR reset value)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="3" size="2" />
      <BitField name="MMC" description="Memory clock control." start="5" size="1">
        <Enum name="CLKOUT_ENABLED_POR_" description="CLKOUT enabled (POR reset value)." start="0" />
        <Enum name="CLKOUT_DISABLED" description="CLKOUT disabled.[3]" start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="6" size="1" />
      <BitField name="I" description="SDRAM initialization." start="7" size="2">
        <Enum name="NORMAL" description="Issue SDRAM NORMAL operation command (POR reset value)." start="0x0" />
        <Enum name="MODE" description="Issue SDRAM MODE command." start="0x1" />
        <Enum name="PALL" description="Issue SDRAM PALL (precharge all) command." start="0x2" />
        <Enum name="NOP" description="Issue SDRAM NOP (no operation) command)" start="0x3" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="9" size="5" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="14" size="18" />
    </Register>
    <Register name="DYNAMICREFRESH" description="Configures dynamic memory refresh." start="+0x024" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="REFRESH" description="Refresh timer. Indicates the multiple of 16 CCLKs between SDRAM refresh cycles. 0x0 = Refresh disabled (POR reset value). 0x1 - 0x7FF = n x16 = 16n CCLKs between SDRAM refresh cycles. For example: 0x1 = 1 x 16 = 16 CCLKs between SDRAM refresh cycles. 0x8 = 8 x 16 = 128 CCLKs between SDRAM refresh cycles" start="0" size="11" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="11" size="21" />
    </Register>
    <Register name="DYNAMICREADCONFIG" description="Configures dynamic memory read strategy." start="+0x028" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="RD" description="Read data strategy" start="0" size="2">
        <Enum name="CLOCK_OUT_DELAYED_ST" description="Clock out delayed strategy, using CLKOUT (command not delayed, clock out delayed). POR reset value." start="0x0" />
        <Enum name="COMMAND_DELAYED_STRA" description="Command delayed strategy, using EMCCLKDELAY (command delayed, clock out not delayed)." start="0x1" />
        <Enum name="COMMAND_DELAYED_STRA" description="Command delayed strategy plus one clock cycle, using EMCCLKDELAY (command delayed, clock out not delayed)." start="0x2" />
        <Enum name="COMMAND_DELAYED_STRA" description="Command delayed strategy plus two clock cycles, using EMCCLKDELAY (command delayed, clock out not delayed)." start="0x3" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="2" size="30" />
    </Register>
    <Register name="DYNAMICRP" description="Precharge command period." start="+0x030" access="Read/Write" reset_value="0x0F" reset_mask="0xFFFFFFFF">
      <BitField name="TRP" description="Precharge command period. 0x0 - 0xE = n + 1 clock cycles. The delay is in CCLK cycles. 0xF = 16 clock cycles (POR reset value)." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="DYNAMICRAS" description="Active to precharge command period." start="+0x034" access="Read/Write" reset_value="0xF" reset_mask="0xFFFFFFFF">
      <BitField name="TRAS" description="Active to precharge command period. 0x0 - 0xE = n + 1 clock cycles. The delay is in CCLK cycles. 0xF = 16 clock cycles (POR reset value)." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="DYNAMICSREX" description="Self-refresh exit time." start="+0x038" access="Read/Write" reset_value="0xF" reset_mask="0xFFFFFFFF">
      <BitField name="TSREX" description="Self-refresh exit time. 0x0 - 0xE = n + 1 clock cycles. The delay is in CCLK cycles. 0xF = 16 clock cycles (POR reset value)." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="DYNAMICAPR" description="Last-data-out to active command time." start="+0x03C" access="Read/Write" reset_value="0xF" reset_mask="0xFFFFFFFF">
      <BitField name="TAPR" description="Last-data-out to active command time. 0x0 - 0xE = n + 1 clock cycles. The delay is in CCLK cycles. 0xF = 16 clock cycles (POR reset value)." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="DYNAMICDAL" description="Data-in to active command time." start="+0x040" access="Read/Write" reset_value="0xF" reset_mask="0xFFFFFFFF">
      <BitField name="TDAL" description="Data-in to active command. 0x0 - 0xE = n clock cycles. The delay is in CCLK cycles. 0xF = 15 clock cycles (POR reset value)." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="DYNAMICWR" description="Write recovery time." start="+0x044" access="Read/Write" reset_value="0xF" reset_mask="0xFFFFFFFF">
      <BitField name="TWR" description="Write recovery time. 0x0 - 0xE = n + 1 clock cycles. The delay is in CCLK cycles. 0xF = 16 clock cycles (POR reset value)." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="DYNAMICRC" description="Selects the active to active command period." start="+0x048" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="TRC" description="Active to active command period. 0x0 - 0x1E = n + 1 clock cycles. The delay is in CCLK cycles. 0x1F = 32 clock cycles (POR reset value)." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="DYNAMICRFC" description="Selects the auto-refresh period." start="+0x04C" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="TRFC" description="Auto-refresh period and auto-refresh to active command period. 0x0 - 0x1E = n + 1 clock cycles. The delay is in CCLK cycles. 0x1F = 32 clock cycles (POR reset value)." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="DYNAMICXSR" description="Time for exit self-refresh to active command." start="+0x050" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="TXSR" description="Exit self-refresh to active command time. 0x0 - 0x1E = n + 1 clock cycles. The delay is in CCLK cycles. 0x1F = 32 clock cycles (POR reset value)." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="DYNAMICRRD" description="Latency for active bank A to active bank B." start="+0x054" access="Read/Write" reset_value="0xF" reset_mask="0xFFFFFFFF">
      <BitField name="TRRD" description="Active bank A to active bank B latency 0x0 - 0xE = n + 1 clock cycles. The delay is in CCLK cycles. 0xF = 16 clock cycles (POR reset value)." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="DYNAMICMRD" description="Time for load mode register to active command." start="+0x058" access="Read/Write" reset_value="0xF" reset_mask="0xFFFFFFFF">
      <BitField name="TMRD" description="Load mode register to active command time. 0x0 - 0xE = n + 1 clock cycles. The delay is in CCLK cycles. 0xF = 16 clock cycles (POR reset value)." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="STATICEXTENDEDWAIT" description="Time for long static memory read and write transfers." start="+0x080" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="EXTENDEDWAIT" description="Extended wait time out. 16 clock cycles (POR reset value). The delay is in CCLK cycles. 0x0 = 16 clock cycles. 0x1 - 0x3FF = (n+1) x16 clock cycles." start="0" size="10" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="10" size="22" />
    </Register>
    <Register name="DYNAMICCONFIG0" description="Configuration information for EMC_DYCS0." start="+0x100+0" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="3" />
      <BitField name="MD" description="Memory device." start="3" size="2">
        <Enum name="SDRAM_POR_RESET_VAL" description="SDRAM (POR reset value)." start="0x0" />
        <Enum name="LOW_POWER_SDRAM_" description="Low-power SDRAM." start="0x1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="2" />
      <BitField name="AM0" description="See Table 133. 000000 = reset value.[1]" start="7" size="6" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="13" size="1" />
      <BitField name="AM1" description="See  Table 133. 0 = reset value." start="14" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="15" size="4" />
      <BitField name="B" description="Buffer enable." start="19" size="1">
        <Enum name="BUFFER_DISABLED_FOR_" description="Buffer disabled for accesses to this chip select (POR reset value)." start="0" />
        <Enum name="BUFFER_ENABLED_FOR_A" description="Buffer enabled for accesses to this chip select.[2]" start="1" />
      </BitField>
      <BitField name="P" description="Write protect." start="20" size="1">
        <Enum name="WRITES_NOT_PROTECTED" description="Writes not protected (POR reset value)." start="0" />
        <Enum name="WRITES_PROTECTED_" description="Writes protected." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="21" size="11" />
    </Register>
    <Register name="DYNAMICCONFIG1" description="Configuration information for EMC_DYCS0." start="+0x100+32" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="3" />
      <BitField name="MD" description="Memory device." start="3" size="2">
        <Enum name="SDRAM_POR_RESET_VAL" description="SDRAM (POR reset value)." start="0x0" />
        <Enum name="LOW_POWER_SDRAM_" description="Low-power SDRAM." start="0x1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="2" />
      <BitField name="AM0" description="See Table 133. 000000 = reset value.[1]" start="7" size="6" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="13" size="1" />
      <BitField name="AM1" description="See  Table 133. 0 = reset value." start="14" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="15" size="4" />
      <BitField name="B" description="Buffer enable." start="19" size="1">
        <Enum name="BUFFER_DISABLED_FOR_" description="Buffer disabled for accesses to this chip select (POR reset value)." start="0" />
        <Enum name="BUFFER_ENABLED_FOR_A" description="Buffer enabled for accesses to this chip select.[2]" start="1" />
      </BitField>
      <BitField name="P" description="Write protect." start="20" size="1">
        <Enum name="WRITES_NOT_PROTECTED" description="Writes not protected (POR reset value)." start="0" />
        <Enum name="WRITES_PROTECTED_" description="Writes protected." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="21" size="11" />
    </Register>
    <Register name="DYNAMICCONFIG2" description="Configuration information for EMC_DYCS0." start="+0x100+64" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="3" />
      <BitField name="MD" description="Memory device." start="3" size="2">
        <Enum name="SDRAM_POR_RESET_VAL" description="SDRAM (POR reset value)." start="0x0" />
        <Enum name="LOW_POWER_SDRAM_" description="Low-power SDRAM." start="0x1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="2" />
      <BitField name="AM0" description="See Table 133. 000000 = reset value.[1]" start="7" size="6" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="13" size="1" />
      <BitField name="AM1" description="See  Table 133. 0 = reset value." start="14" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="15" size="4" />
      <BitField name="B" description="Buffer enable." start="19" size="1">
        <Enum name="BUFFER_DISABLED_FOR_" description="Buffer disabled for accesses to this chip select (POR reset value)." start="0" />
        <Enum name="BUFFER_ENABLED_FOR_A" description="Buffer enabled for accesses to this chip select.[2]" start="1" />
      </BitField>
      <BitField name="P" description="Write protect." start="20" size="1">
        <Enum name="WRITES_NOT_PROTECTED" description="Writes not protected (POR reset value)." start="0" />
        <Enum name="WRITES_PROTECTED_" description="Writes protected." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="21" size="11" />
    </Register>
    <Register name="DYNAMICCONFIG3" description="Configuration information for EMC_DYCS0." start="+0x100+96" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="3" />
      <BitField name="MD" description="Memory device." start="3" size="2">
        <Enum name="SDRAM_POR_RESET_VAL" description="SDRAM (POR reset value)." start="0x0" />
        <Enum name="LOW_POWER_SDRAM_" description="Low-power SDRAM." start="0x1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="2" />
      <BitField name="AM0" description="See Table 133. 000000 = reset value.[1]" start="7" size="6" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="13" size="1" />
      <BitField name="AM1" description="See  Table 133. 0 = reset value." start="14" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="15" size="4" />
      <BitField name="B" description="Buffer enable." start="19" size="1">
        <Enum name="BUFFER_DISABLED_FOR_" description="Buffer disabled for accesses to this chip select (POR reset value)." start="0" />
        <Enum name="BUFFER_ENABLED_FOR_A" description="Buffer enabled for accesses to this chip select.[2]" start="1" />
      </BitField>
      <BitField name="P" description="Write protect." start="20" size="1">
        <Enum name="WRITES_NOT_PROTECTED" description="Writes not protected (POR reset value)." start="0" />
        <Enum name="WRITES_PROTECTED_" description="Writes protected." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="21" size="11" />
    </Register>
    <Register name="DYNAMICRASCAS0" description="RAS and CAS latencies for EMC_DYCS0." start="+0x104+0" access="Read/Write" reset_value="0x303" reset_mask="0xFFFFFFFF">
      <BitField name="RAS" description="RAS latency (active to read/write delay)." start="0" size="2">
        <Enum name="ONE_CCLK_CYCLE_" description="One CCLK cycle." start="0x1" />
        <Enum name="TWO_CCLK_CYCLES_" description="Two CCLK cycles." start="0x2" />
        <Enum name="THREE_CCLK_CYCLES_P" description="Three CCLK cycles (POR reset value)." start="0x3" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="2" size="6" />
      <BitField name="CAS" description="CAS latency." start="8" size="2">
        <Enum name="ONE_CCLK_CYCLE_" description="One CCLK cycle." start="0x1" />
        <Enum name="TWO_CCLK_CYCLES_" description="Two CCLK cycles." start="0x2" />
        <Enum name="THREE_CCLK_CYCLES_P" description="Three CCLK cycles (POR reset value)." start="0x3" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="10" size="22" />
    </Register>
    <Register name="DYNAMICRASCAS1" description="RAS and CAS latencies for EMC_DYCS0." start="+0x104+32" access="Read/Write" reset_value="0x303" reset_mask="0xFFFFFFFF">
      <BitField name="RAS" description="RAS latency (active to read/write delay)." start="0" size="2">
        <Enum name="ONE_CCLK_CYCLE_" description="One CCLK cycle." start="0x1" />
        <Enum name="TWO_CCLK_CYCLES_" description="Two CCLK cycles." start="0x2" />
        <Enum name="THREE_CCLK_CYCLES_P" description="Three CCLK cycles (POR reset value)." start="0x3" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="2" size="6" />
      <BitField name="CAS" description="CAS latency." start="8" size="2">
        <Enum name="ONE_CCLK_CYCLE_" description="One CCLK cycle." start="0x1" />
        <Enum name="TWO_CCLK_CYCLES_" description="Two CCLK cycles." start="0x2" />
        <Enum name="THREE_CCLK_CYCLES_P" description="Three CCLK cycles (POR reset value)." start="0x3" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="10" size="22" />
    </Register>
    <Register name="DYNAMICRASCAS2" description="RAS and CAS latencies for EMC_DYCS0." start="+0x104+64" access="Read/Write" reset_value="0x303" reset_mask="0xFFFFFFFF">
      <BitField name="RAS" description="RAS latency (active to read/write delay)." start="0" size="2">
        <Enum name="ONE_CCLK_CYCLE_" description="One CCLK cycle." start="0x1" />
        <Enum name="TWO_CCLK_CYCLES_" description="Two CCLK cycles." start="0x2" />
        <Enum name="THREE_CCLK_CYCLES_P" description="Three CCLK cycles (POR reset value)." start="0x3" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="2" size="6" />
      <BitField name="CAS" description="CAS latency." start="8" size="2">
        <Enum name="ONE_CCLK_CYCLE_" description="One CCLK cycle." start="0x1" />
        <Enum name="TWO_CCLK_CYCLES_" description="Two CCLK cycles." start="0x2" />
        <Enum name="THREE_CCLK_CYCLES_P" description="Three CCLK cycles (POR reset value)." start="0x3" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="10" size="22" />
    </Register>
    <Register name="DYNAMICRASCAS3" description="RAS and CAS latencies for EMC_DYCS0." start="+0x104+96" access="Read/Write" reset_value="0x303" reset_mask="0xFFFFFFFF">
      <BitField name="RAS" description="RAS latency (active to read/write delay)." start="0" size="2">
        <Enum name="ONE_CCLK_CYCLE_" description="One CCLK cycle." start="0x1" />
        <Enum name="TWO_CCLK_CYCLES_" description="Two CCLK cycles." start="0x2" />
        <Enum name="THREE_CCLK_CYCLES_P" description="Three CCLK cycles (POR reset value)." start="0x3" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="2" size="6" />
      <BitField name="CAS" description="CAS latency." start="8" size="2">
        <Enum name="ONE_CCLK_CYCLE_" description="One CCLK cycle." start="0x1" />
        <Enum name="TWO_CCLK_CYCLES_" description="Two CCLK cycles." start="0x2" />
        <Enum name="THREE_CCLK_CYCLES_P" description="Three CCLK cycles (POR reset value)." start="0x3" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="10" size="22" />
    </Register>
    <Register name="STATICCONFIG0" description="Configuration for EMC_CS0." start="+0x200+0" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="MW" description="Memory width." start="0" size="2">
        <Enum name="8_BIT_POR_RESET_VAL" description="8 bit (POR reset value)." start="0x0" />
        <Enum name="16_BIT_" description="16 bit." start="0x1" />
        <Enum name="32_BIT_" description="32 bit." start="0x2" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="2" size="1" />
      <BitField name="PM" description="Page mode. In page mode the EMC can burst up to four external accesses. Therefore devices with asynchronous page mode burst four or higher devices are supported. Asynchronous page mode burst two devices are not supported and must be accessed normally." start="3" size="1">
        <Enum name="DISABLED_POR_RESET_" description="Disabled (POR reset value)." start="0" />
        <Enum name="ASYNCHRONOUS_PAGE_MO" description="Asynchronous page mode enabled (page length four)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="2" />
      <BitField name="PC" description="Chip select polarity. The value of the chip select polarity on power-on reset is 0." start="6" size="1">
        <Enum name="ACTIVE_LOW_CHIP_SELE" description="Active LOW chip select." start="0" />
        <Enum name="ACTIVE_HIGH_CHIP_SEL" description="Active HIGH chip select." start="1" />
      </BitField>
      <BitField name="PB" description="Byte lane state. The byte lane state bit, PB, enables different types of memory to be connected. For byte-wide static memories the BLS3:0 signal from the EMC is usually connected to WE (write enable). In this case for reads all the BLS3:0 bits must be HIGH. This means that the byte lane state (PB) bit must be LOW. 16 bit wide static memory devices usually have the BLS3:0 signals connected to the UBn and LBn (upper byte and lower byte) signals in the static memory. In this case a write to a particular byte must assert the appropriate UBn or LBn signal LOW. For reads, all the UB and LB signals must be asserted LOW so that the bus is driven. In this case the byte lane state (PB) bit must be HIGH." start="7" size="1">
        <Enum name="BLSHIGH" description="For reads all the bits in BLS3:0 are HIGH. For writes the respective active bits in BLS3:0 are LOW (POR reset value)." start="0" />
        <Enum name="BLSLOW" description="For reads the respective active bits in BLS3:0 are LOW. For writes the respective active bits in BLS3:0 are LOW." start="1" />
      </BitField>
      <BitField name="EW" description="Extended wait (EW) uses the EMCStaticExtendedWait register to time both the read and write transfers rather than the EMCStaticWaitRd and EMCStaticWaitWr registers. This enables much longer transactions. [1]" start="8" size="1">
        <Enum name="EXTENDED_WAIT_DISABL" description="Extended wait disabled (POR reset value)." start="0" />
        <Enum name="EXTENDED_WAIT_ENABLE" description="Extended wait enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="9" size="10" />
      <BitField name="B" description="Buffer enable [2]" start="19" size="1">
        <Enum name="BUFFER_DISABLED_POR" description="Buffer disabled (POR reset value)." start="0" />
        <Enum name="BUFFER_ENABLED_" description="Buffer enabled." start="1" />
      </BitField>
      <BitField name="P" description="Write protect" start="20" size="1">
        <Enum name="WRITES_NOT_PROTECTED" description="Writes not protected (POR reset value)." start="0" />
        <Enum name="WRITE_PROTECTED_" description="Write protected." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="21" size="11" />
    </Register>
    <Register name="STATICCONFIG1" description="Configuration for EMC_CS0." start="+0x200+32" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="MW" description="Memory width." start="0" size="2">
        <Enum name="8_BIT_POR_RESET_VAL" description="8 bit (POR reset value)." start="0x0" />
        <Enum name="16_BIT_" description="16 bit." start="0x1" />
        <Enum name="32_BIT_" description="32 bit." start="0x2" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="2" size="1" />
      <BitField name="PM" description="Page mode. In page mode the EMC can burst up to four external accesses. Therefore devices with asynchronous page mode burst four or higher devices are supported. Asynchronous page mode burst two devices are not supported and must be accessed normally." start="3" size="1">
        <Enum name="DISABLED_POR_RESET_" description="Disabled (POR reset value)." start="0" />
        <Enum name="ASYNCHRONOUS_PAGE_MO" description="Asynchronous page mode enabled (page length four)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="2" />
      <BitField name="PC" description="Chip select polarity. The value of the chip select polarity on power-on reset is 0." start="6" size="1">
        <Enum name="ACTIVE_LOW_CHIP_SELE" description="Active LOW chip select." start="0" />
        <Enum name="ACTIVE_HIGH_CHIP_SEL" description="Active HIGH chip select." start="1" />
      </BitField>
      <BitField name="PB" description="Byte lane state. The byte lane state bit, PB, enables different types of memory to be connected. For byte-wide static memories the BLS3:0 signal from the EMC is usually connected to WE (write enable). In this case for reads all the BLS3:0 bits must be HIGH. This means that the byte lane state (PB) bit must be LOW. 16 bit wide static memory devices usually have the BLS3:0 signals connected to the UBn and LBn (upper byte and lower byte) signals in the static memory. In this case a write to a particular byte must assert the appropriate UBn or LBn signal LOW. For reads, all the UB and LB signals must be asserted LOW so that the bus is driven. In this case the byte lane state (PB) bit must be HIGH." start="7" size="1">
        <Enum name="BLSHIGH" description="For reads all the bits in BLS3:0 are HIGH. For writes the respective active bits in BLS3:0 are LOW (POR reset value)." start="0" />
        <Enum name="BLSLOW" description="For reads the respective active bits in BLS3:0 are LOW. For writes the respective active bits in BLS3:0 are LOW." start="1" />
      </BitField>
      <BitField name="EW" description="Extended wait (EW) uses the EMCStaticExtendedWait register to time both the read and write transfers rather than the EMCStaticWaitRd and EMCStaticWaitWr registers. This enables much longer transactions. [1]" start="8" size="1">
        <Enum name="EXTENDED_WAIT_DISABL" description="Extended wait disabled (POR reset value)." start="0" />
        <Enum name="EXTENDED_WAIT_ENABLE" description="Extended wait enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="9" size="10" />
      <BitField name="B" description="Buffer enable [2]" start="19" size="1">
        <Enum name="BUFFER_DISABLED_POR" description="Buffer disabled (POR reset value)." start="0" />
        <Enum name="BUFFER_ENABLED_" description="Buffer enabled." start="1" />
      </BitField>
      <BitField name="P" description="Write protect" start="20" size="1">
        <Enum name="WRITES_NOT_PROTECTED" description="Writes not protected (POR reset value)." start="0" />
        <Enum name="WRITE_PROTECTED_" description="Write protected." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="21" size="11" />
    </Register>
    <Register name="STATICCONFIG2" description="Configuration for EMC_CS0." start="+0x200+64" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="MW" description="Memory width." start="0" size="2">
        <Enum name="8_BIT_POR_RESET_VAL" description="8 bit (POR reset value)." start="0x0" />
        <Enum name="16_BIT_" description="16 bit." start="0x1" />
        <Enum name="32_BIT_" description="32 bit." start="0x2" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="2" size="1" />
      <BitField name="PM" description="Page mode. In page mode the EMC can burst up to four external accesses. Therefore devices with asynchronous page mode burst four or higher devices are supported. Asynchronous page mode burst two devices are not supported and must be accessed normally." start="3" size="1">
        <Enum name="DISABLED_POR_RESET_" description="Disabled (POR reset value)." start="0" />
        <Enum name="ASYNCHRONOUS_PAGE_MO" description="Asynchronous page mode enabled (page length four)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="2" />
      <BitField name="PC" description="Chip select polarity. The value of the chip select polarity on power-on reset is 0." start="6" size="1">
        <Enum name="ACTIVE_LOW_CHIP_SELE" description="Active LOW chip select." start="0" />
        <Enum name="ACTIVE_HIGH_CHIP_SEL" description="Active HIGH chip select." start="1" />
      </BitField>
      <BitField name="PB" description="Byte lane state. The byte lane state bit, PB, enables different types of memory to be connected. For byte-wide static memories the BLS3:0 signal from the EMC is usually connected to WE (write enable). In this case for reads all the BLS3:0 bits must be HIGH. This means that the byte lane state (PB) bit must be LOW. 16 bit wide static memory devices usually have the BLS3:0 signals connected to the UBn and LBn (upper byte and lower byte) signals in the static memory. In this case a write to a particular byte must assert the appropriate UBn or LBn signal LOW. For reads, all the UB and LB signals must be asserted LOW so that the bus is driven. In this case the byte lane state (PB) bit must be HIGH." start="7" size="1">
        <Enum name="BLSHIGH" description="For reads all the bits in BLS3:0 are HIGH. For writes the respective active bits in BLS3:0 are LOW (POR reset value)." start="0" />
        <Enum name="BLSLOW" description="For reads the respective active bits in BLS3:0 are LOW. For writes the respective active bits in BLS3:0 are LOW." start="1" />
      </BitField>
      <BitField name="EW" description="Extended wait (EW) uses the EMCStaticExtendedWait register to time both the read and write transfers rather than the EMCStaticWaitRd and EMCStaticWaitWr registers. This enables much longer transactions. [1]" start="8" size="1">
        <Enum name="EXTENDED_WAIT_DISABL" description="Extended wait disabled (POR reset value)." start="0" />
        <Enum name="EXTENDED_WAIT_ENABLE" description="Extended wait enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="9" size="10" />
      <BitField name="B" description="Buffer enable [2]" start="19" size="1">
        <Enum name="BUFFER_DISABLED_POR" description="Buffer disabled (POR reset value)." start="0" />
        <Enum name="BUFFER_ENABLED_" description="Buffer enabled." start="1" />
      </BitField>
      <BitField name="P" description="Write protect" start="20" size="1">
        <Enum name="WRITES_NOT_PROTECTED" description="Writes not protected (POR reset value)." start="0" />
        <Enum name="WRITE_PROTECTED_" description="Write protected." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="21" size="11" />
    </Register>
    <Register name="STATICCONFIG3" description="Configuration for EMC_CS0." start="+0x200+96" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="MW" description="Memory width." start="0" size="2">
        <Enum name="8_BIT_POR_RESET_VAL" description="8 bit (POR reset value)." start="0x0" />
        <Enum name="16_BIT_" description="16 bit." start="0x1" />
        <Enum name="32_BIT_" description="32 bit." start="0x2" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="2" size="1" />
      <BitField name="PM" description="Page mode. In page mode the EMC can burst up to four external accesses. Therefore devices with asynchronous page mode burst four or higher devices are supported. Asynchronous page mode burst two devices are not supported and must be accessed normally." start="3" size="1">
        <Enum name="DISABLED_POR_RESET_" description="Disabled (POR reset value)." start="0" />
        <Enum name="ASYNCHRONOUS_PAGE_MO" description="Asynchronous page mode enabled (page length four)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="2" />
      <BitField name="PC" description="Chip select polarity. The value of the chip select polarity on power-on reset is 0." start="6" size="1">
        <Enum name="ACTIVE_LOW_CHIP_SELE" description="Active LOW chip select." start="0" />
        <Enum name="ACTIVE_HIGH_CHIP_SEL" description="Active HIGH chip select." start="1" />
      </BitField>
      <BitField name="PB" description="Byte lane state. The byte lane state bit, PB, enables different types of memory to be connected. For byte-wide static memories the BLS3:0 signal from the EMC is usually connected to WE (write enable). In this case for reads all the BLS3:0 bits must be HIGH. This means that the byte lane state (PB) bit must be LOW. 16 bit wide static memory devices usually have the BLS3:0 signals connected to the UBn and LBn (upper byte and lower byte) signals in the static memory. In this case a write to a particular byte must assert the appropriate UBn or LBn signal LOW. For reads, all the UB and LB signals must be asserted LOW so that the bus is driven. In this case the byte lane state (PB) bit must be HIGH." start="7" size="1">
        <Enum name="BLSHIGH" description="For reads all the bits in BLS3:0 are HIGH. For writes the respective active bits in BLS3:0 are LOW (POR reset value)." start="0" />
        <Enum name="BLSLOW" description="For reads the respective active bits in BLS3:0 are LOW. For writes the respective active bits in BLS3:0 are LOW." start="1" />
      </BitField>
      <BitField name="EW" description="Extended wait (EW) uses the EMCStaticExtendedWait register to time both the read and write transfers rather than the EMCStaticWaitRd and EMCStaticWaitWr registers. This enables much longer transactions. [1]" start="8" size="1">
        <Enum name="EXTENDED_WAIT_DISABL" description="Extended wait disabled (POR reset value)." start="0" />
        <Enum name="EXTENDED_WAIT_ENABLE" description="Extended wait enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="9" size="10" />
      <BitField name="B" description="Buffer enable [2]" start="19" size="1">
        <Enum name="BUFFER_DISABLED_POR" description="Buffer disabled (POR reset value)." start="0" />
        <Enum name="BUFFER_ENABLED_" description="Buffer enabled." start="1" />
      </BitField>
      <BitField name="P" description="Write protect" start="20" size="1">
        <Enum name="WRITES_NOT_PROTECTED" description="Writes not protected (POR reset value)." start="0" />
        <Enum name="WRITE_PROTECTED_" description="Write protected." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="21" size="11" />
    </Register>
    <Register name="STATICWAITWEN0" description="Delay from EMC_CS0 to write enable." start="+0x204+0" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="WAITWEN" description="Wait write enable. Delay from chip select assertion to write enable. 0x0 = One CCLK cycle delay between assertion of chip select and write enable (POR reset value). 0x1 - 0xF = (n + 1) CCLK cycle delay. The delay is (WAITWEN +1) x tCCLK." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="STATICWAITWEN1" description="Delay from EMC_CS0 to write enable." start="+0x204+32" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="WAITWEN" description="Wait write enable. Delay from chip select assertion to write enable. 0x0 = One CCLK cycle delay between assertion of chip select and write enable (POR reset value). 0x1 - 0xF = (n + 1) CCLK cycle delay. The delay is (WAITWEN +1) x tCCLK." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="STATICWAITWEN2" description="Delay from EMC_CS0 to write enable." start="+0x204+64" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="WAITWEN" description="Wait write enable. Delay from chip select assertion to write enable. 0x0 = One CCLK cycle delay between assertion of chip select and write enable (POR reset value). 0x1 - 0xF = (n + 1) CCLK cycle delay. The delay is (WAITWEN +1) x tCCLK." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="STATICWAITWEN3" description="Delay from EMC_CS0 to write enable." start="+0x204+96" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="WAITWEN" description="Wait write enable. Delay from chip select assertion to write enable. 0x0 = One CCLK cycle delay between assertion of chip select and write enable (POR reset value). 0x1 - 0xF = (n + 1) CCLK cycle delay. The delay is (WAITWEN +1) x tCCLK." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="STATICWAITOEN0" description="Delay from EMC_CS0 or address change, whichever is later, to output enable." start="+0x208+0" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="WAITOEN" description="Wait output enable. Delay from chip select assertion to output enable. 0x0 = No delay (POR reset value). 0x1 - 0xF = n cycle delay. The delay is WAITOEN x tCCLK." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="STATICWAITOEN1" description="Delay from EMC_CS0 or address change, whichever is later, to output enable." start="+0x208+32" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="WAITOEN" description="Wait output enable. Delay from chip select assertion to output enable. 0x0 = No delay (POR reset value). 0x1 - 0xF = n cycle delay. The delay is WAITOEN x tCCLK." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="STATICWAITOEN2" description="Delay from EMC_CS0 or address change, whichever is later, to output enable." start="+0x208+64" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="WAITOEN" description="Wait output enable. Delay from chip select assertion to output enable. 0x0 = No delay (POR reset value). 0x1 - 0xF = n cycle delay. The delay is WAITOEN x tCCLK." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="STATICWAITOEN3" description="Delay from EMC_CS0 or address change, whichever is later, to output enable." start="+0x208+96" access="Read/Write" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField name="WAITOEN" description="Wait output enable. Delay from chip select assertion to output enable. 0x0 = No delay (POR reset value). 0x1 - 0xF = n cycle delay. The delay is WAITOEN x tCCLK." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="STATICWAITRD0" description="Delay from EMC_CS0 to a read access." start="+0x20C+0" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="WAITRD" description="Non-page mode read wait states or asynchronous page mode read first access wait state. Non-page mode read or asynchronous page mode read, first read only: 0x0 - 0x1E = (n + 1) CCLK cycles for read accesses. For non-sequential reads, the wait state time is (WAITRD + 1) x tCCLK. 0x1F = 32 CCLK cycles for read accesses (POR reset value)." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="STATICWAITRD1" description="Delay from EMC_CS0 to a read access." start="+0x20C+32" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="WAITRD" description="Non-page mode read wait states or asynchronous page mode read first access wait state. Non-page mode read or asynchronous page mode read, first read only: 0x0 - 0x1E = (n + 1) CCLK cycles for read accesses. For non-sequential reads, the wait state time is (WAITRD + 1) x tCCLK. 0x1F = 32 CCLK cycles for read accesses (POR reset value)." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="STATICWAITRD2" description="Delay from EMC_CS0 to a read access." start="+0x20C+64" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="WAITRD" description="Non-page mode read wait states or asynchronous page mode read first access wait state. Non-page mode read or asynchronous page mode read, first read only: 0x0 - 0x1E = (n + 1) CCLK cycles for read accesses. For non-sequential reads, the wait state time is (WAITRD + 1) x tCCLK. 0x1F = 32 CCLK cycles for read accesses (POR reset value)." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="STATICWAITRD3" description="Delay from EMC_CS0 to a read access." start="+0x20C+96" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="WAITRD" description="Non-page mode read wait states or asynchronous page mode read first access wait state. Non-page mode read or asynchronous page mode read, first read only: 0x0 - 0x1E = (n + 1) CCLK cycles for read accesses. For non-sequential reads, the wait state time is (WAITRD + 1) x tCCLK. 0x1F = 32 CCLK cycles for read accesses (POR reset value)." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="STATICWAITPAGE0" description="Delay for asynchronous page mode sequential accesses for EMC_CS0." start="+0x210+0" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="WAITPAGE" description="Asynchronous page mode read after the first read wait states. Number of wait states for asynchronous page mode read accesses after the first read: 0x0 - 0x1E = (n+ 1) CCLK cycle read access time. For asynchronous page mode read for sequential reads, the wait state time for page mode accesses after the first read is (WAITPAGE + 1) x tCCLK. 0x1F = 32 CCLK cycle read access time (POR reset value)." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="STATICWAITPAGE1" description="Delay for asynchronous page mode sequential accesses for EMC_CS0." start="+0x210+32" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="WAITPAGE" description="Asynchronous page mode read after the first read wait states. Number of wait states for asynchronous page mode read accesses after the first read: 0x0 - 0x1E = (n+ 1) CCLK cycle read access time. For asynchronous page mode read for sequential reads, the wait state time for page mode accesses after the first read is (WAITPAGE + 1) x tCCLK. 0x1F = 32 CCLK cycle read access time (POR reset value)." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="STATICWAITPAGE2" description="Delay for asynchronous page mode sequential accesses for EMC_CS0." start="+0x210+64" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="WAITPAGE" description="Asynchronous page mode read after the first read wait states. Number of wait states for asynchronous page mode read accesses after the first read: 0x0 - 0x1E = (n+ 1) CCLK cycle read access time. For asynchronous page mode read for sequential reads, the wait state time for page mode accesses after the first read is (WAITPAGE + 1) x tCCLK. 0x1F = 32 CCLK cycle read access time (POR reset value)." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="STATICWAITPAGE3" description="Delay for asynchronous page mode sequential accesses for EMC_CS0." start="+0x210+96" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="WAITPAGE" description="Asynchronous page mode read after the first read wait states. Number of wait states for asynchronous page mode read accesses after the first read: 0x0 - 0x1E = (n+ 1) CCLK cycle read access time. For asynchronous page mode read for sequential reads, the wait state time for page mode accesses after the first read is (WAITPAGE + 1) x tCCLK. 0x1F = 32 CCLK cycle read access time (POR reset value)." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="STATICWAITWR0" description="Delay from EMC_CS0 to a write access." start="+0x214+0" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="WAITWR" description="Write wait states. SRAM wait state time for write accesses after the first read: 0x0 - 0x1E = (n + 2) CCLK cycle write access time. The wait state time for write accesses after the first read is WAITWR (n + 2) x tCCLK. 0x1F = 33 CCLK cycle write access time (POR reset value)." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="STATICWAITWR1" description="Delay from EMC_CS0 to a write access." start="+0x214+32" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="WAITWR" description="Write wait states. SRAM wait state time for write accesses after the first read: 0x0 - 0x1E = (n + 2) CCLK cycle write access time. The wait state time for write accesses after the first read is WAITWR (n + 2) x tCCLK. 0x1F = 33 CCLK cycle write access time (POR reset value)." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="STATICWAITWR2" description="Delay from EMC_CS0 to a write access." start="+0x214+64" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="WAITWR" description="Write wait states. SRAM wait state time for write accesses after the first read: 0x0 - 0x1E = (n + 2) CCLK cycle write access time. The wait state time for write accesses after the first read is WAITWR (n + 2) x tCCLK. 0x1F = 33 CCLK cycle write access time (POR reset value)." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="STATICWAITWR3" description="Delay from EMC_CS0 to a write access." start="+0x214+96" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField name="WAITWR" description="Write wait states. SRAM wait state time for write accesses after the first read: 0x0 - 0x1E = (n + 2) CCLK cycle write access time. The wait state time for write accesses after the first read is WAITWR (n + 2) x tCCLK. 0x1F = 33 CCLK cycle write access time (POR reset value)." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="STATICWAITTURN0" description="Number of bus turnaround cycles EMC_CS0." start="+0x218+0" access="Read/Write" reset_value="0xF" reset_mask="0xFFFFFFFF">
      <BitField name="WAITTURN" description="Bus turn-around cycles. 0x0 - 0xE = (n + 1) CCLK turn-around cycles. Bus turn-around time is (WAITTURN + 1) x tCCLK. 0xF = 16 CCLK turn-around cycles (POR reset value)." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="STATICWAITTURN1" description="Number of bus turnaround cycles EMC_CS0." start="+0x218+32" access="Read/Write" reset_value="0xF" reset_mask="0xFFFFFFFF">
      <BitField name="WAITTURN" description="Bus turn-around cycles. 0x0 - 0xE = (n + 1) CCLK turn-around cycles. Bus turn-around time is (WAITTURN + 1) x tCCLK. 0xF = 16 CCLK turn-around cycles (POR reset value)." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="STATICWAITTURN2" description="Number of bus turnaround cycles EMC_CS0." start="+0x218+64" access="Read/Write" reset_value="0xF" reset_mask="0xFFFFFFFF">
      <BitField name="WAITTURN" description="Bus turn-around cycles. 0x0 - 0xE = (n + 1) CCLK turn-around cycles. Bus turn-around time is (WAITTURN + 1) x tCCLK. 0xF = 16 CCLK turn-around cycles (POR reset value)." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="STATICWAITTURN3" description="Number of bus turnaround cycles EMC_CS0." start="+0x218+96" access="Read/Write" reset_value="0xF" reset_mask="0xFFFFFFFF">
      <BitField name="WAITTURN" description="Bus turn-around cycles. 0x0 - 0xE = (n + 1) CCLK turn-around cycles. Bus turn-around time is (WAITTURN + 1) x tCCLK. 0xF = 16 CCLK turn-around cycles (POR reset value)." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="WWDT" description="Windowed Watchdog Timer (WWDT) " start="0x40000000">
    <Register name="MOD" description="Watchdog mode register. This register determines the basic mode and status of the Watchdog Timer." start="+0x000" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="WDEN" description="Watchdog enable bit. This bit is Set Only. See Table 652." start="0" size="1">
        <Enum name="STOP" description="The watchdog timer is stopped." start="0" />
        <Enum name="RUN" description="The watchdog timer is running." start="1" />
      </BitField>
      <BitField name="WDRESET" description="Watchdog reset enable bit. This bit is Set Only. See Table 652." start="1" size="1">
        <Enum name="NORESET" description="A watchdog timeout will not cause a chip reset." start="0" />
        <Enum name="RESET" description="A watchdog timeout will cause a chip reset." start="1" />
      </BitField>
      <BitField name="WDTOF" description="Watchdog time-out flag. Set when the watchdog timer times out, by a feed error, or by events associated with WDPROTECT, cleared by software. Causes a chip reset if WDRESET = 1. See Section  WDTOF." start="2" size="1" />
      <BitField name="WDINT" description="Watchdog interrupt flag. Set when the timer reaches the value in WDWARNINT. Cleared by software. See Section  WDINT." start="3" size="1" />
      <BitField name="WDPROTECT" description="Watchdog update mode. This bit is Set Only. See Section  WDPROTECT." start="4" size="1">
        <Enum name="CHANGE" description="The watchdog reload value (WDTC) can be changed at any time." start="0" />
        <Enum name="CHANGE_W_CNT" description="The watchdog reload value (WDTC) can be changed only after the counter is below the value of WDWARNINT and WDWINDOW. Note: this mode is intended for use only when WDRESET =1." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="3" />
    </Register>
    <Register name="TC" description="Watchdog timer constant register. The value in this register determines the time-out value." start="+0x004" access="Read/Write" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField name="Count" description="Watchdog time-out interval." start="0" size="24" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="24" size="8" />
    </Register>
    <Register name="FEED" description="Watchdog feed sequence register. Writing 0xAA followed by 0x55 to this register reloads the Watchdog timer with the value contained in WDTC." start="+0x008" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="Feed" description="Feed value should be 0xAA followed by 0x55." start="0" size="8" />
    </Register>
    <Register name="TV" description="Watchdog timer value register. This register reads out the current value of the Watchdog timer." start="+0x00C" access="ReadOnly" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField name="Count" description="Counter timer value." start="0" size="24" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="24" size="8" />
    </Register>
    <Register name="WARNINT" description="Watchdog Warning Interrupt compare value." start="+0x014" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="WARNINT" description="Watchdog warning interrupt compare value." start="0" size="10" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="22" />
    </Register>
    <Register name="WINDOW" description="Watchdog Window compare value." start="+0x018" access="Read/Write" reset_value="0xFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="WINDOW" description="Watchdog window value." start="0" size="24" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="24" size="8" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIMER0" description="Timer0/1/2/3  " start="0x40004000">
    <Register name="IR" description="Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending." start="+0x000" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MR0INT" description="Interrupt flag for match channel 0." start="0" size="1" />
      <BitField name="MR1INT" description="Interrupt flag for match channel 1." start="1" size="1" />
      <BitField name="MR2INT" description="Interrupt flag for match channel 2." start="2" size="1" />
      <BitField name="MR3INT" description="Interrupt flag for match channel 3." start="3" size="1" />
      <BitField name="CR0INT" description="Interrupt flag for capture channel 0 event." start="4" size="1" />
      <BitField name="CR1INT" description="Interrupt flag for capture channel 1 event." start="5" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="26" />
    </Register>
    <Register name="TCR" description="Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CEN" description="When one, the Timer Counter and Prescale Counter are enabled for counting. When zero, the counters are disabled." start="0" size="1" />
      <BitField name="CRST" description="When one, the Timer Counter and the Prescale Counter are synchronously reset on the next positive edge of PCLK. The counters remain reset until TCR[1] is returned to zero." start="1" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="2" size="30" />
    </Register>
    <Register name="TC" description="Timer Counter. The 32 bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR." start="+0x008" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TC" description="Timer counter value." start="0" size="32" />
    </Register>
    <Register name="PR" description="Prescale Register. When the Prescale Counter (PC) is equal to this value, the next clock increments the TC and clears the PC." start="+0x00C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PM" description="Prescale counter maximum value." start="0" size="32" />
    </Register>
    <Register name="PC" description="Prescale Counter. The 32 bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface." start="+0x010" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PC" description="Prescale counter value." start="0" size="32" />
    </Register>
    <Register name="MCR" description="Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs." start="+0x014" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MR0I" description="Interrupt on MR0" start="0" size="1">
        <Enum name="INTERRUPT_IS_GENERAT" description="Interrupt is generated when MR0 matches the value in the TC." start="1" />
        <Enum name="INTERRUPT_IS_DISABLE" description="Interrupt is disabled" start="0" />
      </BitField>
      <BitField name="MR0R" description="Reset on MR0" start="1" size="1">
        <Enum name="TC_WILL_BE_RESET_IF_" description="TC will be reset if MR0 matches it." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR0S" description="Stop on MR0" start="2" size="1">
        <Enum name="TC_AND_PC_WILL_BE_ST" description="TC and PC will be stopped and TCR[0] will be set to 0 if MR0 matches the TC." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR1I" description="Interrupt on MR1" start="3" size="1">
        <Enum name="INTERRUPT_IS_GENERAT" description="Interrupt is generated when MR1 matches the value in the TC." start="1" />
        <Enum name="INTERRUPT_IS_DISABLE" description="Interrupt is disabled." start="0" />
      </BitField>
      <BitField name="MR1R" description="Reset on MR1" start="4" size="1">
        <Enum name="TC_WILL_BE_RESET_IF_" description="TC will be reset if MR1 matches it." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR1S" description="Stop on MR1" start="5" size="1">
        <Enum name="TC_AND_PC_WILL_BE_ST" description="TC and PC will be stopped and TCR[0] will be set to 0 if MR1 matches the TC." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR2I" description="Interrupt on MR2" start="6" size="1">
        <Enum name="INTERRUPT_IS_GENERAT" description="Interrupt is generated when MR2 matches the value in the TC." start="1" />
        <Enum name="INTERRUPT_IS_DISABLE" description="Interrupt is disabled" start="0" />
      </BitField>
      <BitField name="MR2R" description="Reset on MR2" start="7" size="1">
        <Enum name="TC_WILL_BE_RESET_IF_" description="TC will be reset if MR2 matches it." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR2S" description="Stop on MR2." start="8" size="1">
        <Enum name="TC_AND_PC_WILL_BE_ST" description="TC and PC will be stopped and TCR[0] will be set to 0 if MR2 matches the TC" start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR3I" description="Interrupt on MR3" start="9" size="1">
        <Enum name="INTERRUPT_IS_GENERAT" description="Interrupt is generated when MR3 matches the value in the TC." start="1" />
        <Enum name="THIS_INTERRUPT_IS_DI" description="This interrupt is disabled" start="0" />
      </BitField>
      <BitField name="MR3R" description="Reset on MR3" start="10" size="1">
        <Enum name="TC_WILL_BE_RESET_IF_" description="TC will be reset if MR3 matches it." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR3S" description="Stop on MR3" start="11" size="1">
        <Enum name="TC_AND_PC_WILL_BE_ST" description="TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="12" size="20" />
    </Register>
    <Register name="MR[0]" description="Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC." start="+0x018+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR[1]" description="Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC." start="+0x018+4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR[2]" description="Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC." start="+0x018+8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR[3]" description="Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC." start="+0x018+12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="CCR" description="Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place." start="+0x028" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CAP0RE" description="Capture on CAPn.0 rising edge" start="0" size="1">
        <Enum name="ENABLE" description="A sequence of 0 then 1 on CAPn.0 will cause CR0 to be loaded with the contents of TC." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="CAP0FE" description="Capture on CAPn.0 falling edge" start="1" size="1">
        <Enum name="ENABLE" description="A sequence of 1 then 0 on CAPn.0 will cause CR0 to be loaded with the contents of TC." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="CAP0I" description="Interrupt on CAPn.0 event" start="2" size="1">
        <Enum name="ENABLE" description="A CR0 load due to a CAPn.0 event will generate an interrupt." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="CAP1RE" description="Capture on CAPn.1 rising edge" start="3" size="1">
        <Enum name="ENABLE" description="A sequence of 0 then 1 on CAPn.1 will cause CR1 to be loaded with the contents of TC." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="CAP1FE" description="Capture on CAPn.1 falling edge" start="4" size="1">
        <Enum name="ENABLE" description="A sequence of 1 then 0 on CAPn.1 will cause CR1 to be loaded with the contents of TC." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="CAP1I" description="Interrupt on CAPn.1 event" start="5" size="1">
        <Enum name="ENABLE" description="A CR1 load due to a CAPn.1 event will generate an interrupt." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="26" />
    </Register>
    <Register name="CR[0]" description="Capture Register 0. CR0 is loaded with the value of TC when there is an event on the CAPn.0 input." start="+0x02C+0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CAP" description="Timer counter capture value." start="0" size="32" />
    </Register>
    <Register name="CR[1]" description="Capture Register 0. CR0 is loaded with the value of TC when there is an event on the CAPn.0 input." start="+0x02C+4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CAP" description="Timer counter capture value." start="0" size="32" />
    </Register>
    <Register name="EMR" description="External Match Register. The EMR controls the external match pins." start="+0x03C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EM0" description="External Match 0. When a match occurs between the TC and MR0, this bit can either toggle, go low, go high, or do nothing, depending on bits 5:4 of this register. This bit can be driven onto a MATn.0 pin, in a positive-logic manner (0 = low, 1 = high)." start="0" size="1" />
      <BitField name="EM1" description="External Match 1. When a match occurs between the TC and MR1, this bit can either toggle, go low, go high, or do nothing, depending on bits 7:6 of this register. This bit can be driven onto a MATn.1 pin, in a positive-logic manner (0 = low, 1 = high)." start="1" size="1" />
      <BitField name="EM2" description="External Match 2. When a match occurs between the TC and MR2, this bit can either toggle, go low, go high, or do nothing, depending on bits 9:8 of this register. This bit can be driven onto a MATn.0 pin, in a positive-logic manner (0 = low, 1 = high)." start="2" size="1" />
      <BitField name="EM3" description="External Match 3. When a match occurs between the TC and MR3, this bit can either toggle, go low, go high, or do nothing, depending on bits 11:10 of this register. This bit can be driven onto a MATn.0 pin, in a positive-logic manner (0 = low, 1 = high)." start="3" size="1" />
      <BitField name="EMC0" description="External Match Control 0. Determines the functionality of External Match 0." start="4" size="2">
        <Enum name="DO_NOTHING_" description="Do Nothing." start="0x0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding External Match bit/output to 0 (MATn.m pin is LOW if pinned out)." start="0x1" />
        <Enum name="SET_THE_CORRESPONDIN" description="Set the corresponding External Match bit/output to 1 (MATn.m pin is HIGH if pinned out)." start="0x2" />
        <Enum name="TOGGLE_THE_CORRESPON" description="Toggle the corresponding External Match bit/output." start="0x3" />
      </BitField>
      <BitField name="EMC1" description="External Match Control 1. Determines the functionality of External Match 1." start="6" size="2">
        <Enum name="DO_NOTHING_" description="Do Nothing." start="0x0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding External Match bit/output to 0 (MATn.m pin is LOW if pinned out)." start="0x1" />
        <Enum name="SET_THE_CORRESPONDIN" description="Set the corresponding External Match bit/output to 1 (MATn.m pin is HIGH if pinned out)." start="0x2" />
        <Enum name="TOGGLE_THE_CORRESPON" description="Toggle the corresponding External Match bit/output." start="0x3" />
      </BitField>
      <BitField name="EMC2" description="External Match Control 2. Determines the functionality of External Match 2." start="8" size="2">
        <Enum name="DO_NOTHING_" description="Do Nothing." start="0x0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding External Match bit/output to 0 (MATn.m pin is LOW if pinned out)." start="0x1" />
        <Enum name="SET_THE_CORRESPONDIN" description="Set the corresponding External Match bit/output to 1 (MATn.m pin is HIGH if pinned out)." start="0x2" />
        <Enum name="TOGGLE_THE_CORRESPON" description="Toggle the corresponding External Match bit/output." start="0x3" />
      </BitField>
      <BitField name="EMC3" description="External Match Control 3. Determines the functionality of External Match 3." start="10" size="2">
        <Enum name="DO_NOTHING_" description="Do Nothing." start="0x0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding External Match bit/output to 0 (MATn.m pin is LOW if pinned out)." start="0x1" />
        <Enum name="SET_THE_CORRESPONDIN" description="Set the corresponding External Match bit/output to 1 (MATn.m pin is HIGH if pinned out)." start="0x2" />
        <Enum name="TOGGLE_THE_CORRESPON" description="Toggle the corresponding External Match bit/output." start="0x3" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="12" size="20" />
    </Register>
    <Register name="CTCR" description="Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting." start="+0x070" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CTMODE" description="Counter/Timer Mode This field selects which rising PCLK edges can increment Timer's Prescale Counter (PC), or clear PC and increment Timer Counter (TC). Timer Mode: the TC is incremented when the Prescale Counter matches the Prescale Register." start="0" size="2">
        <Enum name="TIMER_MODE_EVERY_RI" description="Timer Mode: every rising PCLK edge" start="0x0" />
        <Enum name="RISING" description="Counter Mode: TC is incremented on rising edges on the CAP input selected by bits 3:2." start="0x1" />
        <Enum name="FALLING" description="Counter Mode: TC is incremented on falling edges on the CAP input selected by bits 3:2." start="0x2" />
        <Enum name="DUALEDGE" description="Counter Mode: TC is incremented on both edges on the CAP input selected by bits 3:2." start="0x3" />
      </BitField>
      <BitField name="CINSEL" description="Count Input Select When bits 1:0 in this register are not 00, these bits select which CAP pin is sampled for clocking. Note: If Counter mode is selected for a particular CAPn input in the TnCTCR, the 3 bits for that input in the Capture Control Register (TnCCR) must be programmed as 000. However, capture and/or interrupt can be selected for the other 3 CAPn inputs in the same timer." start="2" size="2">
        <Enum name="CAPN_0_FOR_TIMERN" description="CAPn.0 for TIMERn" start="0x0" />
        <Enum name="CAPN_1_FOR_TIMERN" description="CAPn.1 for TIMERn" start="0x1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="28" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIMER1" description="Timer0/1/2/3  " start="0x40008000">
    <Register name="IR" description="Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending." start="+0x000" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MR0INT" description="Interrupt flag for match channel 0." start="0" size="1" />
      <BitField name="MR1INT" description="Interrupt flag for match channel 1." start="1" size="1" />
      <BitField name="MR2INT" description="Interrupt flag for match channel 2." start="2" size="1" />
      <BitField name="MR3INT" description="Interrupt flag for match channel 3." start="3" size="1" />
      <BitField name="CR0INT" description="Interrupt flag for capture channel 0 event." start="4" size="1" />
      <BitField name="CR1INT" description="Interrupt flag for capture channel 1 event." start="5" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="26" />
    </Register>
    <Register name="TCR" description="Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CEN" description="When one, the Timer Counter and Prescale Counter are enabled for counting. When zero, the counters are disabled." start="0" size="1" />
      <BitField name="CRST" description="When one, the Timer Counter and the Prescale Counter are synchronously reset on the next positive edge of PCLK. The counters remain reset until TCR[1] is returned to zero." start="1" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="2" size="30" />
    </Register>
    <Register name="TC" description="Timer Counter. The 32 bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR." start="+0x008" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TC" description="Timer counter value." start="0" size="32" />
    </Register>
    <Register name="PR" description="Prescale Register. When the Prescale Counter (PC) is equal to this value, the next clock increments the TC and clears the PC." start="+0x00C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PM" description="Prescale counter maximum value." start="0" size="32" />
    </Register>
    <Register name="PC" description="Prescale Counter. The 32 bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface." start="+0x010" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PC" description="Prescale counter value." start="0" size="32" />
    </Register>
    <Register name="MCR" description="Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs." start="+0x014" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MR0I" description="Interrupt on MR0" start="0" size="1">
        <Enum name="INTERRUPT_IS_GENERAT" description="Interrupt is generated when MR0 matches the value in the TC." start="1" />
        <Enum name="INTERRUPT_IS_DISABLE" description="Interrupt is disabled" start="0" />
      </BitField>
      <BitField name="MR0R" description="Reset on MR0" start="1" size="1">
        <Enum name="TC_WILL_BE_RESET_IF_" description="TC will be reset if MR0 matches it." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR0S" description="Stop on MR0" start="2" size="1">
        <Enum name="TC_AND_PC_WILL_BE_ST" description="TC and PC will be stopped and TCR[0] will be set to 0 if MR0 matches the TC." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR1I" description="Interrupt on MR1" start="3" size="1">
        <Enum name="INTERRUPT_IS_GENERAT" description="Interrupt is generated when MR1 matches the value in the TC." start="1" />
        <Enum name="INTERRUPT_IS_DISABLE" description="Interrupt is disabled." start="0" />
      </BitField>
      <BitField name="MR1R" description="Reset on MR1" start="4" size="1">
        <Enum name="TC_WILL_BE_RESET_IF_" description="TC will be reset if MR1 matches it." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR1S" description="Stop on MR1" start="5" size="1">
        <Enum name="TC_AND_PC_WILL_BE_ST" description="TC and PC will be stopped and TCR[0] will be set to 0 if MR1 matches the TC." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR2I" description="Interrupt on MR2" start="6" size="1">
        <Enum name="INTERRUPT_IS_GENERAT" description="Interrupt is generated when MR2 matches the value in the TC." start="1" />
        <Enum name="INTERRUPT_IS_DISABLE" description="Interrupt is disabled" start="0" />
      </BitField>
      <BitField name="MR2R" description="Reset on MR2" start="7" size="1">
        <Enum name="TC_WILL_BE_RESET_IF_" description="TC will be reset if MR2 matches it." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR2S" description="Stop on MR2." start="8" size="1">
        <Enum name="TC_AND_PC_WILL_BE_ST" description="TC and PC will be stopped and TCR[0] will be set to 0 if MR2 matches the TC" start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR3I" description="Interrupt on MR3" start="9" size="1">
        <Enum name="INTERRUPT_IS_GENERAT" description="Interrupt is generated when MR3 matches the value in the TC." start="1" />
        <Enum name="THIS_INTERRUPT_IS_DI" description="This interrupt is disabled" start="0" />
      </BitField>
      <BitField name="MR3R" description="Reset on MR3" start="10" size="1">
        <Enum name="TC_WILL_BE_RESET_IF_" description="TC will be reset if MR3 matches it." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR3S" description="Stop on MR3" start="11" size="1">
        <Enum name="TC_AND_PC_WILL_BE_ST" description="TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="12" size="20" />
    </Register>
    <Register name="MR[0]" description="Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC." start="+0x018+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR[1]" description="Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC." start="+0x018+4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR[2]" description="Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC." start="+0x018+8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR[3]" description="Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC." start="+0x018+12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="CCR" description="Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place." start="+0x028" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CAP0RE" description="Capture on CAPn.0 rising edge" start="0" size="1">
        <Enum name="ENABLE" description="A sequence of 0 then 1 on CAPn.0 will cause CR0 to be loaded with the contents of TC." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="CAP0FE" description="Capture on CAPn.0 falling edge" start="1" size="1">
        <Enum name="ENABLE" description="A sequence of 1 then 0 on CAPn.0 will cause CR0 to be loaded with the contents of TC." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="CAP0I" description="Interrupt on CAPn.0 event" start="2" size="1">
        <Enum name="ENABLE" description="A CR0 load due to a CAPn.0 event will generate an interrupt." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="CAP1RE" description="Capture on CAPn.1 rising edge" start="3" size="1">
        <Enum name="ENABLE" description="A sequence of 0 then 1 on CAPn.1 will cause CR1 to be loaded with the contents of TC." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="CAP1FE" description="Capture on CAPn.1 falling edge" start="4" size="1">
        <Enum name="ENABLE" description="A sequence of 1 then 0 on CAPn.1 will cause CR1 to be loaded with the contents of TC." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="CAP1I" description="Interrupt on CAPn.1 event" start="5" size="1">
        <Enum name="ENABLE" description="A CR1 load due to a CAPn.1 event will generate an interrupt." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="26" />
    </Register>
    <Register name="CR[0]" description="Capture Register 0. CR0 is loaded with the value of TC when there is an event on the CAPn.0 input." start="+0x02C+0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CAP" description="Timer counter capture value." start="0" size="32" />
    </Register>
    <Register name="CR[1]" description="Capture Register 0. CR0 is loaded with the value of TC when there is an event on the CAPn.0 input." start="+0x02C+4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CAP" description="Timer counter capture value." start="0" size="32" />
    </Register>
    <Register name="EMR" description="External Match Register. The EMR controls the external match pins." start="+0x03C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EM0" description="External Match 0. When a match occurs between the TC and MR0, this bit can either toggle, go low, go high, or do nothing, depending on bits 5:4 of this register. This bit can be driven onto a MATn.0 pin, in a positive-logic manner (0 = low, 1 = high)." start="0" size="1" />
      <BitField name="EM1" description="External Match 1. When a match occurs between the TC and MR1, this bit can either toggle, go low, go high, or do nothing, depending on bits 7:6 of this register. This bit can be driven onto a MATn.1 pin, in a positive-logic manner (0 = low, 1 = high)." start="1" size="1" />
      <BitField name="EM2" description="External Match 2. When a match occurs between the TC and MR2, this bit can either toggle, go low, go high, or do nothing, depending on bits 9:8 of this register. This bit can be driven onto a MATn.0 pin, in a positive-logic manner (0 = low, 1 = high)." start="2" size="1" />
      <BitField name="EM3" description="External Match 3. When a match occurs between the TC and MR3, this bit can either toggle, go low, go high, or do nothing, depending on bits 11:10 of this register. This bit can be driven onto a MATn.0 pin, in a positive-logic manner (0 = low, 1 = high)." start="3" size="1" />
      <BitField name="EMC0" description="External Match Control 0. Determines the functionality of External Match 0." start="4" size="2">
        <Enum name="DO_NOTHING_" description="Do Nothing." start="0x0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding External Match bit/output to 0 (MATn.m pin is LOW if pinned out)." start="0x1" />
        <Enum name="SET_THE_CORRESPONDIN" description="Set the corresponding External Match bit/output to 1 (MATn.m pin is HIGH if pinned out)." start="0x2" />
        <Enum name="TOGGLE_THE_CORRESPON" description="Toggle the corresponding External Match bit/output." start="0x3" />
      </BitField>
      <BitField name="EMC1" description="External Match Control 1. Determines the functionality of External Match 1." start="6" size="2">
        <Enum name="DO_NOTHING_" description="Do Nothing." start="0x0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding External Match bit/output to 0 (MATn.m pin is LOW if pinned out)." start="0x1" />
        <Enum name="SET_THE_CORRESPONDIN" description="Set the corresponding External Match bit/output to 1 (MATn.m pin is HIGH if pinned out)." start="0x2" />
        <Enum name="TOGGLE_THE_CORRESPON" description="Toggle the corresponding External Match bit/output." start="0x3" />
      </BitField>
      <BitField name="EMC2" description="External Match Control 2. Determines the functionality of External Match 2." start="8" size="2">
        <Enum name="DO_NOTHING_" description="Do Nothing." start="0x0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding External Match bit/output to 0 (MATn.m pin is LOW if pinned out)." start="0x1" />
        <Enum name="SET_THE_CORRESPONDIN" description="Set the corresponding External Match bit/output to 1 (MATn.m pin is HIGH if pinned out)." start="0x2" />
        <Enum name="TOGGLE_THE_CORRESPON" description="Toggle the corresponding External Match bit/output." start="0x3" />
      </BitField>
      <BitField name="EMC3" description="External Match Control 3. Determines the functionality of External Match 3." start="10" size="2">
        <Enum name="DO_NOTHING_" description="Do Nothing." start="0x0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding External Match bit/output to 0 (MATn.m pin is LOW if pinned out)." start="0x1" />
        <Enum name="SET_THE_CORRESPONDIN" description="Set the corresponding External Match bit/output to 1 (MATn.m pin is HIGH if pinned out)." start="0x2" />
        <Enum name="TOGGLE_THE_CORRESPON" description="Toggle the corresponding External Match bit/output." start="0x3" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="12" size="20" />
    </Register>
    <Register name="CTCR" description="Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting." start="+0x070" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CTMODE" description="Counter/Timer Mode This field selects which rising PCLK edges can increment Timer's Prescale Counter (PC), or clear PC and increment Timer Counter (TC). Timer Mode: the TC is incremented when the Prescale Counter matches the Prescale Register." start="0" size="2">
        <Enum name="TIMER_MODE_EVERY_RI" description="Timer Mode: every rising PCLK edge" start="0x0" />
        <Enum name="RISING" description="Counter Mode: TC is incremented on rising edges on the CAP input selected by bits 3:2." start="0x1" />
        <Enum name="FALLING" description="Counter Mode: TC is incremented on falling edges on the CAP input selected by bits 3:2." start="0x2" />
        <Enum name="DUALEDGE" description="Counter Mode: TC is incremented on both edges on the CAP input selected by bits 3:2." start="0x3" />
      </BitField>
      <BitField name="CINSEL" description="Count Input Select When bits 1:0 in this register are not 00, these bits select which CAP pin is sampled for clocking. Note: If Counter mode is selected for a particular CAPn input in the TnCTCR, the 3 bits for that input in the Capture Control Register (TnCCR) must be programmed as 000. However, capture and/or interrupt can be selected for the other 3 CAPn inputs in the same timer." start="2" size="2">
        <Enum name="CAPN_0_FOR_TIMERN" description="CAPn.0 for TIMERn" start="0x0" />
        <Enum name="CAPN_1_FOR_TIMERN" description="CAPn.1 for TIMERn" start="0x1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="28" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART0" description="UART0/2/3  " start="0x4000C000">
    <Register name="RBR" description="Receiver Buffer Register. Contains the next received character to be read (DLAB =0)." start="+0x000" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RBR" description="The UARTn Receiver Buffer Register contains the oldest received byte in the UARTn Rx FIFO." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved, the value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="THR" description="Transmit Holding Regiter. The next character to be transmitted is written here (DLAB =0)." start="+0x000" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="THR" description="Writing to the UARTn Transmit Holding Register causes the data to be stored in the UARTn transmit FIFO. The byte will be sent when it reaches the bottom of the FIFO and the transmitter is available." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="DLL" description="Divisor Latch LSB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (DLAB =1)." start="+0x000" access="Read/Write" reset_value="0x01" reset_mask="0xFFFFFFFF">
      <BitField name="DLLSB" description="The UARTn Divisor Latch LSB Register, along with the UnDLM register, determines the baud rate of the UARTn." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="DLM" description="Divisor Latch MSB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (DLAB =1)." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLMSB" description="The UARTn Divisor Latch MSB Register, along with the U0DLL register, determines the baud rate of the UARTn." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="IER" description="Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential UART interrupts (DLAB =0)." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RBRIE" description="RBR Interrupt Enable. Enables the Receive Data Available interrupt for UARTn. It also controls the Character Receive Time-out interrupt." start="0" size="1">
        <Enum name="DISABLE_THE_RDA_INTE" description="Disable the RDA interrupts." start="0" />
        <Enum name="ENABLE_THE_RDA_INTER" description="Enable the RDA interrupts." start="1" />
      </BitField>
      <BitField name="THREIE" description="THRE Interrupt Enable. Enables the THRE interrupt for UARTn. The status of this can be read from UnLSR[5]." start="1" size="1">
        <Enum name="DISABLE_THE_THRE_INT" description="Disable the THRE interrupts." start="0" />
        <Enum name="ENABLE_THE_THRE_INTE" description="Enable the THRE interrupts." start="1" />
      </BitField>
      <BitField name="RXIE" description="RX Line Status Interrupt Enable. Enables the UARTn RX line status interrupts. The status of this interrupt can be read from UnLSR[4:1]." start="2" size="1">
        <Enum name="DISABLE_THE_RX_LINE_" description="Disable the RX line status interrupts." start="0" />
        <Enum name="ENABLE_THE_RX_LINE_S" description="Enable the RX line status interrupts." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="3" size="5" />
      <BitField name="ABEOINTEN" description="Enables the end of auto-baud interrupt." start="8" size="1">
        <Enum name="DISABLE_END_OF_AUTO_" description="Disable end of auto-baud Interrupt." start="0" />
        <Enum name="ENABLE_END_OF_AUTO_B" description="Enable end of auto-baud Interrupt." start="1" />
      </BitField>
      <BitField name="ABTOINTEN" description="Enables the auto-baud time-out interrupt." start="9" size="1">
        <Enum name="DISABLE_AUTO_BAUD_TI" description="Disable auto-baud time-out Interrupt." start="0" />
        <Enum name="ENABLE_AUTO_BAUD_TIM" description="Enable auto-baud time-out Interrupt." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="22" />
    </Register>
    <Register name="IIR" description="Interrupt ID Register. Identifies which interrupt(s) are pending." start="+0x008" access="ReadOnly" reset_value="0x01" reset_mask="0xFFFFFFFF">
      <BitField name="INTSTATUS" description="Interrupt status. Note that UnIIR[0] is active low. The pending interrupt can be determined by evaluating UnIIR[3:1]." start="0" size="1">
        <Enum name="AT_LEAST_ONE_INTERRU" description="At least one interrupt is pending." start="0" />
        <Enum name="NO_INTERRUPT_IS_PEND" description="No interrupt is pending." start="1" />
      </BitField>
      <BitField name="INTID" description="Interrupt identification. UnIER[3:1] identifies an interrupt corresponding to the UARTn Rx or TX FIFO. All other combinations of UnIER[3:1] not listed below are reserved (000,100,101,111)." start="1" size="3">
        <Enum name="1_RECEIVE_LINE_S" description="1   - Receive Line Status (RLS)." start="0x3" />
        <Enum name="2A__RECEIVE_DATA_AV" description="2a - Receive Data Available (RDA)." start="0x2" />
        <Enum name="2B__CHARACTER_TIME_" description="2b - Character Time-out Indicator (CTI)." start="0x6" />
        <Enum name="3_THRE_INTERRUPT" description="3   - THRE Interrupt" start="0x1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="2" />
      <BitField name="FIFOENABLE" description="Copies of UnFCR[0]." start="6" size="2" />
      <BitField name="ABEOINT" description="End of auto-baud interrupt. True if auto-baud has finished successfully and interrupt is enabled." start="8" size="1" />
      <BitField name="ABTOINT" description="Auto-baud time-out interrupt. True if auto-baud has timed out and interrupt is enabled." start="9" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="22" />
    </Register>
    <Register name="FCR" description="FIFO Control Register. Controls UART FIFO usage and modes." start="+0x008" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FIFOEN" description="FIFO Enable." start="0" size="1">
        <Enum name="UARTN_FIFOS_ARE_DISA" description="UARTn FIFOs are disabled. Must not be used in the application." start="0" />
        <Enum name="ACTIVE_HIGH_ENABLE_F" description="Active high enable for both UARTn Rx and TX FIFOs and UnFCR[7:1] access. This bit must be set for proper UART operation. Any transition on this bit will automatically clear the related UART FIFOs." start="1" />
      </BitField>
      <BitField name="RXFIFORES" description="RX FIFO Reset." start="1" size="1">
        <Enum name="NO_IMPACT_ON_EITHER_" description="No impact on either of UARTn FIFOs." start="0" />
        <Enum name="WRITING_A_LOGIC_1_TO" description="Writing a logic 1 to UnFCR[1] will clear all bytes in UARTn Rx FIFO, reset the pointer logic. This bit is self-clearing." start="1" />
      </BitField>
      <BitField name="TXFIFORES" description="TX FIFO Reset." start="2" size="1">
        <Enum name="NO_IMPACT_ON_EITHER_" description="No impact on either of UARTn FIFOs." start="0" />
        <Enum name="WRITING_A_LOGIC_1_TO" description="Writing a logic 1 to UnFCR[2] will clear all bytes in UARTn TX FIFO, reset the pointer logic. This bit is self-clearing." start="1" />
      </BitField>
      <BitField name="DMAMODE" description="DMA Mode Select. When the FIFO enable (bit 0 of this register) is set, this bit selects the DMA mode. See Section 18.6.6.1." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="2" />
      <BitField name="RXTRIGLVL" description="RX Trigger Level. These two bits determine how many receiver UARTn FIFO characters must be written before an interrupt or DMA request is activated." start="6" size="2">
        <Enum name="TRIGGER_LEVEL_0_1_C" description="Trigger level 0 (1 character or 0x01)." start="0x0" />
        <Enum name="TRIGGER_LEVEL_1_4_C" description="Trigger level 1 (4 characters or 0x04)." start="0x1" />
        <Enum name="TRIGGER_LEVEL_2_8_C" description="Trigger level 2 (8 characters or 0x08)." start="0x2" />
        <Enum name="TRIGGER_LEVEL_3_14_" description="Trigger level 3 (14 characters or 0x0E)." start="0x3" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="LCR" description="Line Control Register. Contains controls for frame formatting and break generation." start="+0x00C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="WLS" description="Word Length Select." start="0" size="2">
        <Enum name="5_BIT_CHARACTER_LENG" description="5-bit character length" start="0x0" />
        <Enum name="6_BIT_CHARACTER_LENG" description="6-bit character length" start="0x1" />
        <Enum name="7_BIT_CHARACTER_LENG" description="7-bit character length" start="0x2" />
        <Enum name="8_BIT_CHARACTER_LENG" description="8-bit character length" start="0x3" />
      </BitField>
      <BitField name="SBS" description="Stop Bit Select" start="2" size="1">
        <Enum name="1_STOP_BIT_" description="1 stop bit." start="0" />
        <Enum name="2_STOP_BITS_1_5_IF_" description="2 stop bits (1.5 if UnLCR[1:0]=00)." start="1" />
      </BitField>
      <BitField name="PE" description="Parity Enable." start="3" size="1">
        <Enum name="DISABLE_PARITY_GENER" description="Disable parity generation and checking." start="0" />
        <Enum name="ENABLE_PARITY_GENERA" description="Enable parity generation and checking." start="1" />
      </BitField>
      <BitField name="PS" description="Parity Select" start="4" size="2">
        <Enum name="ODD_PARITY_NUMBER_O" description="Odd parity. Number of 1s in the transmitted character and the attached parity bit will be odd." start="0x0" />
        <Enum name="EVEN_PARITY_NUMBER_" description="Even Parity. Number of 1s in the transmitted character and the attached parity bit will be even." start="0x1" />
        <Enum name="FORCED_1_STICK_PARIT" description="Forced 1 stick parity." start="0x2" />
        <Enum name="FORCED_0_STICK_PARIT" description="Forced 0 stick parity." start="0x3" />
      </BitField>
      <BitField name="BC" description="Break Control" start="6" size="1">
        <Enum name="DISABLE_BREAK_TRANSM" description="Disable break transmission." start="0" />
        <Enum name="ENABLE_BREAK_TRANSMI" description="Enable break transmission. Output pin UARTn TXD is forced to logic 0 when UnLCR[6] is active high." start="1" />
      </BitField>
      <BitField name="DLAB" description="Divisor Latch Access Bit" start="7" size="1">
        <Enum name="DISABLE_ACCESS_TO_DI" description="Disable access to Divisor Latches." start="0" />
        <Enum name="ENABLE_ACCESS_TO_DIV" description="Enable access to Divisor Latches." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="LSR" description="Line Status Register. Contains flags for transmit and receive status, including line errors." start="+0x014" access="ReadOnly" reset_value="0x60" reset_mask="0xFFFFFFFF">
      <BitField name="RDR" description="Receiver Data Ready. UnLSR[0] is set when the UnRBR holds an unread character and is cleared when the UARTn RBR FIFO is empty." start="0" size="1">
        <Enum name="EMPTY" description="The UARTn receiver FIFO is empty." start="0" />
        <Enum name="NOTEMPTY" description="The UARTn receiver FIFO is not empty." start="1" />
      </BitField>
      <BitField name="OE" description="Overrun Error. The overrun error condition is set as soon as it occurs. An UnLSR read clears UnLSR[1]. UnLSR[1] is set when UARTn RSR has a new character assembled and the UARTn RBR FIFO is full. In this case, the UARTn RBR FIFO will not be overwritten and the character in the UARTn RSR will be lost." start="1" size="1">
        <Enum name="INACTIVE" description="Overrun error status is inactive." start="0" />
        <Enum name="ACTIVE" description="Overrun error status is active." start="1" />
      </BitField>
      <BitField name="PE" description="Parity Error. When the parity bit of a received character is in the wrong state, a parity error occurs. An UnLSR read clears UnLSR[2]. Time of parity error detection is dependent on UnFCR[0]. Note: A parity error is associated with the character at the top of the UARTn RBR FIFO." start="2" size="1">
        <Enum name="INACTIVE" description="Parity error status is inactive." start="0" />
        <Enum name="ACTIVE" description="Parity error status is active." start="1" />
      </BitField>
      <BitField name="FE" description="Framing Error. When the stop bit of a received character is a logic 0, a framing error occurs. An UnLSR read clears UnLSR[3]. The time of the framing error detection is dependent on UnFCR[0]. Upon detection of a framing error, the Rx will attempt to resynchronize to the data and assume that the bad stop bit is actually an early start bit. However, it cannot be assumed that the next received byte will be correct even if there is no Framing Error. Note: A framing error is associated with the character at the top of the UARTn RBR FIFO." start="3" size="1">
        <Enum name="INACTIVE" description="Framing error status is inactive." start="0" />
        <Enum name="ACTIVE" description="Framing error status is active." start="1" />
      </BitField>
      <BitField name="BI" description="Break Interrupt. When RXDn is held in the spacing state (all zeroes) for one full character transmission (start, data, parity, stop), a break interrupt occurs. Once the break condition has been detected, the receiver goes idle until RXDn goes to marking state (all ones). An UnLSR read clears this status bit. The time of break detection is dependent on UnFCR[0]. Note: The break interrupt is associated with the character at the top of the UARTn RBR FIFO." start="4" size="1">
        <Enum name="INACTIVE" description="Break interrupt status is inactive." start="0" />
        <Enum name="ACTIVE" description="Break interrupt status is active." start="1" />
      </BitField>
      <BitField name="THRE" description="Transmitter Holding Register Empty.  THRE is set immediately upon detection of an empty UARTn THR and is cleared on a UnTHR write." start="5" size="1">
        <Enum name="VALIDDATA" description="UnTHR contains valid data." start="0" />
        <Enum name="EMPTY" description="UnTHR is empty." start="1" />
      </BitField>
      <BitField name="TEMT" description="Transmitter Empty. TEMT is set when both UnTHR and UnTSR are empty; TEMT is cleared when either the UnTSR or the UnTHR contain valid data." start="6" size="1">
        <Enum name="VALIDDATA" description="UnTHR and/or the UnTSR contains valid data." start="0" />
        <Enum name="EMPTY" description="UnTHR and the UnTSR are empty." start="1" />
      </BitField>
      <BitField name="RXFE" description="Error in RX FIFO . UnLSR[7] is set when a character with a Rx error such as framing error, parity error or break interrupt, is loaded into the UnRBR. This bit is cleared when the UnLSR register is read and there are no subsequent errors in the UARTn FIFO." start="7" size="1">
        <Enum name="NOERROR" description="UnRBR contains no UARTn RX errors or UnFCR[0]=0." start="0" />
        <Enum name="ERRORS" description="UARTn RBR contains at least one UARTn RX error." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="SCR" description="Scratch Pad Register. 8-bit temporary storage for software." start="+0x01C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PAD" description="A readable, writable byte." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="ACR" description="Auto-baud Control Register. Contains controls for the auto-baud feature." start="+0x020" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="START" description="Start bit. This bit is automatically cleared after auto-baud completion." start="0" size="1">
        <Enum name="AUTO_BAUD_STOP_AUTO" description="Auto-baud stop (auto-baud is not running)." start="0" />
        <Enum name="AUTO_BAUD_START_AUT" description="Auto-baud start (auto-baud is running). Auto-baud run bit. This bit is automatically cleared after auto-baud completion." start="1" />
      </BitField>
      <BitField name="MODE" description="Auto-baud mode select bit." start="1" size="1">
        <Enum name="MODE_0_" description="Mode 0." start="0" />
        <Enum name="MODE_1_" description="Mode 1." start="1" />
      </BitField>
      <BitField name="AUTORESTART" description="Restart bit." start="2" size="1">
        <Enum name="NO_RESTART_" description="No restart." start="0" />
        <Enum name="RESTART_IN_CASE_OF_T" description="Restart in case of time-out (counter restarts at next UARTn Rx falling edge)" start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="3" size="5" />
      <BitField name="ABEOINTCLR" description="End of auto-baud interrupt clear bit (write-only accessible). Writing a 1 will clear the corresponding interrupt in the UnIIR. Writing a 0 has no impact." start="8" size="1">
        <Enum name="NO_IMPACT_" description="No impact." start="0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding interrupt in the IIR." start="1" />
      </BitField>
      <BitField name="ABTOINTCLR" description="Auto-baud time-out interrupt clear bit (write-only accessible). Writing a 1 will clear the corresponding interrupt in the UnIIR. Writing a 0 has no impact." start="9" size="1">
        <Enum name="NO_IMPACT_" description="No impact." start="0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding interrupt in the IIR." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="22" />
    </Register>
    <Register name="FDR" description="Fractional Divider Register. Generates a clock input for the baud rate divider." start="+0x028" access="Read/Write" reset_value="0x10" reset_mask="0xFFFFFFFF">
      <BitField name="DIVADDVAL" description="Baud-rate generation pre-scaler divisor value. If this field is 0, fractional baud-rate generator will not impact the UARTn baudrate." start="0" size="4" />
      <BitField name="MULVAL" description="Baud-rate pre-scaler multiplier value. This field must be greater or equal 1 for UARTn to operate properly, regardless of whether the fractional baud-rate generator is used or not." start="4" size="4" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="TER" description="Transmit Enable Register. Turns off UART transmitter for use with software flow control." start="+0x030" access="Read/Write" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="7" />
      <BitField name="TXEN" description="When this bit is 1, as it is after a Reset, data written to the THR is output on the TXD pin as soon as any preceding data has been sent. If this bit is cleared to 0 while a character is being sent, the transmission of that character is completed, but no further characters are sent until this bit is set again. In other words, a 0 in this bit blocks the transfer of characters from the THR or TX FIFO into the transmit shift register. Software implementing software-handshaking can clear this bit when it receives an XOFF character (DC3). Software can set this bit again when it receives an XON (DC1) character." start="7" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="RS485CTRL" description="RS-485/EIA-485 Control. Contains controls to configure various aspects of RS-485/EIA-485 modes." start="+0x04C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="NMMEN" description="NMM enable." start="0" size="1">
        <Enum name="DISABLED" description="RS-485/EIA-485 Normal Multidrop Mode (NMM) is disabled." start="0" />
        <Enum name="ENABLED" description="RS-485/EIA-485 Normal Multidrop Mode (NMM) is enabled. In this mode, an address is detected when a received byte has the parity bit = 1, generating a received data interrupt. See Section 18.6.16 RS-485/EIA-485 modes of operation." start="1" />
      </BitField>
      <BitField name="RXDIS" description="Receiver enable." start="1" size="1">
        <Enum name="ENABLED" description="The receiver is enabled." start="0" />
        <Enum name="DISABLED" description="The receiver is disabled." start="1" />
      </BitField>
      <BitField name="AADEN" description="AAD enable." start="2" size="1">
        <Enum name="DISABLED" description="Auto Address Detect (AAD) is disabled." start="0" />
        <Enum name="ENABLED" description="Auto Address Detect (AAD) is enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="3" size="1" />
      <BitField name="DCTRL" description="Direction control enable." start="4" size="1">
        <Enum name="DISABLE_AUTO_DIRECTI" description="Disable Auto Direction Control." start="0" />
        <Enum name="ENABLE_AUTO_DIRECTIO" description="Enable Auto Direction Control." start="1" />
      </BitField>
      <BitField name="OINV" description="Direction control pin polarity. This bit reverses the polarity of the direction control signal on the Un_OE pin." start="5" size="1">
        <Enum name="DIRLOW" description="The direction control pin will be driven to logic 0 when the transmitter has data to be sent. It will be driven to logic 1 after the last bit of data has been transmitted." start="0" />
        <Enum name="DIRHIGH" description="The direction control pin will be driven to logic 1 when the transmitter has data to be sent. It will be driven to logic 0 after the last bit of data has been transmitted." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="26" />
    </Register>
    <Register name="RS485ADRMATCH" description="RS-485/EIA-485 address match. Contains the address match value for RS-485/EIA-485 mode." start="+0x050" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ADRMATCH" description="Contains the address match value." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="RS485DLY" description="RS-485/EIA-485 direction control delay." start="+0x054" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="Contains the direction control (UnOE) delay value. This register works in conjunction with an 8-bit counter." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART1" description="UART1  " start="0x40010000">
    <Register name="RBR" description="DLAB =0 Receiver Buffer Register. Contains the next received character to be read." start="+0x000" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RBR" description="The UART1 Receiver Buffer Register contains the oldest received byte in the UART1 RX FIFO." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved, the value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="THR" description="DLAB =0. Transmit Holding Register. The next character to be transmitted is written here." start="+0x000" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="THR" description="Writing to the UART1 Transmit Holding Register causes the data to be stored in the UART1 transmit FIFO. The byte will be sent when it reaches the bottom of the FIFO and the transmitter is available." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="DLL" description="DLAB =1. Divisor Latch LSB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider." start="+0x000" access="Read/Write" reset_value="0x01" reset_mask="0xFFFFFFFF">
      <BitField name="DLLSB" description="The UART1 Divisor Latch LSB Register, along with the U1DLM register, determines the baud rate of the UART1." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="DLM" description="DLAB =1. Divisor Latch MSB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLMSB" description="The UART1 Divisor Latch MSB Register, along with the U1DLL register, determines the baud rate of the UART1." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="IER" description="DLAB =0. Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential UART1 interrupts." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RBRIE" description="RBR Interrupt Enable. Enables the Receive Data Available interrupt for UART1. It also controls the Character Receive Time-out interrupt." start="0" size="1">
        <Enum name="DISABLE_THE_RDA_INTE" description="Disable the RDA interrupts." start="0" />
        <Enum name="ENABLE_THE_RDA_INTER" description="Enable the RDA interrupts." start="1" />
      </BitField>
      <BitField name="THREIE" description="THRE Interrupt Enable. Enables the THRE interrupt for UART1. The status of this interrupt can be read from LSR[5]." start="1" size="1">
        <Enum name="DISABLE_THE_THRE_INT" description="Disable the THRE interrupts." start="0" />
        <Enum name="ENABLE_THE_THRE_INTE" description="Enable the THRE interrupts." start="1" />
      </BitField>
      <BitField name="RXIE" description="RX Line Interrupt Enable. Enables the UART1 RX line status interrupts. The status of this interrupt can be read from LSR[4:1]." start="2" size="1">
        <Enum name="DISABLE_THE_RX_LINE_" description="Disable the RX line status interrupts." start="0" />
        <Enum name="ENABLE_THE_RX_LINE_S" description="Enable the RX line status interrupts." start="1" />
      </BitField>
      <BitField name="MSIE" description="Modem Status Interrupt Enable. Enables the modem interrupt. The status of this interrupt can be read from MSR[3:0]." start="3" size="1">
        <Enum name="DISABLE_THE_MODEM_IN" description="Disable the modem interrupt." start="0" />
        <Enum name="ENABLE_THE_MODEM_INT" description="Enable the modem interrupt." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="3" />
      <BitField name="CTSIE" description="CTS Interrupt Enable. If auto-cts mode is enabled this bit enables/disables the modem status interrupt generation on a CTS1 signal transition. If auto-cts mode is disabled a CTS1 transition will generate an interrupt if Modem Status Interrupt Enable (IER[3]) is set. In normal operation a CTS1 signal transition will generate a Modem Status Interrupt unless the interrupt has been disabled by clearing the IER[3] bit in the IER register. In auto-cts mode a transition on the CTS1 bit will trigger an interrupt only if both the IER[3] and IER[7] bits are set." start="7" size="1">
        <Enum name="DISABLE_THE_CTS_INTE" description="Disable the CTS interrupt." start="0" />
        <Enum name="ENABLE_THE_CTS_INTER" description="Enable the CTS interrupt." start="1" />
      </BitField>
      <BitField name="ABEOIE" description="Enables the end of auto-baud interrupt." start="8" size="1">
        <Enum name="DISABLE_END_OF_AUTO_" description="Disable end of auto-baud Interrupt." start="0" />
        <Enum name="ENABLE_END_OF_AUTO_B" description="Enable end of auto-baud Interrupt." start="1" />
      </BitField>
      <BitField name="ABTOIE" description="Enables the auto-baud time-out interrupt." start="9" size="1">
        <Enum name="DISABLE_AUTO_BAUD_TI" description="Disable auto-baud time-out Interrupt." start="0" />
        <Enum name="ENABLE_AUTO_BAUD_TIM" description="Enable auto-baud time-out Interrupt." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="10" size="22" />
    </Register>
    <Register name="IIR" description="Interrupt ID Register. Identifies which interrupt(s) are pending." start="+0x008" access="ReadOnly" reset_value="0x01" reset_mask="0xFFFFFFFF">
      <BitField name="INTSTATUS" description="Interrupt status. Note that IIR[0] is active low. The pending interrupt can be determined by evaluating IIR[3:1]." start="0" size="1">
        <Enum name="AT_LEAST_ONE_INTERRU" description="At least one interrupt is pending." start="0" />
        <Enum name="NO_INTERRUPT_IS_PEND" description="No interrupt is pending." start="1" />
      </BitField>
      <BitField name="INTID" description="Interrupt identification. IER[3:1] identifies an interrupt corresponding to the UART1 Rx or TX FIFO. All other combinations of IER[3:1] not listed below are reserved (100,101,111)." start="1" size="3">
        <Enum name="RLS" description="1   - Receive Line Status (RLS)." start="0x3" />
        <Enum name="RDA" description="2a - Receive Data Available (RDA)." start="0x2" />
        <Enum name="CTI" description="2b - Character Time-out Indicator (CTI)." start="0x6" />
        <Enum name="THRE" description="3   - THRE Interrupt." start="0x1" />
        <Enum name="MODEM" description="4   - Modem Interrupt." start="0x0" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="2" />
      <BitField name="FIFOENABLE" description="Copies of FCR[0]." start="6" size="2" />
      <BitField name="ABEOINT" description="End of auto-baud interrupt. True if auto-baud has finished successfully and interrupt is enabled." start="8" size="1" />
      <BitField name="ABTOINT" description="Auto-baud time-out interrupt. True if auto-baud has timed out and interrupt is enabled." start="9" size="1" />
      <BitField name="RESERVED" description="Reserved, the value read from a reserved bit is not defined." start="10" size="22" />
    </Register>
    <Register name="FCR" description="FIFO Control Register. Controls UART1 FIFO usage and modes." start="+0x008" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FIFOEN" description="FIFO enable." start="0" size="1">
        <Enum name="MUST_NOT_BE_USED_IN_" description="Must not be used in the application." start="0" />
        <Enum name="ACTIVE_HIGH_ENABLE_F" description="Active high enable for both UART1 Rx and TX FIFOs and FCR[7:1] access. This bit must be set for proper UART1 operation. Any transition on this bit will automatically clear the UART1 FIFOs." start="1" />
      </BitField>
      <BitField name="RXFIFORES" description="RX FIFO Reset." start="1" size="1">
        <Enum name="NO_IMPACT_ON_EITHER_" description="No impact on either of UART1 FIFOs." start="0" />
        <Enum name="WRITING_A_LOGIC_1_TO" description="Writing a logic 1 to FCR[1] will clear all bytes in UART1 Rx FIFO, reset the pointer logic. This bit is self-clearing." start="1" />
      </BitField>
      <BitField name="TXFIFORES" description="TX FIFO Reset." start="2" size="1">
        <Enum name="NO_IMPACT_ON_EITHER_" description="No impact on either of UART1 FIFOs." start="0" />
        <Enum name="WRITING_A_LOGIC_1_TO" description="Writing a logic 1 to FCR[2] will clear all bytes in UART1 TX FIFO, reset the pointer logic. This bit is self-clearing." start="1" />
      </BitField>
      <BitField name="DMAMODE" description="DMA Mode Select. When the FIFO enable bit (bit 0 of this register) is set, this bit selects the DMA mode. See Section 36.6.6.1." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="2" />
      <BitField name="RXTRIGLVL" description="RX Trigger Level. These two bits determine how many receiver UART1 FIFO characters must be written before an interrupt is activated." start="6" size="2">
        <Enum name="TRIGGER_LEVEL_0_1_C" description="Trigger level 0 (1 character or 0x01)." start="0x0" />
        <Enum name="TRIGGER_LEVEL_1_4_C" description="Trigger level 1 (4 characters or 0x04)." start="0x1" />
        <Enum name="TRIGGER_LEVEL_2_8_C" description="Trigger level 2 (8 characters or 0x08)." start="0x2" />
        <Enum name="TRIGGER_LEVEL_3_14_" description="Trigger level 3 (14 characters or 0x0E)." start="0x3" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits." start="8" size="24" />
    </Register>
    <Register name="LCR" description="Line Control Register. Contains controls for frame formatting and break generation." start="+0x00C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="WLS" description="Word Length Select." start="0" size="2">
        <Enum name="5_BIT_CHARACTER_LENG" description="5-bit character length." start="0x0" />
        <Enum name="6_BIT_CHARACTER_LENG" description="6-bit character length." start="0x1" />
        <Enum name="7_BIT_CHARACTER_LENG" description="7-bit character length." start="0x2" />
        <Enum name="8_BIT_CHARACTER_LENG" description="8-bit character length." start="0x3" />
      </BitField>
      <BitField name="SBS" description="Stop Bit Select." start="2" size="1">
        <Enum name="1_STOP_BIT_" description="1 stop bit." start="0" />
        <Enum name="2_STOP_BITS_1_5_IF_" description="2 stop bits (1.5 if LCR[1:0]=00)." start="1" />
      </BitField>
      <BitField name="PE" description="Parity Enable." start="3" size="1">
        <Enum name="DISABLE_PARITY_GENER" description="Disable parity generation and checking." start="0" />
        <Enum name="ENABLE_PARITY_GENERA" description="Enable parity generation and checking." start="1" />
      </BitField>
      <BitField name="PS" description="Parity Select." start="4" size="2">
        <Enum name="ODD_PARITY_NUMBER_O" description="Odd parity. Number of 1s in the transmitted character and the attached parity bit will be odd." start="0x0" />
        <Enum name="EVEN_PARITY_NUMBER_" description="Even Parity. Number of 1s in the transmitted character and the attached parity bit will be even." start="0x1" />
        <Enum name="FORCED1STICK_PAR" description="Forced 1 stick parity." start="0x2" />
        <Enum name="FORCED0STICK_PAR" description="Forced 0 stick parity." start="0x3" />
      </BitField>
      <BitField name="BC" description="Break Control." start="6" size="1">
        <Enum name="DISABLE_BREAK_TRANSM" description="Disable break transmission." start="0" />
        <Enum name="ENABLE_BREAK_TRANSMI" description="Enable break transmission. Output pin UART1 TXD is forced to logic 0 when LCR[6] is active high." start="1" />
      </BitField>
      <BitField name="DLAB" description="Divisor Latch Access Bit (DLAB)" start="7" size="1">
        <Enum name="DISABLE_ACCESS_TO_DI" description="Disable access to Divisor Latches." start="0" />
        <Enum name="ENABLE_ACCESS_TO_DIV" description="Enable access to Divisor Latches." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="MCR" description="Modem Control Register. Contains controls for flow control handshaking and loopback mode." start="+0x010" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DTRCTRL" description="DTR Control.  Source for modem output pin, DTR. This bit reads as 0 when modem loopback mode is active." start="0" size="1" />
      <BitField name="RTSCTRL" description="RTS Control.  Source for modem output pin RTS. This bit reads as 0 when modem loopback mode is active." start="1" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="2" size="2" />
      <BitField name="LMS" description="Loopback Mode Select.  The modem loopback mode provides a mechanism to perform diagnostic loopback testing. Serial data from the transmitter is connected internally to serial input of the receiver. Input pin, RXD1, has no effect on loopback and output pin, TXD1 is held in marking state. The 4 modem inputs (CTS, DSR, RI and DCD) are disconnected externally. Externally, the modem outputs (RTS, DTR) are set inactive. Internally, the 4 modem outputs are connected to the 4 modem inputs. As a result of these connections, the upper 4 bits of the MSR will be driven by the lower 4 bits of the MCR rather than the 4 modem inputs in normal mode. This permits modem status interrupts to be generated in loopback mode by writing the lower 4 bits of MCR." start="4" size="1">
        <Enum name="DISABLE_MODEM_LOOPBA" description="Disable modem loopback mode." start="0" />
        <Enum name="ENABLE_MODEM_LOOPBAC" description="Enable modem loopback mode." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="1" />
      <BitField name="RTSEN" description="RTS enable." start="6" size="1">
        <Enum name="DISABLE_AUTO_RTS_FLO" description="Disable auto-rts flow control." start="0" />
        <Enum name="ENABLE_AUTO_RTS_FLOW" description="Enable auto-rts flow control." start="1" />
      </BitField>
      <BitField name="CTSEN" description="CTS enable." start="7" size="1">
        <Enum name="DISABLE_AUTO_CTS_FLO" description="Disable auto-cts flow control." start="0" />
        <Enum name="ENABLE_AUTO_CTS_FLOW" description="Enable auto-cts flow control." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="LSR" description="Line Status Register. Contains flags for transmit and receive status, including line errors." start="+0x014" access="ReadOnly" reset_value="0x60" reset_mask="0xFFFFFFFF">
      <BitField name="RDR" description="Receiver Data Ready.  LSR[0] is set when the RBR holds an unread character and is cleared when the UART1 RBR FIFO is empty." start="0" size="1">
        <Enum name="EMPTY" description="The UART1 receiver FIFO is empty." start="0" />
        <Enum name="NOTEMPTY" description="The UART1 receiver FIFO is not empty." start="1" />
      </BitField>
      <BitField name="OE" description="Overrun Error. The overrun error condition is set as soon as it occurs. An LSR read clears LSR[1]. LSR[1] is set when UART1 RSR has a new character assembled and the UART1 RBR FIFO is full. In this case, the UART1 RBR FIFO will not be overwritten and the character in the UART1 RSR will be lost." start="1" size="1">
        <Enum name="INACTIVE" description="Overrun error status is inactive." start="0" />
        <Enum name="ACTIVE" description="Overrun error status is active." start="1" />
      </BitField>
      <BitField name="PE" description="Parity Error. When the parity bit of a received character is in the wrong state, a parity error occurs. An LSR read clears LSR[2]. Time of parity error detection is dependent on FCR[0]. Note: A parity error is associated with the character at the top of the UART1 RBR FIFO." start="2" size="1">
        <Enum name="INACTIVE" description="Parity error status is inactive." start="0" />
        <Enum name="ACTIVE" description="Parity error status is active." start="1" />
      </BitField>
      <BitField name="FE" description="Framing Error. When the stop bit of a received character is a logic 0, a framing error occurs. An LSR read clears LSR[3]. The time of the framing error detection is dependent on FCR0. Upon detection of a framing error, the RX will attempt to resynchronize to the data and assume that the bad stop bit is actually an early start bit. However, it cannot be assumed that the next received byte will be correct even if there is no Framing Error. Note: A framing error is associated with the character at the top of the UART1 RBR FIFO." start="3" size="1">
        <Enum name="INACTIVE" description="Framing error status is inactive." start="0" />
        <Enum name="ACTIVE" description="Framing error status is active." start="1" />
      </BitField>
      <BitField name="BI" description="Break Interrupt.  When RXD1 is held in the spacing state (all zeroes) for one full character transmission (start, data, parity, stop), a break interrupt occurs. Once the break condition has been detected, the receiver goes idle until RXD1 goes to marking state (all ones). An LSR read clears this status bit. The time of break detection is dependent on FCR[0]. Note: The break interrupt is associated with the character at the top of the UART1 RBR FIFO." start="4" size="1">
        <Enum name="INACTIVE" description="Break interrupt status is inactive." start="0" />
        <Enum name="ACTIVE" description="Break interrupt status is active." start="1" />
      </BitField>
      <BitField name="THRE" description="Transmitter Holding Register Empty.  THRE is set immediately upon detection of an empty UART1 THR and is cleared on a THR write." start="5" size="1">
        <Enum name="VALID" description="THR contains valid data." start="0" />
        <Enum name="THR_IS_EMPTY_" description="THR is empty." start="1" />
      </BitField>
      <BitField name="TEMT" description="Transmitter Empty.  TEMT is set when both THR and TSR are empty; TEMT is cleared when either the TSR or the THR contain valid data." start="6" size="1">
        <Enum name="VALID" description="THR and/or the TSR contains valid data." start="0" />
        <Enum name="EMPTY" description="THR and the TSR are empty." start="1" />
      </BitField>
      <BitField name="RXFE" description="Error in RX FIFO. LSR[7] is set when a character with a RX error such as framing error, parity error or break interrupt, is loaded into the RBR. This bit is cleared when the LSR register is read and there are no subsequent errors in the UART1 FIFO." start="7" size="1">
        <Enum name="NOERROR" description="RBR contains no UART1 RX errors or FCR[0]=0." start="0" />
        <Enum name="ERRORS" description="UART1 RBR contains at least one UART1 RX error." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, the value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="MSR" description="Modem Status Register. Contains handshake signal status flags." start="+0x018" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DCTS" description="Delta CTS. Set upon state change of input CTS. Cleared on an MSR read." start="0" size="1">
        <Enum name="NO_CHANGE_DETECTED_O" description="No change detected on modem input, CTS." start="0" />
        <Enum name="STATE_CHANGE_DETECTE" description="State change detected on modem input, CTS." start="1" />
      </BitField>
      <BitField name="DDSR" description="Delta DSR. Set upon state change of input DSR. Cleared on an MSR read." start="1" size="1">
        <Enum name="NO_CHANGE_DETECTED_O" description="No change detected on modem input, DSR." start="0" />
        <Enum name="STATE_CHANGE_DETECTE" description="State change detected on modem input, DSR." start="1" />
      </BitField>
      <BitField name="TERI" description="Trailing Edge RI. Set upon low to high transition of input RI. Cleared on an MSR read." start="2" size="1">
        <Enum name="NO_CHANGE_DETECTED_O" description="No change detected on modem input, RI." start="0" />
        <Enum name="LOW_TO_HIGH_TRANSITI" description="Low-to-high transition detected on RI." start="1" />
      </BitField>
      <BitField name="DDCD" description="Delta DCD. Set upon state change of input DCD. Cleared on an MSR read." start="3" size="1">
        <Enum name="NO_CHANGE_DETECTED_O" description="No change detected on modem input, DCD." start="0" />
        <Enum name="STATE_CHANGE_DETECTE" description="State change detected on modem input, DCD." start="1" />
      </BitField>
      <BitField name="CTS" description="Clear To Send State. Complement of input signal CTS. This bit is connected to MCR[1] in modem loopback mode." start="4" size="1" />
      <BitField name="DSR" description="Data Set Ready State. Complement of input signal DSR. This bit is connected to MCR[0] in modem loopback mode." start="5" size="1" />
      <BitField name="RI" description="Ring Indicator State. Complement of input RI. This bit is connected to MCR[2] in modem loopback mode." start="6" size="1" />
      <BitField name="DCD" description="Data Carrier Detect State. Complement of input DCD. This bit is connected to MCR[3] in modem loopback mode." start="7" size="1" />
      <BitField name="RESERVED" description="Reserved, the value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="SCR" description="Scratch Pad Register. 8-bit temporary storage for software." start="+0x01C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="Pad" description="A readable, writable byte." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="ACR" description="Auto-baud Control Register. Contains controls for the auto-baud feature." start="+0x020" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="START" description="Auto-baud start bit. This bit is automatically cleared after auto-baud completion." start="0" size="1">
        <Enum name="STOP" description="Auto-baud stop (auto-baud is not running)." start="0" />
        <Enum name="START" description="Auto-baud start (auto-baud is running). Auto-baud run bit. This bit is automatically cleared after auto-baud completion." start="1" />
      </BitField>
      <BitField name="MODE" description="Auto-baud mode select bit." start="1" size="1">
        <Enum name="MODE_0_" description="Mode 0." start="0" />
        <Enum name="MODE_1_" description="Mode 1." start="1" />
      </BitField>
      <BitField name="AUTORESTART" description="Auto-baud restart bit." start="2" size="1">
        <Enum name="NO_RESTART" description="No restart" start="0" />
        <Enum name="RESTART_IN_CASE_OF_T" description="Restart in case of time-out (counter restarts at next UART1 Rx falling edge)" start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="3" size="5" />
      <BitField name="ABEOINTCLR" description="End of auto-baud interrupt clear bit (write-only)." start="8" size="1">
        <Enum name="WRITING_A_0_HAS_NO_I" description="Writing a 0 has no impact." start="0" />
        <Enum name="WRITING_A_1_WILL_CLE" description="Writing a 1 will clear the corresponding interrupt in the IIR." start="1" />
      </BitField>
      <BitField name="ABTOINTCLR" description="Auto-baud time-out interrupt clear bit (write-only)." start="9" size="1">
        <Enum name="WRITING_A_0_HAS_NO_I" description="Writing a 0 has no impact." start="0" />
        <Enum name="WRITING_A_1_WILL_CLE" description="Writing a 1 will clear the corresponding interrupt in the IIR." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="10" size="22" />
    </Register>
    <Register name="FDR" description="Fractional Divider Register. Generates a clock input for the baud rate divider." start="+0x028" access="Read/Write" reset_value="0x10" reset_mask="0xFFFFFFFF">
      <BitField name="DIVADDVAL" description="Baud rate generation pre-scaler divisor value. If this field is 0, fractional baud rate generator will not impact the UART1 baud rate." start="0" size="4" />
      <BitField name="MULVAL" description="Baud rate pre-scaler multiplier value. This field must be greater or equal 1 for UART1 to operate properly, regardless of whether the fractional baud rate generator is used or not." start="4" size="4" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="TER" description="Transmit Enable Register. Turns off UART transmitter for use with software flow control." start="+0x030" access="Read/Write" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="7" />
      <BitField name="TXEN" description="When this bit is 1, as it is after a Reset, data written to the THR is output on the TXD pin as soon as any preceding data has been sent. If this bit cleared to 0 while a character is being sent, the transmission of that character is completed, but no further characters are sent until this bit is set again. In other words, a 0 in this bit blocks the transfer of characters from the THR or TX FIFO into the transmit shift register. Software can clear this bit when it detects that the a hardware-handshaking TX-permit signal (CTS) has gone false, or with software handshaking, when it receives an XOFF character (DC3). Software can set this bit again when it detects that the TX-permit signal has gone true, or when it receives an XON (DC1) character." start="7" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="RS485CTRL" description="RS-485/EIA-485 Control. Contains controls to configure various aspects of RS-485/EIA-485 modes." start="+0x04C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="NMMEN" description="RS-485/EIA-485 Normal Multidrop Mode (NMM) mode select." start="0" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="ENABLED_IN_THIS_MOD" description="Enabled. In this mode, an address is detected when a received byte causes the UART to set the parity error and generate an interrupt." start="1" />
      </BitField>
      <BitField name="RXDIS" description="Receive enable." start="1" size="1">
        <Enum name="ENABLED_" description="Enabled." start="0" />
        <Enum name="DISABLED_" description="Disabled." start="1" />
      </BitField>
      <BitField name="AADEN" description="Auto Address Detect (AAD) enable." start="2" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="ENABLED_" description="Enabled." start="1" />
      </BitField>
      <BitField name="SEL" description="Direction control." start="3" size="1">
        <Enum name="RTS_IF_DIRECTION_CO" description="RTS. If direction control is enabled (bit DCTRL = 1), pin RTS is used for direction control." start="0" />
        <Enum name="DTR_IF_DIRECTION_CO" description="DTR. If direction control is enabled (bit DCTRL = 1), pin DTR is used for direction control." start="1" />
      </BitField>
      <BitField name="DCTRL" description="Direction control enable." start="4" size="1">
        <Enum name="DISABLE_AUTO_DIRECTI" description="Disable Auto Direction Control." start="0" />
        <Enum name="ENABLE_AUTO_DIRECTIO" description="Enable Auto Direction Control." start="1" />
      </BitField>
      <BitField name="OINV" description="Polarity. This bit reverses the polarity of the direction control signal on the RTS (or DTR) pin." start="5" size="1">
        <Enum name="LOW_THE_DIRECTION_C" description="LOW. The direction control pin will be driven to logic 0 when the transmitter has data to be sent. It will be driven to logic 1 after the last bit of data has been transmitted." start="0" />
        <Enum name="HIGH_THE_DIRECTION_" description="HIGH. The direction control pin will be driven to logic 1 when the transmitter has data to be sent. It will be driven to logic 0 after the last bit of data has been transmitted." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="6" size="26" />
    </Register>
    <Register name="RS485ADRMATCH" description="RS-485/EIA-485 address match. Contains the address match value for RS-485/EIA-485 mode." start="+0x050" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ADRMATCH" description="Contains the address match value." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="RS485DLY" description="RS-485/EIA-485 direction control delay." start="+0x054" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="Contains the direction control (RTS or DTR) delay value. This register works in conjunction with an 8-bit counter." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PWM0" description="Pulse Width Modulators (PWM0/1) " start="0x40014000">
    <Register name="IR" description="Interrupt Register. The IR can be written to clear interrupts, or read to identify which PWM interrupt sources are pending." start="+0x000" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PWMMR0INT" description="Interrupt flag for PWM match channel 0." start="0" size="1" />
      <BitField name="PWMMR1INT" description="Interrupt flag for PWM match channel 1." start="1" size="1" />
      <BitField name="PWMMR2INT" description="Interrupt flag for PWM match channel 2." start="2" size="1" />
      <BitField name="PWMMR3INT" description="Interrupt flag for PWM match channel 3." start="3" size="1" />
      <BitField name="PWMCAP0INT" description="Interrupt flag for capture input 0" start="4" size="1" />
      <BitField name="PWMCAP1INT" description="Interrupt flag for capture input 1 (available in PWM1IR only; this bit is reserved in PWM0IR)." start="5" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="2" />
      <BitField name="PWMMR4INT" description="Interrupt flag for PWM match channel 4." start="8" size="1" />
      <BitField name="PWMMR5INT" description="Interrupt flag for PWM match channel 5." start="9" size="1" />
      <BitField name="PWMMR6INT" description="Interrupt flag for PWM match channel 6." start="10" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="11" size="21" />
    </Register>
    <Register name="TCR" description="Timer Control Register. The TCR is used to control the Timer Counter functions." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CE" description="Counter Enable" start="0" size="1">
        <Enum name="THE_PWM_TIMER_COUNTE" description="The PWM Timer Counter and PWM Prescale Counter are enabled for counting." start="1" />
        <Enum name="THE_COUNTERS_ARE_DIS" description="The counters are disabled." start="0" />
      </BitField>
      <BitField name="CR" description="Counter Reset" start="1" size="1">
        <Enum name="THE_PWM_TIMER_COUNTE" description="The PWM Timer Counter and the PWM Prescale Counter are synchronously reset on the next positive edge of PCLK. The counters remain reset until this bit is returned to zero." start="1" />
        <Enum name="CLEAR_RESET_" description="Clear reset." start="0" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="2" size="1" />
      <BitField name="PWMEN" description="PWM Enable" start="3" size="1">
        <Enum name="PWM_MODE_IS_ENABLED_" description="PWM mode is enabled (counter resets to 1). PWM mode causes the shadow registers to operate in connection with the Match registers. A program write to a Match register will not have an effect on the Match result until the corresponding bit in PWMLER has been set, followed by the occurrence of a PWM Match 0 event. Note that the PWM Match register that determines the PWM rate (PWM Match Register 0 - MR0) must be set up prior to the PWM being enabled. Otherwise a Match event will not occur to cause shadow register contents to become effective." start="1" />
        <Enum name="TIMER_MODE_IS_ENABLE" description="Timer mode is enabled (counter resets to 0)." start="0" />
      </BitField>
      <BitField name="MDIS" description="Master Disable (PWM0 only). The two PWMs may be synchronized using the Master Disable control bit. The Master disable bit of the Master PWM (PWM0 module) controls a secondary enable input to both PWMs, as shown in Figure 141.  This bit has no function in the Slave PWM (PWM1)." start="4" size="1">
        <Enum name="MASTER_USE_PWM0_IS_" description="Master use. PWM0 is the master, and both PWMs are enabled for counting." start="1" />
        <Enum name="INDIVIDUAL_USE_THE_" description="Individual use. The PWMs are used independently, and the individual Counter Enable bits are used to control the PWMs." start="0" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="27" />
    </Register>
    <Register name="TC" description="Timer Counter. The 32 bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR." start="+0x008" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TC" description="Timer counter value." start="0" size="32" />
    </Register>
    <Register name="PR" description="Prescale Register. Determines how often the PWM counter is incremented." start="+0x00C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PM" description="Prescale counter maximum value." start="0" size="32" />
    </Register>
    <Register name="PC" description="Prescale Counter. Prescaler for the main PWM counter." start="+0x010" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PC" description="Prescale counter value." start="0" size="32" />
    </Register>
    <Register name="MCR" description="Match Control Register. The MCR is used to control whether an interrupt is generated and if the PWM counter is reset when a Match occurs." start="+0x014" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PWMMR0I" description="Interrupt PWM0" start="0" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="INTERRUPT_ON_PWMMR0" description="Interrupt on PWMMR0: an interrupt is generated when PWMMR0 matches the value in the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR0R" description="Reset PWM0" start="1" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="RESET_ON_PWMMR0_THE" description="Reset on PWMMR0: the PWMTC will be reset if PWMMR0 matches it." start="1" />
      </BitField>
      <BitField name="PWMMR0S" description="Stop PWM0" start="2" size="1">
        <Enum name="DISABLED" description="Disabled" start="0" />
        <Enum name="STOP_ON_PWMMR0_THE_" description="Stop on PWMMR0: the PWMTC and PWMPC will be stopped and PWMTCR bit 0 will be set to 0 if PWMMR0 matches the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR1I" description="Interrupt PWM1" start="3" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="INTERRUPT_ON_PWMMR1" description="Interrupt on PWMMR1: an interrupt is generated when PWMMR1 matches the value in the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR1R" description="Reset PWM1" start="4" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="RESET_ON_PWMMR1_THE" description="Reset on PWMMR1: the PWMTC will be reset if PWMMR1 matches it." start="1" />
      </BitField>
      <BitField name="PWMMR1S" description="Stop PWM1" start="5" size="1">
        <Enum name="DISABLED" description="Disabled" start="0" />
        <Enum name="STOP_ON_PWMMR1_THE_" description="Stop on PWMMR1: the PWMTC and PWMPC will be stopped and PWMTCR bit 0 will be set to 0 if PWMMR1 matches the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR2I" description="Interrupt PWM0" start="6" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="INTERRUPT_ON_PWMMR2" description="Interrupt on PWMMR2: an interrupt is generated when PWMMR2 matches the value in the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR2R" description="Reset PWM0" start="7" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="RESET_ON_PWMMR2_THE" description="Reset on PWMMR2: the PWMTC will be reset if PWMMR2 matches it." start="1" />
      </BitField>
      <BitField name="PWMMR2S" description="Stop PWM0" start="8" size="1">
        <Enum name="DISABLED" description="Disabled" start="0" />
        <Enum name="STOP_ON_PWMMR2_THE_" description="Stop on PWMMR2: the PWMTC and PWMPC will be stopped and PWMTCR bit 0 will be set to 0 if PWMMR0 matches the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR3I" description="Interrupt PWM3" start="9" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="INTERRUPT_ON_PWMMR3" description="Interrupt on PWMMR3: an interrupt is generated when PWMMR3 matches the value in the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR3R" description="Reset PWM3" start="10" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="RESET_ON_PWMMR3_THE" description="Reset on PWMMR3: the PWMTC will be reset if PWMMR3 matches it." start="1" />
      </BitField>
      <BitField name="PWMMR3S" description="Stop PWM0" start="11" size="1">
        <Enum name="DISABLED" description="Disabled" start="0" />
        <Enum name="STOP_ON_PWMMR3_THE_" description="Stop on PWMMR3: the PWMTC and PWMPC will be stopped and PWMTCR bit 0 will be set to 0 if PWMMR0 matches the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR4I" description="Interrupt PWM4" start="12" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="INTERRUPT_ON_PWMMR4" description="Interrupt on PWMMR4: an interrupt is generated when PWMMR4 matches the value in the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR4R" description="Reset PWM4" start="13" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="RESET_ON_PWMMR4_THE" description="Reset on PWMMR4: the PWMTC will be reset if PWMMR4 matches it." start="1" />
      </BitField>
      <BitField name="PWMMR4S" description="Stop PWM4" start="14" size="1">
        <Enum name="DISABLED" description="Disabled" start="0" />
        <Enum name="STOP_ON_PWMMR4_THE_" description="Stop on PWMMR4: the PWMTC and PWMPC will be stopped and PWMTCR bit 0 will be set to 0 if PWMMR4 matches the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR5I" description="Interrupt PWM5" start="15" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="INTERRUPT_ON_PWMMR5" description="Interrupt on PWMMR5: an interrupt is generated when PWMMR5 matches the value in the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR5R" description="Reset PWM5" start="16" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="RESET_ON_PWMMR5_THE" description="Reset on PWMMR5: the PWMTC will be reset if PWMMR5 matches it." start="1" />
      </BitField>
      <BitField name="PWMMR5S" description="Stop PWM5" start="17" size="1">
        <Enum name="DISABLED" description="Disabled" start="0" />
        <Enum name="STOP_ON_PWMMR5_THE_" description="Stop on PWMMR5: the PWMTC and PWMPC will be stopped and PWMTCR bit 0 will be set to 0 if PWMMR5 matches the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR6I" description="Interrupt PWM6" start="18" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="INTERRUPT_ON_PWMMR6" description="Interrupt on PWMMR6: an interrupt is generated when PWMMR6 matches the value in the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR6R" description="Reset PWM6" start="19" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="RESET_ON_PWMMR6_THE" description="Reset on PWMMR6: the PWMTC will be reset if PWMMR6 matches it." start="1" />
      </BitField>
      <BitField name="PWMMR6S" description="Stop PWM6" start="20" size="1">
        <Enum name="DISABLED" description="Disabled" start="0" />
        <Enum name="STOP_ON_PWMMR6_THE_" description="Stop on PWMMR6: the PWMTC and PWMPC will be stopped and PWMTCR bit 0 will be set to 0 if PWMMR6 matches the PWMTC." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="21" size="11" />
    </Register>
    <Register name="MR0" description="Match Register. Match registers&#xa;are continuously compared to the PWM counter in order to control PWM&#xa;output edges." start="+0x018+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR1" description="Match Register. Match registers&#xa;are continuously compared to the PWM counter in order to control PWM&#xa;output edges." start="+0x018+4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR2" description="Match Register. Match registers&#xa;are continuously compared to the PWM counter in order to control PWM&#xa;output edges." start="+0x018+8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR3" description="Match Register. Match registers&#xa;are continuously compared to the PWM counter in order to control PWM&#xa;output edges." start="+0x018+12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="CCR" description="Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated for a capture event." start="+0x028" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CAP0_R" description="Capture on PWMn_CAP0 rising edge" start="0" size="1">
        <Enum name="DISABLED_THIS_FEATU" description="Disabled. This feature is disabled." start="0" />
        <Enum name="RISING_EDGE_A_SYNCH" description="Rising edge. A synchronously sampled rising edge on PWMn_CAP0 will cause CR0 to be loaded with the contents of the TC." start="1" />
      </BitField>
      <BitField name="CAP0_F" description="Capture on PWMn_CAP0 falling edge" start="1" size="1">
        <Enum name="DISABLED_THIS_FEATU" description="Disabled. This feature is disabled." start="0" />
        <Enum name="FALLING_EDGE_A_SYNC" description="Falling edge. A synchronously sampled falling edge on PWMn_CAP0 will cause CR0 to be loaded with the contents of TC." start="1" />
      </BitField>
      <BitField name="CAP0_I" description="Interrupt on PWMn_CAP0 event" start="2" size="1">
        <Enum name="DISABLED_THIS_FEATU" description="Disabled. This feature is disabled." start="0" />
        <Enum name="INTERRUPT_A_CR0_LOA" description="Interrupt. A CR0 load due to a PWMn_CAP0 event will generate an interrupt." start="1" />
      </BitField>
      <BitField name="CAP1_R" description="Capture on PWMn_CAP1 rising edge. Reserved for PWM0." start="3" size="1">
        <Enum name="DISABLED_THIS_FEATU" description="Disabled. This feature is disabled." start="0" />
        <Enum name="RISING_EDGE_A_SYNCH" description="Rising edge. A synchronously sampled rising edge on PWMn_CAP1 will cause CR1 to be loaded with the contents of the TC." start="1" />
      </BitField>
      <BitField name="CAP1_F" description="Capture on PWMn_CAP1 falling edge. Reserved for PWM0." start="4" size="1">
        <Enum name="DISABLED_THIS_FEATU" description="Disabled. This feature is disabled." start="0" />
        <Enum name="FALLING_EDGE_A_SYNC" description="Falling edge. A synchronously sampled falling edge on PWMn_CAP1 will cause CR1 to be loaded with the contents of TC." start="1" />
      </BitField>
      <BitField name="CAP1_I" description="Interrupt on PWMn_CAP1 event. Reserved for PWM0." start="5" size="1">
        <Enum name="DISABLED_THIS_FEATU" description="Disabled. This feature is disabled." start="0" />
        <Enum name="INTERRUPT_A_CR1_LOA" description="Interrupt. A CR1 load due to a PWMn_CAP1 event will generate an interrupt." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="26" />
    </Register>
    <Register name="CR[0]" description="PWM Control Register. Enables PWM outputs and selects either single edge or double edge controlled PWM outputs." start="+0x02C+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved." start="0" size="2" />
      <BitField name="PWMSEL2" description="PWM[2] output single/double edge mode control." start="2" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL3" description="PWM[3] output edge control." start="3" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL4" description="PWM[4] output edge control." start="4" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL5" description="PWM[5] output edge control." start="5" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL6" description="PWM[6] output edge control." start="6" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="7" size="2" />
      <BitField name="PWMENA1" description="PWM[1] output enable control." start="9" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA2" description="PWM[2] output enable control." start="10" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA3" description="PWM[3] output enable control." start="11" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA4" description="PWM[4] output enable control." start="12" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA5" description="PWM[5] output enable control." start="13" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA6" description="PWM[6] output enable control. See PWMENA1 for details." start="14" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Unused, always zero." start="15" size="17" />
    </Register>
    <Register name="CR[1]" description="PWM Control Register. Enables PWM outputs and selects either single edge or double edge controlled PWM outputs." start="+0x02C+4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved." start="0" size="2" />
      <BitField name="PWMSEL2" description="PWM[2] output single/double edge mode control." start="2" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL3" description="PWM[3] output edge control." start="3" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL4" description="PWM[4] output edge control." start="4" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL5" description="PWM[5] output edge control." start="5" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL6" description="PWM[6] output edge control." start="6" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="7" size="2" />
      <BitField name="PWMENA1" description="PWM[1] output enable control." start="9" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA2" description="PWM[2] output enable control." start="10" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA3" description="PWM[3] output enable control." start="11" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA4" description="PWM[4] output enable control." start="12" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA5" description="PWM[5] output enable control." start="13" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA6" description="PWM[6] output enable control. See PWMENA1 for details." start="14" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Unused, always zero." start="15" size="17" />
    </Register>
    <Register name="MR0" description="Match Register. Match registers&#xa;are continuously compared to the PWM counter in order to control PWM&#xa;output edges." start="+0x040+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR1" description="Match Register. Match registers&#xa;are continuously compared to the PWM counter in order to control PWM&#xa;output edges." start="+0x040+4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR2" description="Match Register. Match registers&#xa;are continuously compared to the PWM counter in order to control PWM&#xa;output edges." start="+0x040+8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="PCR" description="PWM Control Register. Enables PWM outputs and selects either single edge or double edge controlled PWM outputs." start="+0x04C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved." start="0" size="2" />
      <BitField name="PWMSEL2" description="PWM[2] output single/double edge mode control." start="2" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL3" description="PWM[3] output edge control." start="3" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL4" description="PWM[4] output edge control." start="4" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL5" description="PWM[5] output edge control." start="5" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL6" description="PWM[6] output edge control." start="6" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="7" size="2" />
      <BitField name="PWMENA1" description="PWM[1] output enable control." start="9" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA2" description="PWM[2] output enable control." start="10" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA3" description="PWM[3] output enable control." start="11" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA4" description="PWM[4] output enable control." start="12" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA5" description="PWM[5] output enable control." start="13" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA6" description="PWM[6] output enable control. See PWMENA1 for details." start="14" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Unused, always zero." start="15" size="17" />
    </Register>
    <Register name="LER" description="Load Enable Register. Enables use of updated PWM match values." start="+0x050" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MAT0LATCHEN" description="Enable PWM Match 0 Latch. PWM MR0 register update control. Writing a one to this bit allows the last value written to the PWM Match Register 0 to be become effective when the timer is next reset by a PWM Match event. See Section 27.6.7." start="0" size="1" />
      <BitField name="MAT1LATCHEN" description="Enable PWM Match 1 Latch. PWM MR1 register update control. See bit 0 for details." start="1" size="1" />
      <BitField name="MAT2LATCHEN" description="Enable PWM Match 2 Latch. PWM MR2 register update control. See bit 0 for details." start="2" size="1" />
      <BitField name="MAT3LATCHEN" description="Enable PWM Match 3 Latch. PWM MR3 register update control. See bit 0 for details." start="3" size="1" />
      <BitField name="MAT4LATCHEN" description="Enable PWM Match 4 Latch. PWM MR4 register update control. See bit 0 for details." start="4" size="1" />
      <BitField name="MAT5LATCHEN" description="Enable PWM Match 5 Latch. PWM MR5 register update control. See bit 0 for details." start="5" size="1" />
      <BitField name="MAT6LATCHEN" description="Enable PWM Match 6 Latch. PWM MR6 register update control. See bit 0 for details." start="6" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="7" size="25" />
    </Register>
    <Register name="CTCR" description="Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting." start="+0x070" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MOD" description="Counter/  Timer Mode" start="0" size="2">
        <Enum name="TIMER_MODE_THE_TC_I" description="Timer Mode: the TC is incremented when the Prescale Counter matches the Prescale register." start="0x0" />
        <Enum name="RISING_EDGE_COUNTER_" description="Rising edge counter Mode: the TC is incremented on rising edges of the PWM_CAP input selected by bits 3:2." start="0x1" />
        <Enum name="FALLING_EDGE_COUNTER" description="Falling edge counter Mode: the TC is incremented on falling edges of the PWM_CAP input selected by bits 3:2." start="0x2" />
        <Enum name="DUAL_EDGE_COUNTER_MO" description="Dual edge counter Mode: the TC is incremented on both edges of the PWM_CAP input selected by bits 3:2." start="0x3" />
      </BitField>
      <BitField name="CIS" description="Count Input Select. When bits 1:0 are not 00, these bits select which PWM_CAP pin carries the signal used to increment the TC. Other combinations are reserved." start="2" size="2">
        <Enum name="FOR_PWM0_00_EQ_PWM0_" description="For PWM0: 00 = PWM0_CAP0 (Other combinations are reserved) For PWM1: 00 = PWM1_CAP0, 01 = PWM1_CAP1 (Other combinations are reserved)" start="0x0" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="28" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PWM1" description="Pulse Width Modulators (PWM0/1) " start="0x40018000">
    <Register name="IR" description="Interrupt Register. The IR can be written to clear interrupts, or read to identify which PWM interrupt sources are pending." start="+0x000" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PWMMR0INT" description="Interrupt flag for PWM match channel 0." start="0" size="1" />
      <BitField name="PWMMR1INT" description="Interrupt flag for PWM match channel 1." start="1" size="1" />
      <BitField name="PWMMR2INT" description="Interrupt flag for PWM match channel 2." start="2" size="1" />
      <BitField name="PWMMR3INT" description="Interrupt flag for PWM match channel 3." start="3" size="1" />
      <BitField name="PWMCAP0INT" description="Interrupt flag for capture input 0" start="4" size="1" />
      <BitField name="PWMCAP1INT" description="Interrupt flag for capture input 1 (available in PWM1IR only; this bit is reserved in PWM0IR)." start="5" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="2" />
      <BitField name="PWMMR4INT" description="Interrupt flag for PWM match channel 4." start="8" size="1" />
      <BitField name="PWMMR5INT" description="Interrupt flag for PWM match channel 5." start="9" size="1" />
      <BitField name="PWMMR6INT" description="Interrupt flag for PWM match channel 6." start="10" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="11" size="21" />
    </Register>
    <Register name="TCR" description="Timer Control Register. The TCR is used to control the Timer Counter functions." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CE" description="Counter Enable" start="0" size="1">
        <Enum name="THE_PWM_TIMER_COUNTE" description="The PWM Timer Counter and PWM Prescale Counter are enabled for counting." start="1" />
        <Enum name="THE_COUNTERS_ARE_DIS" description="The counters are disabled." start="0" />
      </BitField>
      <BitField name="CR" description="Counter Reset" start="1" size="1">
        <Enum name="THE_PWM_TIMER_COUNTE" description="The PWM Timer Counter and the PWM Prescale Counter are synchronously reset on the next positive edge of PCLK. The counters remain reset until this bit is returned to zero." start="1" />
        <Enum name="CLEAR_RESET_" description="Clear reset." start="0" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="2" size="1" />
      <BitField name="PWMEN" description="PWM Enable" start="3" size="1">
        <Enum name="PWM_MODE_IS_ENABLED_" description="PWM mode is enabled (counter resets to 1). PWM mode causes the shadow registers to operate in connection with the Match registers. A program write to a Match register will not have an effect on the Match result until the corresponding bit in PWMLER has been set, followed by the occurrence of a PWM Match 0 event. Note that the PWM Match register that determines the PWM rate (PWM Match Register 0 - MR0) must be set up prior to the PWM being enabled. Otherwise a Match event will not occur to cause shadow register contents to become effective." start="1" />
        <Enum name="TIMER_MODE_IS_ENABLE" description="Timer mode is enabled (counter resets to 0)." start="0" />
      </BitField>
      <BitField name="MDIS" description="Master Disable (PWM0 only). The two PWMs may be synchronized using the Master Disable control bit. The Master disable bit of the Master PWM (PWM0 module) controls a secondary enable input to both PWMs, as shown in Figure 141.  This bit has no function in the Slave PWM (PWM1)." start="4" size="1">
        <Enum name="MASTER_USE_PWM0_IS_" description="Master use. PWM0 is the master, and both PWMs are enabled for counting." start="1" />
        <Enum name="INDIVIDUAL_USE_THE_" description="Individual use. The PWMs are used independently, and the individual Counter Enable bits are used to control the PWMs." start="0" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="27" />
    </Register>
    <Register name="TC" description="Timer Counter. The 32 bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR." start="+0x008" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TC" description="Timer counter value." start="0" size="32" />
    </Register>
    <Register name="PR" description="Prescale Register. Determines how often the PWM counter is incremented." start="+0x00C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PM" description="Prescale counter maximum value." start="0" size="32" />
    </Register>
    <Register name="PC" description="Prescale Counter. Prescaler for the main PWM counter." start="+0x010" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PC" description="Prescale counter value." start="0" size="32" />
    </Register>
    <Register name="MCR" description="Match Control Register. The MCR is used to control whether an interrupt is generated and if the PWM counter is reset when a Match occurs." start="+0x014" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PWMMR0I" description="Interrupt PWM0" start="0" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="INTERRUPT_ON_PWMMR0" description="Interrupt on PWMMR0: an interrupt is generated when PWMMR0 matches the value in the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR0R" description="Reset PWM0" start="1" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="RESET_ON_PWMMR0_THE" description="Reset on PWMMR0: the PWMTC will be reset if PWMMR0 matches it." start="1" />
      </BitField>
      <BitField name="PWMMR0S" description="Stop PWM0" start="2" size="1">
        <Enum name="DISABLED" description="Disabled" start="0" />
        <Enum name="STOP_ON_PWMMR0_THE_" description="Stop on PWMMR0: the PWMTC and PWMPC will be stopped and PWMTCR bit 0 will be set to 0 if PWMMR0 matches the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR1I" description="Interrupt PWM1" start="3" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="INTERRUPT_ON_PWMMR1" description="Interrupt on PWMMR1: an interrupt is generated when PWMMR1 matches the value in the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR1R" description="Reset PWM1" start="4" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="RESET_ON_PWMMR1_THE" description="Reset on PWMMR1: the PWMTC will be reset if PWMMR1 matches it." start="1" />
      </BitField>
      <BitField name="PWMMR1S" description="Stop PWM1" start="5" size="1">
        <Enum name="DISABLED" description="Disabled" start="0" />
        <Enum name="STOP_ON_PWMMR1_THE_" description="Stop on PWMMR1: the PWMTC and PWMPC will be stopped and PWMTCR bit 0 will be set to 0 if PWMMR1 matches the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR2I" description="Interrupt PWM0" start="6" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="INTERRUPT_ON_PWMMR2" description="Interrupt on PWMMR2: an interrupt is generated when PWMMR2 matches the value in the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR2R" description="Reset PWM0" start="7" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="RESET_ON_PWMMR2_THE" description="Reset on PWMMR2: the PWMTC will be reset if PWMMR2 matches it." start="1" />
      </BitField>
      <BitField name="PWMMR2S" description="Stop PWM0" start="8" size="1">
        <Enum name="DISABLED" description="Disabled" start="0" />
        <Enum name="STOP_ON_PWMMR2_THE_" description="Stop on PWMMR2: the PWMTC and PWMPC will be stopped and PWMTCR bit 0 will be set to 0 if PWMMR0 matches the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR3I" description="Interrupt PWM3" start="9" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="INTERRUPT_ON_PWMMR3" description="Interrupt on PWMMR3: an interrupt is generated when PWMMR3 matches the value in the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR3R" description="Reset PWM3" start="10" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="RESET_ON_PWMMR3_THE" description="Reset on PWMMR3: the PWMTC will be reset if PWMMR3 matches it." start="1" />
      </BitField>
      <BitField name="PWMMR3S" description="Stop PWM0" start="11" size="1">
        <Enum name="DISABLED" description="Disabled" start="0" />
        <Enum name="STOP_ON_PWMMR3_THE_" description="Stop on PWMMR3: the PWMTC and PWMPC will be stopped and PWMTCR bit 0 will be set to 0 if PWMMR0 matches the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR4I" description="Interrupt PWM4" start="12" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="INTERRUPT_ON_PWMMR4" description="Interrupt on PWMMR4: an interrupt is generated when PWMMR4 matches the value in the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR4R" description="Reset PWM4" start="13" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="RESET_ON_PWMMR4_THE" description="Reset on PWMMR4: the PWMTC will be reset if PWMMR4 matches it." start="1" />
      </BitField>
      <BitField name="PWMMR4S" description="Stop PWM4" start="14" size="1">
        <Enum name="DISABLED" description="Disabled" start="0" />
        <Enum name="STOP_ON_PWMMR4_THE_" description="Stop on PWMMR4: the PWMTC and PWMPC will be stopped and PWMTCR bit 0 will be set to 0 if PWMMR4 matches the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR5I" description="Interrupt PWM5" start="15" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="INTERRUPT_ON_PWMMR5" description="Interrupt on PWMMR5: an interrupt is generated when PWMMR5 matches the value in the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR5R" description="Reset PWM5" start="16" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="RESET_ON_PWMMR5_THE" description="Reset on PWMMR5: the PWMTC will be reset if PWMMR5 matches it." start="1" />
      </BitField>
      <BitField name="PWMMR5S" description="Stop PWM5" start="17" size="1">
        <Enum name="DISABLED" description="Disabled" start="0" />
        <Enum name="STOP_ON_PWMMR5_THE_" description="Stop on PWMMR5: the PWMTC and PWMPC will be stopped and PWMTCR bit 0 will be set to 0 if PWMMR5 matches the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR6I" description="Interrupt PWM6" start="18" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="INTERRUPT_ON_PWMMR6" description="Interrupt on PWMMR6: an interrupt is generated when PWMMR6 matches the value in the PWMTC." start="1" />
      </BitField>
      <BitField name="PWMMR6R" description="Reset PWM6" start="19" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="RESET_ON_PWMMR6_THE" description="Reset on PWMMR6: the PWMTC will be reset if PWMMR6 matches it." start="1" />
      </BitField>
      <BitField name="PWMMR6S" description="Stop PWM6" start="20" size="1">
        <Enum name="DISABLED" description="Disabled" start="0" />
        <Enum name="STOP_ON_PWMMR6_THE_" description="Stop on PWMMR6: the PWMTC and PWMPC will be stopped and PWMTCR bit 0 will be set to 0 if PWMMR6 matches the PWMTC." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="21" size="11" />
    </Register>
    <Register name="MR0" description="Match Register. Match registers&#xa;are continuously compared to the PWM counter in order to control PWM&#xa;output edges." start="+0x018+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR1" description="Match Register. Match registers&#xa;are continuously compared to the PWM counter in order to control PWM&#xa;output edges." start="+0x018+4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR2" description="Match Register. Match registers&#xa;are continuously compared to the PWM counter in order to control PWM&#xa;output edges." start="+0x018+8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR3" description="Match Register. Match registers&#xa;are continuously compared to the PWM counter in order to control PWM&#xa;output edges." start="+0x018+12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="CCR" description="Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated for a capture event." start="+0x028" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CAP0_R" description="Capture on PWMn_CAP0 rising edge" start="0" size="1">
        <Enum name="DISABLED_THIS_FEATU" description="Disabled. This feature is disabled." start="0" />
        <Enum name="RISING_EDGE_A_SYNCH" description="Rising edge. A synchronously sampled rising edge on PWMn_CAP0 will cause CR0 to be loaded with the contents of the TC." start="1" />
      </BitField>
      <BitField name="CAP0_F" description="Capture on PWMn_CAP0 falling edge" start="1" size="1">
        <Enum name="DISABLED_THIS_FEATU" description="Disabled. This feature is disabled." start="0" />
        <Enum name="FALLING_EDGE_A_SYNC" description="Falling edge. A synchronously sampled falling edge on PWMn_CAP0 will cause CR0 to be loaded with the contents of TC." start="1" />
      </BitField>
      <BitField name="CAP0_I" description="Interrupt on PWMn_CAP0 event" start="2" size="1">
        <Enum name="DISABLED_THIS_FEATU" description="Disabled. This feature is disabled." start="0" />
        <Enum name="INTERRUPT_A_CR0_LOA" description="Interrupt. A CR0 load due to a PWMn_CAP0 event will generate an interrupt." start="1" />
      </BitField>
      <BitField name="CAP1_R" description="Capture on PWMn_CAP1 rising edge. Reserved for PWM0." start="3" size="1">
        <Enum name="DISABLED_THIS_FEATU" description="Disabled. This feature is disabled." start="0" />
        <Enum name="RISING_EDGE_A_SYNCH" description="Rising edge. A synchronously sampled rising edge on PWMn_CAP1 will cause CR1 to be loaded with the contents of the TC." start="1" />
      </BitField>
      <BitField name="CAP1_F" description="Capture on PWMn_CAP1 falling edge. Reserved for PWM0." start="4" size="1">
        <Enum name="DISABLED_THIS_FEATU" description="Disabled. This feature is disabled." start="0" />
        <Enum name="FALLING_EDGE_A_SYNC" description="Falling edge. A synchronously sampled falling edge on PWMn_CAP1 will cause CR1 to be loaded with the contents of TC." start="1" />
      </BitField>
      <BitField name="CAP1_I" description="Interrupt on PWMn_CAP1 event. Reserved for PWM0." start="5" size="1">
        <Enum name="DISABLED_THIS_FEATU" description="Disabled. This feature is disabled." start="0" />
        <Enum name="INTERRUPT_A_CR1_LOA" description="Interrupt. A CR1 load due to a PWMn_CAP1 event will generate an interrupt." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="26" />
    </Register>
    <Register name="CR[0]" description="PWM Control Register. Enables PWM outputs and selects either single edge or double edge controlled PWM outputs." start="+0x02C+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved." start="0" size="2" />
      <BitField name="PWMSEL2" description="PWM[2] output single/double edge mode control." start="2" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL3" description="PWM[3] output edge control." start="3" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL4" description="PWM[4] output edge control." start="4" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL5" description="PWM[5] output edge control." start="5" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL6" description="PWM[6] output edge control." start="6" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="7" size="2" />
      <BitField name="PWMENA1" description="PWM[1] output enable control." start="9" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA2" description="PWM[2] output enable control." start="10" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA3" description="PWM[3] output enable control." start="11" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA4" description="PWM[4] output enable control." start="12" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA5" description="PWM[5] output enable control." start="13" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA6" description="PWM[6] output enable control. See PWMENA1 for details." start="14" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Unused, always zero." start="15" size="17" />
    </Register>
    <Register name="CR[1]" description="PWM Control Register. Enables PWM outputs and selects either single edge or double edge controlled PWM outputs." start="+0x02C+4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved." start="0" size="2" />
      <BitField name="PWMSEL2" description="PWM[2] output single/double edge mode control." start="2" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL3" description="PWM[3] output edge control." start="3" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL4" description="PWM[4] output edge control." start="4" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL5" description="PWM[5] output edge control." start="5" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL6" description="PWM[6] output edge control." start="6" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="7" size="2" />
      <BitField name="PWMENA1" description="PWM[1] output enable control." start="9" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA2" description="PWM[2] output enable control." start="10" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA3" description="PWM[3] output enable control." start="11" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA4" description="PWM[4] output enable control." start="12" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA5" description="PWM[5] output enable control." start="13" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA6" description="PWM[6] output enable control. See PWMENA1 for details." start="14" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Unused, always zero." start="15" size="17" />
    </Register>
    <Register name="MR0" description="Match Register. Match registers&#xa;are continuously compared to the PWM counter in order to control PWM&#xa;output edges." start="+0x040+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR1" description="Match Register. Match registers&#xa;are continuously compared to the PWM counter in order to control PWM&#xa;output edges." start="+0x040+4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR2" description="Match Register. Match registers&#xa;are continuously compared to the PWM counter in order to control PWM&#xa;output edges." start="+0x040+8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="PCR" description="PWM Control Register. Enables PWM outputs and selects either single edge or double edge controlled PWM outputs." start="+0x04C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved." start="0" size="2" />
      <BitField name="PWMSEL2" description="PWM[2] output single/double edge mode control." start="2" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL3" description="PWM[3] output edge control." start="3" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL4" description="PWM[4] output edge control." start="4" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL5" description="PWM[5] output edge control." start="5" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="PWMSEL6" description="PWM[6] output edge control." start="6" size="1">
        <Enum name="SINGLE_EDGE_CONTROLL" description="Single edge controlled mode is selected." start="0" />
        <Enum name="DOUBLE_EDGE_CONTROLL" description="Double edge controlled mode is selected." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="7" size="2" />
      <BitField name="PWMENA1" description="PWM[1] output enable control." start="9" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA2" description="PWM[2] output enable control." start="10" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA3" description="PWM[3] output enable control." start="11" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA4" description="PWM[4] output enable control." start="12" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA5" description="PWM[5] output enable control." start="13" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="PWMENA6" description="PWM[6] output enable control. See PWMENA1 for details." start="14" size="1">
        <Enum name="THE_PWM_OUTPUT_IS_DI" description="The PWM output is disabled." start="0" />
        <Enum name="THE_PWM_OUTPUT_IS_EN" description="The PWM output is enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Unused, always zero." start="15" size="17" />
    </Register>
    <Register name="LER" description="Load Enable Register. Enables use of updated PWM match values." start="+0x050" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MAT0LATCHEN" description="Enable PWM Match 0 Latch. PWM MR0 register update control. Writing a one to this bit allows the last value written to the PWM Match Register 0 to be become effective when the timer is next reset by a PWM Match event. See Section 27.6.7." start="0" size="1" />
      <BitField name="MAT1LATCHEN" description="Enable PWM Match 1 Latch. PWM MR1 register update control. See bit 0 for details." start="1" size="1" />
      <BitField name="MAT2LATCHEN" description="Enable PWM Match 2 Latch. PWM MR2 register update control. See bit 0 for details." start="2" size="1" />
      <BitField name="MAT3LATCHEN" description="Enable PWM Match 3 Latch. PWM MR3 register update control. See bit 0 for details." start="3" size="1" />
      <BitField name="MAT4LATCHEN" description="Enable PWM Match 4 Latch. PWM MR4 register update control. See bit 0 for details." start="4" size="1" />
      <BitField name="MAT5LATCHEN" description="Enable PWM Match 5 Latch. PWM MR5 register update control. See bit 0 for details." start="5" size="1" />
      <BitField name="MAT6LATCHEN" description="Enable PWM Match 6 Latch. PWM MR6 register update control. See bit 0 for details." start="6" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="7" size="25" />
    </Register>
    <Register name="CTCR" description="Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting." start="+0x070" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MOD" description="Counter/  Timer Mode" start="0" size="2">
        <Enum name="TIMER_MODE_THE_TC_I" description="Timer Mode: the TC is incremented when the Prescale Counter matches the Prescale register." start="0x0" />
        <Enum name="RISING_EDGE_COUNTER_" description="Rising edge counter Mode: the TC is incremented on rising edges of the PWM_CAP input selected by bits 3:2." start="0x1" />
        <Enum name="FALLING_EDGE_COUNTER" description="Falling edge counter Mode: the TC is incremented on falling edges of the PWM_CAP input selected by bits 3:2." start="0x2" />
        <Enum name="DUAL_EDGE_COUNTER_MO" description="Dual edge counter Mode: the TC is incremented on both edges of the PWM_CAP input selected by bits 3:2." start="0x3" />
      </BitField>
      <BitField name="CIS" description="Count Input Select. When bits 1:0 are not 00, these bits select which PWM_CAP pin carries the signal used to increment the TC. Other combinations are reserved." start="2" size="2">
        <Enum name="FOR_PWM0_00_EQ_PWM0_" description="For PWM0: 00 = PWM0_CAP0 (Other combinations are reserved) For PWM1: 00 = PWM1_CAP0, 01 = PWM1_CAP1 (Other combinations are reserved)" start="0x0" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="28" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C0" description="I2C bus interface" start="0x4001C000">
    <Register name="CONSET" description="I2C Control Set Register. When a one is written to a bit of this register, the corresponding bit in the I2C control register is set. Writing a zero has no effect on the corresponding bit in the I2C control register." start="+0x000" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="0" size="2" />
      <BitField name="AA" description="Assert acknowledge flag." start="2" size="1" />
      <BitField name="SI" description="I2C interrupt flag." start="3" size="1" />
      <BitField name="STO" description="STOP flag." start="4" size="1" />
      <BitField name="STA" description="START flag." start="5" size="1" />
      <BitField name="I2EN" description="I2C interface enable." start="6" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="7" size="25" />
    </Register>
    <Register name="STAT" description="I2C Status Register. During I2C operation, this register provides detailed status codes that allow software to determine the next action needed." start="+0x004" access="ReadOnly" reset_value="0xF8" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="These bits are unused and are always 0." start="0" size="3" />
      <BitField name="Status" description="These bits give the actual status information about the I 2C interface." start="3" size="5" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="DAT" description="I2C Data Register. During master or slave transmit mode, data to be transmitted is written to this register. During master or slave receive mode, data that has been received may be read from this register." start="+0x008" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="Data" description="This register holds data values that have been received or are to be transmitted." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="ADR0" description="I2C Slave Address Register 0. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address." start="+0x00C" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="GC" description="General Call enable bit." start="0" size="1" />
      <BitField name="Address" description="The I2C device address for slave mode." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="SCLH" description="SCH Duty Cycle Register High Half Word. Determines the high time of the I2C clock." start="+0x010" access="Read/Write" reset_value="0x04" reset_mask="0xFFFFFFFF">
      <BitField name="SCLH" description="Count for SCL HIGH time period selection." start="0" size="16" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="16" size="16" />
    </Register>
    <Register name="SCLL" description="SCL Duty Cycle Register Low Half Word. Determines the low time of the I2C clock. SCLL and SCLH together determine the clock frequency generated by an I2C master and certain times used in slave mode." start="+0x014" access="Read/Write" reset_value="0x04" reset_mask="0xFFFFFFFF">
      <BitField name="SCLL" description="Count for SCL low time period selection." start="0" size="16" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="16" size="16" />
    </Register>
    <Register name="CONCLR" description="I2C Control Clear Register. When a one is written to a bit of this register, the corresponding bit in the I2C control register is cleared. Writing a zero has no effect on the corresponding bit in the I2C control register." start="+0x018" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="0" size="2" />
      <BitField name="AAC" description="Assert acknowledge Clear bit." start="2" size="1" />
      <BitField name="SIC" description="I2C interrupt Clear bit." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="1" />
      <BitField name="STAC" description="START flag Clear bit." start="5" size="1" />
      <BitField name="I2ENC" description="I2C interface Disable bit." start="6" size="1" />
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="7" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="MMCTRL" description="Monitor mode control register." start="+0x01C" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="MM_ENA" description="Monitor mode enable." start="0" size="1">
        <Enum name="MONITOR_MODE_DISABLE" description="Monitor mode disabled." start="0" />
        <Enum name="THE_I_2C_MODULE_WILL" description="The I 2C module will enter monitor mode. In this mode the SDA output will be forced high. This will prevent the I2C module from outputting data of any kind (including ACK) onto the I2C data bus. Depending on the state of the ENA_SCL bit, the output may be also forced high, preventing the module from having control over the I2C clock line." start="1" />
      </BitField>
      <BitField name="ENA_SCL" description="SCL output enable." start="1" size="1">
        <Enum name="WHEN_THIS_BIT_IS_CLE" description="When this bit is cleared to 0, the SCL output will be forced high when the module is in monitor mode. As described above, this will prevent the module from having any control over the I2C clock line." start="0" />
        <Enum name="WHEN_THIS_BIT_IS_SET" description="When this bit is set, the I2C module may exercise the same control over the clock line that it would in normal operation. This means that, acting as a slave peripheral, the I2C module can stretch the clock line (hold it low) until it has had time to respond to an I2C interrupt.[1]" start="1" />
      </BitField>
      <BitField name="MATCH_ALL" description="Select interrupt register match." start="2" size="1">
        <Enum name="WHEN_THIS_BIT_IS_CLE" description="When this bit is cleared, an interrupt will only be generated when a match occurs to one of the (up-to) four address registers described above.   That is, the module will respond as a normal slave as far as address-recognition is concerned." start="0" />
        <Enum name="WHEN_THIS_BIT_IS_SET" description="When this bit is set to 1 and the I2C is in monitor mode, an interrupt will be generated on ANY address received. This will enable the part to monitor all traffic on the bus." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. The value read from reserved bits is not defined." start="3" size="29" />
    </Register>
    <Register name="ADR0" description="I2C Slave Address Register. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address." start="+0x020+0" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="GC" description="General Call enable bit." start="0" size="1" />
      <BitField name="Address" description="The I2C device address for slave mode." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="ADR1" description="I2C Slave Address Register. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address." start="+0x020+4" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="GC" description="General Call enable bit." start="0" size="1" />
      <BitField name="Address" description="The I2C device address for slave mode." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="ADR2" description="I2C Slave Address Register. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address." start="+0x020+8" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="GC" description="General Call enable bit." start="0" size="1" />
      <BitField name="Address" description="The I2C device address for slave mode." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="DATA_BUFFER" description="Data buffer register. The contents of the 8 MSBs of the DAT shift register will be transferred to the DATA_BUFFER automatically after every nine bits (8 bits of data plus ACK or NACK) has been received on the bus." start="+0x02C" access="ReadOnly" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="Data" description="This register holds contents of the 8 MSBs of the DAT shift register." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="MASK[0]" description="I2C Slave address mask register" start="+0x030+0" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. This bit reads always back as 0." start="0" size="1" />
      <BitField name="MASK" description="Mask bits." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="MASK[1]" description="I2C Slave address mask register" start="+0x030+4" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. This bit reads always back as 0." start="0" size="1" />
      <BitField name="MASK" description="Mask bits." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="MASK[2]" description="I2C Slave address mask register" start="+0x030+8" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. This bit reads always back as 0." start="0" size="1" />
      <BitField name="MASK" description="Mask bits." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="MASK[3]" description="I2C Slave address mask register" start="+0x030+12" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. This bit reads always back as 0." start="0" size="1" />
      <BitField name="MASK" description="Mask bits." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RTC" description=" Real Time Clock (RTC)  " start="0x40024000">
    <Register name="ILR" description="Interrupt Location Register" start="+0x000" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RTCCIF" description="When one, the Counter Increment Interrupt block generated an interrupt. Writing a one to this bit location clears the counter increment interrupt." start="0" size="1" />
      <BitField name="RTCALF" description="When one, the alarm registers generated an interrupt. Writing a one to this bit location clears the alarm interrupt." start="1" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="21" size="11" />
    </Register>
    <Register name="CCR" description="Clock Control Register" start="+0x008" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="CLKEN" description="Clock Enable." start="0" size="1">
        <Enum name="THE_TIME_COUNTERS_AR" description="The time counters are enabled." start="1" />
        <Enum name="THE_TIME_COUNTERS_AR" description="The time counters are disabled so that they may be initialized." start="0" />
      </BitField>
      <BitField name="CTCRST" description="CTC Reset." start="1" size="1">
        <Enum name="RESET" description="When one, the elements in the internal oscillator divider are reset, and remain reset until CCR[1] is changed to zero. This is the divider that generates the 1 Hz clock from the 32.768 kHz crystal. The state of the divider is not visible to software." start="1" />
        <Enum name="NO_EFFECT_" description="No effect." start="0" />
      </BitField>
      <BitField name="RESERVED" description="Internal test mode controls. These bits must be 0 for normal RTC operation." start="2" size="2" />
      <BitField name="CCALEN" description="Calibration counter enable." start="4" size="1">
        <Enum name="THE_CALIBRATION_COUN" description="The calibration counter is disabled and reset to zero." start="1" />
        <Enum name="THE_CALIBRATION_COUN" description="The calibration counter is enabled and counting, using the 1 Hz clock. When the calibration counter is equal to the value of the CALIBRATION register, the counter resets and repeats counting up to the value of the CALIBRATION register. See Section 30.6.4.2 and  Section 30.6.5." start="0" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="27" />
    </Register>
    <Register name="CIIR" description="Counter Increment Interrupt Register" start="+0x00C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="IMSEC" description="When 1, an increment of the Second value generates an interrupt." start="0" size="1" />
      <BitField name="IMMIN" description="When 1, an increment of the Minute value generates an interrupt." start="1" size="1" />
      <BitField name="IMHOUR" description="When 1, an increment of the Hour value generates an interrupt." start="2" size="1" />
      <BitField name="IMDOM" description="When 1, an increment of the Day of Month value generates an interrupt." start="3" size="1" />
      <BitField name="IMDOW" description="When 1, an increment of the Day of Week value generates an interrupt." start="4" size="1" />
      <BitField name="IMDOY" description="When 1, an increment of the Day of Year value generates an interrupt." start="5" size="1" />
      <BitField name="IMMON" description="When 1, an increment of the Month value generates an interrupt." start="6" size="1" />
      <BitField name="IMYEAR" description="When 1, an increment of the Year value generates an interrupt." start="7" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="AMR" description="Alarm Mask Register" start="+0x010" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="AMRSEC" description="When 1, the Second value is not compared for the alarm." start="0" size="1" />
      <BitField name="AMRMIN" description="When 1, the Minutes value is not compared for the alarm." start="1" size="1" />
      <BitField name="AMRHOUR" description="When 1, the Hour value is not compared for the alarm." start="2" size="1" />
      <BitField name="AMRDOM" description="When 1, the Day of Month value is not compared for the alarm." start="3" size="1" />
      <BitField name="AMRDOW" description="When 1, the Day of Week value is not compared for the alarm." start="4" size="1" />
      <BitField name="AMRDOY" description="When 1, the Day of Year value is not compared for the alarm." start="5" size="1" />
      <BitField name="AMRMON" description="When 1, the Month value is not compared for the alarm." start="6" size="1" />
      <BitField name="AMRYEAR" description="When 1, the Year value is not compared for the alarm." start="7" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="CTIME0" description="Consolidated Time Register 0" start="+0x014" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="SECONDS" description="Seconds value in the range of 0 to 59" start="0" size="6" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="6" size="2" />
      <BitField name="MINUTES" description="Minutes value in the range of 0 to 59" start="8" size="6" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="14" size="2" />
      <BitField name="HOURS" description="Hours value in the range of 0 to 23" start="16" size="5" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="21" size="3" />
      <BitField name="DOW" description="Day of week value in the range of 0 to 6" start="24" size="3" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="27" size="5" />
    </Register>
    <Register name="CTIME1" description="Consolidated Time Register 1" start="+0x018" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="DOM" description="Day of month value in the range of 1 to 28, 29, 30, or 31 (depending on the month and whether it is a leap year)." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="5" size="3" />
      <BitField name="MONTH" description="Month value in the range of 1 to 12." start="8" size="4" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="12" size="4" />
      <BitField name="YEAR" description="Year value in the range of 0 to 4095." start="16" size="12" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="28" size="4" />
    </Register>
    <Register name="CTIME2" description="Consolidated Time Register 2" start="+0x01C" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="DOY" description="Day of year value in the range of 1 to 365 (366 for leap years)." start="0" size="12" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="12" size="20" />
    </Register>
    <Register name="SEC" description="Seconds Counter" start="+0x020" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="SECONDS" description="Seconds value in the range of 0 to 59" start="0" size="6" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="6" size="26" />
    </Register>
    <Register name="MIN" description="Minutes Register" start="+0x024" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MINUTES" description="Minutes value in the range of 0 to 59" start="0" size="6" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="6" size="26" />
    </Register>
    <Register name="HRS" description="Hours Register" start="+0x028" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="HOURS" description="Hours value in the range of 0 to 23" start="0" size="5" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="DOM" description="Day of Month Register" start="+0x02C" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="DOM" description="Day of month value in the range of 1 to 28, 29, 30, or 31 (depending on the month and whether it is a leap year)." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="DOW" description="Day of Week Register" start="+0x030" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="DOW" description="Day of week value in the range of 0 to 6." start="0" size="3" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="3" size="29" />
    </Register>
    <Register name="DOY" description="Day of Year Register" start="+0x034" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="DOY" description="Day of year value in the range of 1 to 365 (366 for leap years)." start="0" size="9" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="9" size="23" />
    </Register>
    <Register name="MONTH" description="Months Register" start="+0x038" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MONTH" description="Month value in the range of 1 to 12." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="YEAR" description="Years Register" start="+0x03C" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="YEAR" description="Year value in the range of 0 to 4095." start="0" size="12" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="12" size="20" />
    </Register>
    <Register name="CALIBRATION" description="Calibration Value Register" start="+0x040" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="CALVAL" description="If enabled, the calibration counter counts up to this value. The maximum value is 131, 072 corresponding to about 36.4 hours. Calibration is disabled if CALVAL = 0." start="0" size="17" />
      <BitField name="CALDIR" description="Calibration direction" start="17" size="1">
        <Enum name="BACKWARD_CALIBRATION" description="Backward calibration. When CALVAL is equal to the calibration counter, the RTC timers will stop incrementing for 1 second." start="1" />
        <Enum name="FORWARD_CALIBRATION_" description="Forward calibration. When CALVAL is equal to the calibration counter, the RTC timers will jump by 2 seconds." start="0" />
      </BitField>
    </Register>
    <Register name="GPREG0" description="General Purpose Register 0" start="+0x044+0" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="GP" description="General purpose storage." start="0" size="32" />
    </Register>
    <Register name="GPREG1" description="General Purpose Register 0" start="+0x044+4" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="GP" description="General purpose storage." start="0" size="32" />
    </Register>
    <Register name="GPREG2" description="General Purpose Register 0" start="+0x044+8" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="GP" description="General purpose storage." start="0" size="32" />
    </Register>
    <Register name="GPREG3" description="General Purpose Register 0" start="+0x044+12" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="GP" description="General purpose storage." start="0" size="32" />
    </Register>
    <Register name="GPREG4" description="General Purpose Register 0" start="+0x044+16" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="GP" description="General purpose storage." start="0" size="32" />
    </Register>
    <Register name="RTC_AUX" description="RTC Auxiliary control register" start="+0x05C" access="Read/Write" reset_value="0x10" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="4" />
      <BitField name="RTC_OSCF" description="RTC Oscillator Fail detect flag. Read: this bit is set if the RTC oscillator stops, and when RTC power is first turned on. An interrupt will occur when this bit is set, the RTC_OSCFEN bit in RTC_AUXEN is a 1, and the RTC interrupt is enabled in the NVIC. Write: writing a 1 to this bit clears the flag." start="4" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="1" />
      <BitField name="RTC_PDOUT" description="When 0: the RTC_ALARM pin reflects the RTC alarm status. When 1: the RTC_ALARM pin indicates Deep Power-down mode." start="6" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="7" size="25" />
    </Register>
    <Register name="RTC_AUXEN" description="RTC Auxiliary Enable register" start="+0x058" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="4" />
      <BitField name="RTC_OSCFEN" description="Oscillator Fail Detect interrupt enable. When 0: the RTC Oscillator Fail detect interrupt is disabled. When 1: the RTC Oscillator Fail detect interrupt is enabled. See Section 30.6.2.5." start="4" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="27" />
    </Register>
    <Register name="ASEC" description="Alarm value for Seconds" start="+0x060" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="SECONDS" description="Seconds value in the range of 0 to 59" start="0" size="6" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="6" size="26" />
    </Register>
    <Register name="AMIN" description="Alarm value for Minutes" start="+0x64" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MINUTES" description="Minutes value in the range of 0 to 59" start="0" size="6" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="6" size="26" />
    </Register>
    <Register name="AHRS" description="Alarm value for Hours" start="+0x068" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="HOURS" description="Hours value in the range of 0 to 23" start="0" size="5" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="ADOM" description="Alarm value for Day of Month" start="+0x06C" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="DOM" description="Day of month value in the range of 1 to 28, 29, 30, or 31 (depending on the month and whether it is a leap year)." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="ADOW" description="Alarm value for Day of Week" start="+0x070" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="DOW" description="Day of week value in the range of 0 to 6." start="0" size="3" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="3" size="29" />
    </Register>
    <Register name="ADOY" description="Alarm value for Day of Year" start="+0x074" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="DOY" description="Day of year value in the range of 1 to 365 (366 for leap years)." start="0" size="9" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="9" size="23" />
    </Register>
    <Register name="AMON" description="Alarm value for Months" start="+0x078" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MONTH" description="Month value in the range of 1 to 12." start="0" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="AYRS" description="Alarm value for Year" start="+0x07C" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="YEAR" description="Year value in the range of 0 to 4095." start="0" size="12" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="12" size="20" />
    </Register>
    <Register name="ERCONTROL" description="Event Monitor/Recorder Control register. Contains bits that control actions for the event channels as well as for Event Monitor/Recorder setup." start="+0x084" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INTWAKE_EN0" description="Interrupt and wakeup enable for channel 0." start="0" size="1">
        <Enum name="NO_INTERRUPT_OR_WAKE" description="No interrupt or wakeup will be generated by event channel 0." start="0" />
        <Enum name="AN_EVENT_IN_CHANNEL_" description="An event in channel 0 will trigger an (RTC) interrupt and a wake-up request." start="1" />
      </BitField>
      <BitField name="GPCLEAR_EN0" description="Enables automatically clearing the RTC general purpose registers when an event occurs on channel 0." start="1" size="1">
        <Enum name="NOGPREG" description="Channel 0 has no influence on the general purpose registers." start="0" />
        <Enum name="CLRGPREG" description="An event in channel 0 will clear the general purpose registers asynchronously." start="1" />
      </BitField>
      <BitField name="POL0" description="Selects the polarity of an event on input pin RTC_EV0." start="2" size="1">
        <Enum name="NEG" description="A channel 0 event is defined as a negative edge on RTC_EV0." start="0" />
        <Enum name="POS" description="A channel 0 event is defined as a positive edge on RTC_EV0." start="1" />
      </BitField>
      <BitField name="EV0_INPUT_EN" description="Event enable control for channel 0.[1]" start="3" size="1">
        <Enum name="DISABLED" description="Event 0 input is disabled and forced high internally." start="0" />
        <Enum name="ENABLED" description="Event 0 input is enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="6" />
      <BitField name="INTWAKE_EN1" description="Interrupt and wakeup enable for channel 1." start="10" size="1">
        <Enum name="NO_INTERRUPT_OR_WAKE" description="No interrupt or wakeup will be generated by event channel 1." start="0" />
        <Enum name="WAKEUP" description="An event in channel 1 will trigger an (RTC) interrupt and a wake-up request." start="1" />
      </BitField>
      <BitField name="GPCLEAR_EN1" description="Enables automatically clearing the RTC general purpose registers when an event occurs on channel 1." start="11" size="1">
        <Enum name="NOGPREG" description="Channel 1 has no influence on the general purpose registers." start="0" />
        <Enum name="CLRGPREG" description="A n event in channel 1 will clear the general purpose registers asynchronously." start="1" />
      </BitField>
      <BitField name="POL1" description="Selects the polarity of an event on input pin RTC_EV1." start="12" size="1">
        <Enum name="NEG" description="A channel 1 event is defined as a negative edge on RTC_EV1." start="0" />
        <Enum name="POS" description="A channel 1 event is defined as a positive edge on RTC_EV1." start="1" />
      </BitField>
      <BitField name="EV1_INPUT_EN" description="Event enable control for channel 1.[1]" start="13" size="1">
        <Enum name="DISABLED" description="Event 1 input is disabled and forced high internally." start="0" />
        <Enum name="ENABLED" description="Event 1 input is enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="14" size="6" />
      <BitField name="INTWAKE_EN2" description="Interrupt and wakeup enable for channel 2." start="20" size="1">
        <Enum name="NO_INTERRUPT_OR_WAKE" description="No interrupt or wakeup will be generated by event channel 2." start="0" />
        <Enum name="WAKEUP" description="An event in channel 2 will trigger an (RTC) interrupt and a wake-up request." start="1" />
      </BitField>
      <BitField name="GPCLEAR_EN2" description="Enables automatically clearing the RTC general purpose registers when an event occurs on channel 2." start="21" size="1">
        <Enum name="NOGPREG" description="Channel 2 has no influence on the general purpose registers." start="0" />
        <Enum name="CLRGPREG" description="An event in channel 2 will clear the general purpose registers asynchronously." start="1" />
      </BitField>
      <BitField name="POL2" description="Selects the polarity of an event on input pin RTC_EV2." start="22" size="1">
        <Enum name="NEG" description="A channel 2 event is defined as a negative edge on RTC_EV2." start="0" />
        <Enum name="POS" description="A channel 2 event is defined as a positive edge on RTC_EV2." start="1" />
      </BitField>
      <BitField name="EV2_INPUT_EN" description="Event enable control for channel 2.[1]" start="23" size="1">
        <Enum name="DISABLED" description="Event 2 input is disabled and forced high internally." start="0" />
        <Enum name="ENABLED" description="Event 2 input is enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="24" size="6" />
      <BitField name="ERMODE" description="Controls enabling the Event Monitor/Recorder and selecting its operating frequency.[2]" start="30" size="2">
        <Enum name="DISABLED" description="Event Monitor/Recorder clocks are disabled. Operation of the Event Monitor/Recorder is disabled except for asynchronous clearing of GP registers if selected." start="0x0" />
        <Enum name="ENABLE_EVENT_MONITOR16HZ" description="Enable Event Monitor/Recorder and select a 16 Hz sample clock for event input edge detection and glitch suppression. Pulses (in either direction) shorter than 62.5 ms to 125 ms will be filtered out." start="0x1" />
        <Enum name="ENABLE_EVENT_MONITOR64HZ" description="Enable Event Monitor/Recorder and select a 64 Hz sample clock for event input edge detection and glitch suppression. Pulses (in either direction) shorter than 15.6 ms to 31.2 ms will be filtered out." start="0x2" />
        <Enum name="ENABLE_EVENT_MONITOR1KHZ" description="Enable Event Monitor/Recorder and select a 1 kHz sample clock for event input edge detection and glitch suppression. Pulses (in either direction) shorter than 1 ms to 2 ms will be filtered out." start="0x3" />
      </BitField>
    </Register>
    <Register name="ERSTATUS" description="Event Monitor/Recorder Status register. Contains status flags for event channels and other Event Monitor/Recorder conditions." start="+0x080" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EV0" description="Event flag for channel 0 (RTC_EV0 pin). Set at the end of any second if there has been an event during the preceding second. This bit is cleared by writing a 1 to it. Writing 0 has no effect." start="0" size="1">
        <Enum name="NO_EVENT_CHANGE_ON_C" description="No event change on channel 0." start="0" />
        <Enum name="AT_LEAST_ONE_EVENT_H" description="At least one event has occurred on channel 0." start="1" />
      </BitField>
      <BitField name="EV1" description="Event flag for channel 1 (RTC_EV1 pin). Set at the end of any second if there has been an event during the preceding second. This bit is cleared by writing a 1 to it. Writing 0 has no effect." start="1" size="1">
        <Enum name="NO_EVENT_CHANGE_ON_C" description="No event change on channel 1." start="0" />
        <Enum name="AT_LEAST_ONE_EVENT_H" description="At least one event has occurred on channel 1." start="1" />
      </BitField>
      <BitField name="EV2" description="Event flag for channel 2 (RTC_EV2 pin). Set at the end of any second if there has been an event during the preceding second. This bit is cleared by writing a 1 to it. Writing 0 has no effect." start="2" size="1">
        <Enum name="NO_EVENT_CHANGE_ON_C" description="No event change on channel 2." start="0" />
        <Enum name="AT_LEAST_ONE_EVENT_H" description="At least one event has occurred on channel 2." start="1" />
      </BitField>
      <BitField name="GP_CLEARED" description="General purpose register asynchronous clear flag. This bit is cleared by writing a 1 to it. Writing 0 has no effect." start="3" size="1">
        <Enum name="NOGPCLR" description="General purpose registers have not been asynchronous cleared." start="0" />
        <Enum name="GPCLR" description="General purpose registers have been asynchronous cleared." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="27" />
      <BitField name="WAKEUP" description="Interrupt/wakeup request flag (Read-only). This bit is cleared by writing a 1 to it. Writing 0 has no effect." start="31" size="1">
        <Enum name="NO_INTERRUPTWAKEUP_" description="No interrupt/wakeup request is pending" start="0" />
        <Enum name="INTWAKEUP_PEND" description="An interrupt/wakeup request is pending." start="1" />
      </BitField>
    </Register>
    <Register name="ERCOUNTERS" description="Event Monitor/Recorder Counters register. Allows reading the counters associated with the event channels." start="+0x088" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="COUNTER0" description="Value of the counter for event 0. If the counter reaches full count (the value 7), it remains there if additional events occur. This counter is cleared when the corresponding EVx bit in the ERSTATUS register is cleared by software." start="0" size="3" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="3" size="5" />
      <BitField name="COUNTER1" description="Value of the counter for event 1. See description for COUNTER0." start="8" size="3" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="11" size="5" />
      <BitField name="COUNTER2" description="Value of the counter for event 2. See description for COUNTER0." start="16" size="3" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="19" size="13" />
    </Register>
    <Register name="ERFIRSTSTAMP0" description="Event Monitor/Recorder First Stamp register for channel 0. Retains the time stamp for the first event on channel 0." start="+0x090+0" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="SEC" description="Seconds value in the range of 0 to 59." start="0" size="6" />
      <BitField name="MIN" description="Minutes value in the range of 0 to 59." start="6" size="6" />
      <BitField name="HOUR" description="Hours value in the range of 0 to 23." start="12" size="5" />
      <BitField name="DOY" description="Day of Year value in the range of 1 to 366." start="17" size="9" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="26" size="6" />
    </Register>
    <Register name="ERFIRSTSTAMP1" description="Event Monitor/Recorder First Stamp register for channel 0. Retains the time stamp for the first event on channel 0." start="+0x090+4" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="SEC" description="Seconds value in the range of 0 to 59." start="0" size="6" />
      <BitField name="MIN" description="Minutes value in the range of 0 to 59." start="6" size="6" />
      <BitField name="HOUR" description="Hours value in the range of 0 to 23." start="12" size="5" />
      <BitField name="DOY" description="Day of Year value in the range of 1 to 366." start="17" size="9" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="26" size="6" />
    </Register>
    <Register name="ERFIRSTSTAMP2" description="Event Monitor/Recorder First Stamp register for channel 0. Retains the time stamp for the first event on channel 0." start="+0x090+8" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="SEC" description="Seconds value in the range of 0 to 59." start="0" size="6" />
      <BitField name="MIN" description="Minutes value in the range of 0 to 59." start="6" size="6" />
      <BitField name="HOUR" description="Hours value in the range of 0 to 23." start="12" size="5" />
      <BitField name="DOY" description="Day of Year value in the range of 1 to 366." start="17" size="9" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="26" size="6" />
    </Register>
    <Register name="ERLASTSTAMP0" description="Event Monitor/Recorder Last Stamp register for channel 0. Retains the time stamp for the last (i.e. most recent) event on channel 0." start="+0x0A0+0" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="SEC" description="Seconds value in the range of 0 to 59." start="0" size="6" />
      <BitField name="MIN" description="Minutes value in the range of 0 to 59." start="6" size="6" />
      <BitField name="HOUR" description="Hours value in the range of 0 to 23." start="12" size="5" />
      <BitField name="DOY" description="Day of Year value in the range of 1 to 366." start="17" size="9" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="26" size="6" />
    </Register>
    <Register name="ERLASTSTAMP1" description="Event Monitor/Recorder Last Stamp register for channel 0. Retains the time stamp for the last (i.e. most recent) event on channel 0." start="+0x0A0+4" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="SEC" description="Seconds value in the range of 0 to 59." start="0" size="6" />
      <BitField name="MIN" description="Minutes value in the range of 0 to 59." start="6" size="6" />
      <BitField name="HOUR" description="Hours value in the range of 0 to 23." start="12" size="5" />
      <BitField name="DOY" description="Day of Year value in the range of 1 to 366." start="17" size="9" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="26" size="6" />
    </Register>
    <Register name="ERLASTSTAMP2" description="Event Monitor/Recorder Last Stamp register for channel 0. Retains the time stamp for the last (i.e. most recent) event on channel 0." start="+0x0A0+8" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="SEC" description="Seconds value in the range of 0 to 59." start="0" size="6" />
      <BitField name="MIN" description="Minutes value in the range of 0 to 59." start="6" size="6" />
      <BitField name="HOUR" description="Hours value in the range of 0 to 23." start="12" size="5" />
      <BitField name="DOY" description="Day of Year value in the range of 1 to 366." start="17" size="9" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="26" size="6" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOINT" description="GPIO" start="0x40028080">
    <Register name="STATUS" description="GPIO overall Interrupt Status." start="+0x000" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="P0Int" description="Port 0 GPIO interrupt pending." start="0" size="1">
        <Enum name="NO_PENDING_INTERRUPT" description="No pending interrupts on Port 0." start="0" />
        <Enum name="AT_LEAST_ONE_PENDING" description="At least one pending interrupt on Port 0." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="1" size="1" />
      <BitField name="P2Int" description="Port 2 GPIO interrupt pending." start="2" size="1">
        <Enum name="NO_PENDING_INTERRUPT" description="No pending interrupts on Port 2." start="0" />
        <Enum name="AT_LEAST_ONE_PENDING" description="At least one pending interrupt on Port 2." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="2" size="30" />
    </Register>
    <Register name="STATR0" description="GPIO Interrupt Status for Rising edge for Port 0." start="+0x004" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="P0_0REI" description="Status of Rising Edge Interrupt for P0[0]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="0" size="1" />
      <BitField name="P0_1REI" description="Status of Rising Edge Interrupt for P0[1]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="1" size="1" />
      <BitField name="P0_2REI" description="Status of Rising Edge Interrupt for P0[2]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="2" size="1" />
      <BitField name="P0_3REI" description="Status of Rising Edge Interrupt for P0[3]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="3" size="1" />
      <BitField name="P0_4REI" description="Status of Rising Edge Interrupt for P0[4]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="4" size="1" />
      <BitField name="P0_5REI" description="Status of Rising Edge Interrupt for P0[5]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="5" size="1" />
      <BitField name="P0_6REI" description="Status of Rising Edge Interrupt for P0[6]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="6" size="1" />
      <BitField name="P0_7REI" description="Status of Rising Edge Interrupt for P0[7]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="7" size="1" />
      <BitField name="P0_8REI" description="Status of Rising Edge Interrupt for P0[8]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="8" size="1" />
      <BitField name="P0_9REI" description="Status of Rising Edge Interrupt for P0[9]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="9" size="1" />
      <BitField name="P0_10REI" description="Status of Rising Edge Interrupt for P0[10]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="10" size="1" />
      <BitField name="P0_11REI" description="Status of Rising Edge Interrupt for P0[11]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="11" size="1" />
      <BitField name="P0_12REI" description="Status of Rising Edge Interrupt for P0[12]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="12" size="1" />
      <BitField name="P0_13REI" description="Status of Rising Edge Interrupt for P0[13]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="13" size="1" />
      <BitField name="P0_14REI" description="Status of Rising Edge Interrupt for P0[14]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="14" size="1" />
      <BitField name="P0_15REI" description="Status of Rising Edge Interrupt for P0[15]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="15" size="1" />
      <BitField name="P0_16REI" description="Status of Rising Edge Interrupt for P0[16]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="16" size="1" />
      <BitField name="P0_17REI" description="Status of Rising Edge Interrupt for P0[17]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="17" size="1" />
      <BitField name="P0_18REI" description="Status of Rising Edge Interrupt for P0[18]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="18" size="1" />
      <BitField name="P0_19REI" description="Status of Rising Edge Interrupt for P0[19]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="19" size="1" />
      <BitField name="P0_20REI" description="Status of Rising Edge Interrupt for P0[20]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="20" size="1" />
      <BitField name="P0_21REI" description="Status of Rising Edge Interrupt for P0[21]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="21" size="1" />
      <BitField name="P0_22REI" description="Status of Rising Edge Interrupt for P0[22]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="22" size="1" />
      <BitField name="P0_23REI" description="Status of Rising Edge Interrupt for P0[23]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="23" size="1" />
      <BitField name="P0_24REI" description="Status of Rising Edge Interrupt for P0[24]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="24" size="1" />
      <BitField name="P0_25REI" description="Status of Rising Edge Interrupt for P0[25]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="25" size="1" />
      <BitField name="P0_26REI" description="Status of Rising Edge Interrupt for P0[26]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="26" size="1" />
      <BitField name="P0_27REI" description="Status of Rising Edge Interrupt for P0[27]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="27" size="1" />
      <BitField name="P0_28REI" description="Status of Rising Edge Interrupt for P0[28]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="28" size="1" />
      <BitField name="P0_29REI" description="Status of Rising Edge Interrupt for P0[29]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="29" size="1" />
      <BitField name="P0_30REI" description="Status of Rising Edge Interrupt for P0[30]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="30" size="1" />
      <BitField name="P0_31REI" description="Status of Rising Edge Interrupt for P0[31]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="31" size="1" />
    </Register>
    <Register name="STATF0" description="GPIO Interrupt Status for Falling edge for Port 0." start="+0x008" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="P0_0FEI" description="Status of Falling Edge Interrupt for P0[0]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="0" size="1" />
      <BitField name="P0_1FEI" description="Status of Falling Edge Interrupt for P0[1]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="1" size="1" />
      <BitField name="P0_2FEI" description="Status of Falling Edge Interrupt for P0[2]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="2" size="1" />
      <BitField name="P0_3FEI" description="Status of Falling Edge Interrupt for P0[3]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="3" size="1" />
      <BitField name="P0_4FEI" description="Status of Falling Edge Interrupt for P0[4]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="4" size="1" />
      <BitField name="P0_5FEI" description="Status of Falling Edge Interrupt for P0[5]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="5" size="1" />
      <BitField name="P0_6FEI" description="Status of Falling Edge Interrupt for P0[6]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="6" size="1" />
      <BitField name="P0_7FEI" description="Status of Falling Edge Interrupt for P0[7]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="7" size="1" />
      <BitField name="P0_8FEI" description="Status of Falling Edge Interrupt for P0[8]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="8" size="1" />
      <BitField name="P0_9FEI" description="Status of Falling Edge Interrupt for P0[9]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="9" size="1" />
      <BitField name="P0_10FEI" description="Status of Falling Edge Interrupt for P0[10]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="10" size="1" />
      <BitField name="P0_11FEI" description="Status of Falling Edge Interrupt for P0[11]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="11" size="1" />
      <BitField name="P0_12FEI" description="Status of Falling Edge Interrupt for P0[12]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="12" size="1" />
      <BitField name="P0_13FEI" description="Status of Falling Edge Interrupt for P0[13]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="13" size="1" />
      <BitField name="P0_14FEI" description="Status of Falling Edge Interrupt for P0[14]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="14" size="1" />
      <BitField name="P0_15FEI" description="Status of Falling Edge Interrupt for P0[15]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="15" size="1" />
      <BitField name="P0_16FEI" description="Status of Falling Edge Interrupt for P0[16]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="16" size="1" />
      <BitField name="P0_17FEI" description="Status of Falling Edge Interrupt for P0[17]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="17" size="1" />
      <BitField name="P0_18FEI" description="Status of Falling Edge Interrupt for P0[18]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="18" size="1" />
      <BitField name="P0_19FEI" description="Status of Falling Edge Interrupt for P0[19]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="19" size="1" />
      <BitField name="P0_20FEI" description="Status of Falling Edge Interrupt for P0[20]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="20" size="1" />
      <BitField name="P0_21FEI" description="Status of Falling Edge Interrupt for P0[21]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="21" size="1" />
      <BitField name="P0_22FEI" description="Status of Falling Edge Interrupt for P0[22]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="22" size="1" />
      <BitField name="P0_23FEI" description="Status of Falling Edge Interrupt for P0[23]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="23" size="1" />
      <BitField name="P0_24FEI" description="Status of Falling Edge Interrupt for P0[24]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="24" size="1" />
      <BitField name="P0_25FEI" description="Status of Falling Edge Interrupt for P0[25]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="25" size="1" />
      <BitField name="P0_26FEI" description="Status of Falling Edge Interrupt for P0[26]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="26" size="1" />
      <BitField name="P0_27FEI" description="Status of Falling Edge Interrupt for P0[27]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="27" size="1" />
      <BitField name="P0_28FEI" description="Status of Falling Edge Interrupt for P0[28]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="28" size="1" />
      <BitField name="P0_29FEI" description="Status of Falling Edge Interrupt for P0[29]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="29" size="1" />
      <BitField name="P0_30FEI" description="Status of Falling Edge Interrupt for P0[30]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="30" size="1" />
      <BitField name="P0_31FEI" description="Status of Falling Edge Interrupt for P0[31]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="31" size="1" />
    </Register>
    <Register name="CLR0" description="GPIO Interrupt Clear." start="+0x00C" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="P0_0CI" description="Clear GPIO port Interrupts for P0[0]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="0" size="1" />
      <BitField name="P0_1CI" description="Clear GPIO port Interrupts for P0[1]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="1" size="1" />
      <BitField name="P0_2CI" description="Clear GPIO port Interrupts for P0[2]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="2" size="1" />
      <BitField name="P0_3CI" description="Clear GPIO port Interrupts for P0[3]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="3" size="1" />
      <BitField name="P0_4CI" description="Clear GPIO port Interrupts for P0[4]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="4" size="1" />
      <BitField name="P0_5CI" description="Clear GPIO port Interrupts for P0[5]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="5" size="1" />
      <BitField name="P0_6CI" description="Clear GPIO port Interrupts for P0[6]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="6" size="1" />
      <BitField name="P0_7CI" description="Clear GPIO port Interrupts for P0[7]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="7" size="1" />
      <BitField name="P0_8CI" description="Clear GPIO port Interrupts for P0[8]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="8" size="1" />
      <BitField name="P0_9CI" description="Clear GPIO port Interrupts for P0[9]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="9" size="1" />
      <BitField name="P0_10CI" description="Clear GPIO port Interrupts for P0[10]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="10" size="1" />
      <BitField name="P0_11CI" description="Clear GPIO port Interrupts for P0[11]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="11" size="1" />
      <BitField name="P0_12CI" description="Clear GPIO port Interrupts for P0[12]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="12" size="1" />
      <BitField name="P0_13CI" description="Clear GPIO port Interrupts for P0[13]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="13" size="1" />
      <BitField name="P0_14CI" description="Clear GPIO port Interrupts for P0[14]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="14" size="1" />
      <BitField name="P0_15CI" description="Clear GPIO port Interrupts for P0[15]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="15" size="1" />
      <BitField name="P0_16CI" description="Clear GPIO port Interrupts for P0[16]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="16" size="1" />
      <BitField name="P0_17CI" description="Clear GPIO port Interrupts for P0[17]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="17" size="1" />
      <BitField name="P0_18CI" description="Clear GPIO port Interrupts for P0[18]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="18" size="1" />
      <BitField name="P0_19CI" description="Clear GPIO port Interrupts for P0[19]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="19" size="1" />
      <BitField name="P0_20CI" description="Clear GPIO port Interrupts for P0[20]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="20" size="1" />
      <BitField name="P0_21CI" description="Clear GPIO port Interrupts for P0[21]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="21" size="1" />
      <BitField name="P0_22CI" description="Clear GPIO port Interrupts for P0[22]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="22" size="1" />
      <BitField name="P0_23CI" description="Clear GPIO port Interrupts for P0[23]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="23" size="1" />
      <BitField name="P0_24CI" description="Clear GPIO port Interrupts for P0[24]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="24" size="1" />
      <BitField name="P0_25CI" description="Clear GPIO port Interrupts for P0[25]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="25" size="1" />
      <BitField name="P0_26CI" description="Clear GPIO port Interrupts for P0[26]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="26" size="1" />
      <BitField name="P0_27CI" description="Clear GPIO port Interrupts for P0[27]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="27" size="1" />
      <BitField name="P0_28CI" description="Clear GPIO port Interrupts for P0[28]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="28" size="1" />
      <BitField name="P0_29CI" description="Clear GPIO port Interrupts for P0[29]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="29" size="1" />
      <BitField name="P0_30CI" description="Clear GPIO port Interrupts for P0[30]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="30" size="1" />
      <BitField name="P0_31CI" description="Clear GPIO port Interrupts for P0[31]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="31" size="1" />
    </Register>
    <Register name="ENR0" description="GPIO Interrupt Enable for Rising edge for Port 0." start="+0x010" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="P0_0ER" description="Enable rising edge interrupt for P0[0]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="0" size="1" />
      <BitField name="P0_1ER" description="Enable rising edge interrupt for P0[1]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="1" size="1" />
      <BitField name="P0_2ER" description="Enable rising edge interrupt for P0[2]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="2" size="1" />
      <BitField name="P0_3ER" description="Enable rising edge interrupt for P0[3]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="3" size="1" />
      <BitField name="P0_4ER" description="Enable rising edge interrupt for P0[4]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="4" size="1" />
      <BitField name="P0_5ER" description="Enable rising edge interrupt for P0[5]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="5" size="1" />
      <BitField name="P0_6ER" description="Enable rising edge interrupt for P0[6]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="6" size="1" />
      <BitField name="P0_7ER" description="Enable rising edge interrupt for P0[7]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="7" size="1" />
      <BitField name="P0_8ER" description="Enable rising edge interrupt for P0[8]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="8" size="1" />
      <BitField name="P0_9ER" description="Enable rising edge interrupt for P0[9]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="9" size="1" />
      <BitField name="P0_10ER" description="Enable rising edge interrupt for P0[10]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="10" size="1" />
      <BitField name="P0_11ER" description="Enable rising edge interrupt for P0[11]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="11" size="1" />
      <BitField name="P0_12ER" description="Enable rising edge interrupt for P0[12]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="12" size="1" />
      <BitField name="P0_13ER" description="Enable rising edge interrupt for P0[13]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="13" size="1" />
      <BitField name="P0_14ER" description="Enable rising edge interrupt for P0[14]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="14" size="1" />
      <BitField name="P0_15ER" description="Enable rising edge interrupt for P0[15]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="15" size="1" />
      <BitField name="P0_16ER" description="Enable rising edge interrupt for P0[16]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="16" size="1" />
      <BitField name="P0_17ER" description="Enable rising edge interrupt for P0[17]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="17" size="1" />
      <BitField name="P0_18ER" description="Enable rising edge interrupt for P0[18]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="18" size="1" />
      <BitField name="P0_19ER" description="Enable rising edge interrupt for P0[19]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="19" size="1" />
      <BitField name="P0_20ER" description="Enable rising edge interrupt for P0[20]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="20" size="1" />
      <BitField name="P0_21ER" description="Enable rising edge interrupt for P0[21]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="21" size="1" />
      <BitField name="P0_22ER" description="Enable rising edge interrupt for P0[22]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="22" size="1" />
      <BitField name="P0_23ER" description="Enable rising edge interrupt for P0[23]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="23" size="1" />
      <BitField name="P0_24ER" description="Enable rising edge interrupt for P0[24]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="24" size="1" />
      <BitField name="P0_25ER" description="Enable rising edge interrupt for P0[25]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="25" size="1" />
      <BitField name="P0_26ER" description="Enable rising edge interrupt for P0[26]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="26" size="1" />
      <BitField name="P0_27ER" description="Enable rising edge interrupt for P0[27]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="27" size="1" />
      <BitField name="P0_28ER" description="Enable rising edge interrupt for P0[28]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="28" size="1" />
      <BitField name="P0_29ER" description="Enable rising edge interrupt for P0[29]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="29" size="1" />
      <BitField name="P0_30ER" description="Enable rising edge interrupt for P0[30]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="30" size="1" />
      <BitField name="P0_31ER" description="Enable rising edge interrupt for P0[31]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="31" size="1" />
    </Register>
    <Register name="ENF0" description="GPIO Interrupt Enable for Falling edge for Port 0." start="+0x014" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="P0_0EF" description="Enable falling edge interrupt for P0[0]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="0" size="1" />
      <BitField name="P0_1EF" description="Enable falling edge interrupt for P0[1]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="1" size="1" />
      <BitField name="P0_2EF" description="Enable falling edge interrupt for P0[2]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="2" size="1" />
      <BitField name="P0_3EF" description="Enable falling edge interrupt for P0[3]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="3" size="1" />
      <BitField name="P0_4EF" description="Enable falling edge interrupt for P0[4]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="4" size="1" />
      <BitField name="P0_5EF" description="Enable falling edge interrupt for P0[5]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="5" size="1" />
      <BitField name="P0_6EF" description="Enable falling edge interrupt for P0[6]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="6" size="1" />
      <BitField name="P0_7EF" description="Enable falling edge interrupt for P0[7]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="7" size="1" />
      <BitField name="P0_8EF" description="Enable falling edge interrupt for P0[8]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="8" size="1" />
      <BitField name="P0_9EF" description="Enable falling edge interrupt for P0[9]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="9" size="1" />
      <BitField name="P0_10EF" description="Enable falling edge interrupt for P0[10]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="10" size="1" />
      <BitField name="P0_11EF" description="Enable falling edge interrupt for P0[11]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="11" size="1" />
      <BitField name="P0_12EF" description="Enable falling edge interrupt for P0[12]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="12" size="1" />
      <BitField name="P0_13EF" description="Enable falling edge interrupt for P0[13]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="13" size="1" />
      <BitField name="P0_14EF" description="Enable falling edge interrupt for P0[14]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="14" size="1" />
      <BitField name="P0_15EF" description="Enable falling edge interrupt for P0[15]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="15" size="1" />
      <BitField name="P0_16EF" description="Enable falling edge interrupt for P0[16]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="16" size="1" />
      <BitField name="P0_17EF" description="Enable falling edge interrupt for P0[17]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="17" size="1" />
      <BitField name="P0_18EF" description="Enable falling edge interrupt for P0[18]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="18" size="1" />
      <BitField name="P0_19EF" description="Enable falling edge interrupt for P0[19]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="19" size="1" />
      <BitField name="P0_20EF" description="Enable falling edge interrupt for P0[20]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="20" size="1" />
      <BitField name="P0_21EF" description="Enable falling edge interrupt for P0[21]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="21" size="1" />
      <BitField name="P0_22EF" description="Enable falling edge interrupt for P0[22]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="22" size="1" />
      <BitField name="P0_23EF" description="Enable falling edge interrupt for P0[23]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="23" size="1" />
      <BitField name="P0_24EF" description="Enable falling edge interrupt for P0[24]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="24" size="1" />
      <BitField name="P0_25EF" description="Enable falling edge interrupt for P0[25]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="25" size="1" />
      <BitField name="P0_26EF" description="Enable falling edge interrupt for P0[26]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="26" size="1" />
      <BitField name="P0_27EF" description="Enable falling edge interrupt for P0[27]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="27" size="1" />
      <BitField name="P0_28EF" description="Enable falling edge interrupt for P0[28]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="28" size="1" />
      <BitField name="P0_29EF" description="Enable falling edge interrupt for P0[29]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="29" size="1" />
      <BitField name="P0_30EF" description="Enable falling edge interrupt for P0[30]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="30" size="1" />
      <BitField name="P0_31EF" description="Enable falling edge interrupt for P0[31]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="31" size="1" />
    </Register>
    <Register name="STATR2" description="GPIO Interrupt Status for Rising edge for Port 0." start="+0x024" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="P2_0REI" description="Status of Rising Edge Interrupt for P2[0]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="0" size="1" />
      <BitField name="P2_1REI" description="Status of Rising Edge Interrupt for P2[1]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="1" size="1" />
      <BitField name="P2_2REI" description="Status of Rising Edge Interrupt for P2[2]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="2" size="1" />
      <BitField name="P2_3REI" description="Status of Rising Edge Interrupt for P2[3]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="3" size="1" />
      <BitField name="P2_4REI" description="Status of Rising Edge Interrupt for P2[4]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="4" size="1" />
      <BitField name="P2_5REI" description="Status of Rising Edge Interrupt for P2[5]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="5" size="1" />
      <BitField name="P2_6REI" description="Status of Rising Edge Interrupt for P2[6]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="6" size="1" />
      <BitField name="P2_7REI" description="Status of Rising Edge Interrupt for P2[7]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="7" size="1" />
      <BitField name="P2_8REI" description="Status of Rising Edge Interrupt for P2[8]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="8" size="1" />
      <BitField name="P2_9REI" description="Status of Rising Edge Interrupt for P2[9]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="9" size="1" />
      <BitField name="P2_10REI" description="Status of Rising Edge Interrupt for P2[10]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="10" size="1" />
      <BitField name="P2_11REI" description="Status of Rising Edge Interrupt for P2[11]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="11" size="1" />
      <BitField name="P2_12REI" description="Status of Rising Edge Interrupt for P2[12]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="12" size="1" />
      <BitField name="P2_13REI" description="Status of Rising Edge Interrupt for P2[13]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="13" size="1" />
      <BitField name="P2_14REI" description="Status of Rising Edge Interrupt for P2[14]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="14" size="1" />
      <BitField name="P2_15REI" description="Status of Rising Edge Interrupt for P2[15]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="15" size="1" />
      <BitField name="P2_16REI" description="Status of Rising Edge Interrupt for P2[16]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="16" size="1" />
      <BitField name="P2_17REI" description="Status of Rising Edge Interrupt for P2[17]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="17" size="1" />
      <BitField name="P2_18REI" description="Status of Rising Edge Interrupt for P2[18]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="18" size="1" />
      <BitField name="P2_19REI" description="Status of Rising Edge Interrupt for P2[19]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="19" size="1" />
      <BitField name="P2_20REI" description="Status of Rising Edge Interrupt for P2[20]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="20" size="1" />
      <BitField name="P2_21REI" description="Status of Rising Edge Interrupt for P2[21]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="21" size="1" />
      <BitField name="P2_22REI" description="Status of Rising Edge Interrupt for P2[22]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="22" size="1" />
      <BitField name="P2_23REI" description="Status of Rising Edge Interrupt for P2[23]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="23" size="1" />
      <BitField name="P2_24REI" description="Status of Rising Edge Interrupt for P2[24]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="24" size="1" />
      <BitField name="P2_25REI" description="Status of Rising Edge Interrupt for P2[25]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="25" size="1" />
      <BitField name="P2_26REI" description="Status of Rising Edge Interrupt for P2[26]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="26" size="1" />
      <BitField name="P2_27REI" description="Status of Rising Edge Interrupt for P2[27]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="27" size="1" />
      <BitField name="P2_28REI" description="Status of Rising Edge Interrupt for P2[28]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="28" size="1" />
      <BitField name="P2_29REI" description="Status of Rising Edge Interrupt for P2[29]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="29" size="1" />
      <BitField name="P2_30REI" description="Status of Rising Edge Interrupt for P2[30]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="30" size="1" />
      <BitField name="P2_31REI" description="Status of Rising Edge Interrupt for P2[31]. 0 = No rising edge detected. 1 = Rising edge interrupt generated." start="31" size="1" />
    </Register>
    <Register name="STATF2" description="GPIO Interrupt Status for Falling edge for Port 0." start="+0x028" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="P2_0FEI" description="Status of Falling Edge Interrupt for P2[0]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="0" size="1" />
      <BitField name="P2_1FEI" description="Status of Falling Edge Interrupt for P2[1]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="1" size="1" />
      <BitField name="P2_2FEI" description="Status of Falling Edge Interrupt for P2[2]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="2" size="1" />
      <BitField name="P2_3FEI" description="Status of Falling Edge Interrupt for P2[3]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="3" size="1" />
      <BitField name="P2_4FEI" description="Status of Falling Edge Interrupt for P2[4]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="4" size="1" />
      <BitField name="P2_5FEI" description="Status of Falling Edge Interrupt for P2[5]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="5" size="1" />
      <BitField name="P2_6FEI" description="Status of Falling Edge Interrupt for P2[6]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="6" size="1" />
      <BitField name="P2_7FEI" description="Status of Falling Edge Interrupt for P2[7]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="7" size="1" />
      <BitField name="P2_8FEI" description="Status of Falling Edge Interrupt for P2[8]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="8" size="1" />
      <BitField name="P2_9FEI" description="Status of Falling Edge Interrupt for P2[9]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="9" size="1" />
      <BitField name="P2_10FEI" description="Status of Falling Edge Interrupt for P2[10]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="10" size="1" />
      <BitField name="P2_11FEI" description="Status of Falling Edge Interrupt for P2[11]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="11" size="1" />
      <BitField name="P2_12FEI" description="Status of Falling Edge Interrupt for P2[12]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="12" size="1" />
      <BitField name="P2_13FEI" description="Status of Falling Edge Interrupt for P2[13]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="13" size="1" />
      <BitField name="P2_14FEI" description="Status of Falling Edge Interrupt for P2[14]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="14" size="1" />
      <BitField name="P2_15FEI" description="Status of Falling Edge Interrupt for P2[15]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="15" size="1" />
      <BitField name="P2_16FEI" description="Status of Falling Edge Interrupt for P2[16]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="16" size="1" />
      <BitField name="P2_17FEI" description="Status of Falling Edge Interrupt for P2[17]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="17" size="1" />
      <BitField name="P2_18FEI" description="Status of Falling Edge Interrupt for P2[18]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="18" size="1" />
      <BitField name="P2_19FEI" description="Status of Falling Edge Interrupt for P2[19]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="19" size="1" />
      <BitField name="P2_20FEI" description="Status of Falling Edge Interrupt for P2[20]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="20" size="1" />
      <BitField name="P2_21FEI" description="Status of Falling Edge Interrupt for P2[21]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="21" size="1" />
      <BitField name="P2_22FEI" description="Status of Falling Edge Interrupt for P2[22]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="22" size="1" />
      <BitField name="P2_23FEI" description="Status of Falling Edge Interrupt for P2[23]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="23" size="1" />
      <BitField name="P2_24FEI" description="Status of Falling Edge Interrupt for P2[24]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="24" size="1" />
      <BitField name="P2_25FEI" description="Status of Falling Edge Interrupt for P2[25]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="25" size="1" />
      <BitField name="P2_26FEI" description="Status of Falling Edge Interrupt for P2[26]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="26" size="1" />
      <BitField name="P2_27FEI" description="Status of Falling Edge Interrupt for P2[27]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="27" size="1" />
      <BitField name="P2_28FEI" description="Status of Falling Edge Interrupt for P2[28]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="28" size="1" />
      <BitField name="P2_29FEI" description="Status of Falling Edge Interrupt for P2[29]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="29" size="1" />
      <BitField name="P2_30FEI" description="Status of Falling Edge Interrupt for P2[30]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="30" size="1" />
      <BitField name="P2_31FEI" description="Status of Falling Edge Interrupt for P2[31]. 0 = No falling edge detected. 1 = Falling edge interrupt generated." start="31" size="1" />
    </Register>
    <Register name="CLR2" description="GPIO Interrupt Clear." start="+0x02C" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="P2_0CI" description="Clear GPIO port Interrupts for P2[0]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="0" size="1" />
      <BitField name="P2_1CI" description="Clear GPIO port Interrupts for P2[1]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="1" size="1" />
      <BitField name="P2_2CI" description="Clear GPIO port Interrupts for P2[2]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="2" size="1" />
      <BitField name="P2_3CI" description="Clear GPIO port Interrupts for P2[3]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="3" size="1" />
      <BitField name="P2_4CI" description="Clear GPIO port Interrupts for P2[4]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="4" size="1" />
      <BitField name="P2_5CI" description="Clear GPIO port Interrupts for P2[5]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="5" size="1" />
      <BitField name="P2_6CI" description="Clear GPIO port Interrupts for P2[6]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="6" size="1" />
      <BitField name="P2_7CI" description="Clear GPIO port Interrupts for P2[7]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="7" size="1" />
      <BitField name="P2_8CI" description="Clear GPIO port Interrupts for P2[8]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="8" size="1" />
      <BitField name="P2_9CI" description="Clear GPIO port Interrupts for P2[9]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="9" size="1" />
      <BitField name="P2_10CI" description="Clear GPIO port Interrupts for P2[10]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="10" size="1" />
      <BitField name="P2_11CI" description="Clear GPIO port Interrupts for P2[11]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="11" size="1" />
      <BitField name="P2_12CI" description="Clear GPIO port Interrupts for P2[12]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="12" size="1" />
      <BitField name="P2_13CI" description="Clear GPIO port Interrupts for P2[13]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="13" size="1" />
      <BitField name="P2_14CI" description="Clear GPIO port Interrupts for P2[14]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="14" size="1" />
      <BitField name="P2_15CI" description="Clear GPIO port Interrupts for P2[15]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="15" size="1" />
      <BitField name="P2_16CI" description="Clear GPIO port Interrupts for P2[16]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="16" size="1" />
      <BitField name="P2_17CI" description="Clear GPIO port Interrupts for P2[17]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="17" size="1" />
      <BitField name="P2_18CI" description="Clear GPIO port Interrupts for P2[18]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="18" size="1" />
      <BitField name="P2_19CI" description="Clear GPIO port Interrupts for P2[19]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="19" size="1" />
      <BitField name="P2_20CI" description="Clear GPIO port Interrupts for P2[20]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="20" size="1" />
      <BitField name="P2_21CI" description="Clear GPIO port Interrupts for P2[21]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="21" size="1" />
      <BitField name="P2_22CI" description="Clear GPIO port Interrupts for P2[22]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="22" size="1" />
      <BitField name="P2_23CI" description="Clear GPIO port Interrupts for P2[23]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="23" size="1" />
      <BitField name="P2_24CI" description="Clear GPIO port Interrupts for P2[24]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="24" size="1" />
      <BitField name="P2_25CI" description="Clear GPIO port Interrupts for P2[25]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="25" size="1" />
      <BitField name="P2_26CI" description="Clear GPIO port Interrupts for P2[26]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="26" size="1" />
      <BitField name="P2_27CI" description="Clear GPIO port Interrupts for P2[27]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="27" size="1" />
      <BitField name="P2_28CI" description="Clear GPIO port Interrupts for P2[28]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="28" size="1" />
      <BitField name="P2_29CI" description="Clear GPIO port Interrupts for P2[29]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="29" size="1" />
      <BitField name="P2_30CI" description="Clear GPIO port Interrupts for P2[30]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="30" size="1" />
      <BitField name="P2_31CI" description="Clear GPIO port Interrupts for P2[31]. 0 = No effect. 1 = Clear corresponding bits in IOnINTSTATR and IOnSTATF." start="31" size="1" />
    </Register>
    <Register name="ENR2" description="GPIO Interrupt Enable for Rising edge for Port 0." start="+0x030" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="P2_0ER" description="Enable rising edge interrupt for P2[0]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="0" size="1" />
      <BitField name="P2_1ER" description="Enable rising edge interrupt for P2[1]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="1" size="1" />
      <BitField name="P2_2ER" description="Enable rising edge interrupt for P2[2]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="2" size="1" />
      <BitField name="P2_3ER" description="Enable rising edge interrupt for P2[3]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="3" size="1" />
      <BitField name="P2_4ER" description="Enable rising edge interrupt for P2[4]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="4" size="1" />
      <BitField name="P2_5ER" description="Enable rising edge interrupt for P2[5]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="5" size="1" />
      <BitField name="P2_6ER" description="Enable rising edge interrupt for P2[6]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="6" size="1" />
      <BitField name="P2_7ER" description="Enable rising edge interrupt for P2[7]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="7" size="1" />
      <BitField name="P2_8ER" description="Enable rising edge interrupt for P2[8]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="8" size="1" />
      <BitField name="P2_9ER" description="Enable rising edge interrupt for P2[9]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="9" size="1" />
      <BitField name="P2_10ER" description="Enable rising edge interrupt for P2[10]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="10" size="1" />
      <BitField name="P2_11ER" description="Enable rising edge interrupt for P2[11]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="11" size="1" />
      <BitField name="P2_12ER" description="Enable rising edge interrupt for P2[12]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="12" size="1" />
      <BitField name="P2_13ER" description="Enable rising edge interrupt for P2[13]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="13" size="1" />
      <BitField name="P2_14ER" description="Enable rising edge interrupt for P2[14]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="14" size="1" />
      <BitField name="P2_15ER" description="Enable rising edge interrupt for P2[15]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="15" size="1" />
      <BitField name="P2_16ER" description="Enable rising edge interrupt for P2[16]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="16" size="1" />
      <BitField name="P2_17ER" description="Enable rising edge interrupt for P2[17]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="17" size="1" />
      <BitField name="P2_18ER" description="Enable rising edge interrupt for P2[18]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="18" size="1" />
      <BitField name="P2_19ER" description="Enable rising edge interrupt for P2[19]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="19" size="1" />
      <BitField name="P2_20ER" description="Enable rising edge interrupt for P2[20]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="20" size="1" />
      <BitField name="P2_21ER" description="Enable rising edge interrupt for P2[21]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="21" size="1" />
      <BitField name="P2_22ER" description="Enable rising edge interrupt for P2[22]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="22" size="1" />
      <BitField name="P2_23ER" description="Enable rising edge interrupt for P2[23]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="23" size="1" />
      <BitField name="P2_24ER" description="Enable rising edge interrupt for P2[24]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="24" size="1" />
      <BitField name="P2_25ER" description="Enable rising edge interrupt for P2[25]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="25" size="1" />
      <BitField name="P2_26ER" description="Enable rising edge interrupt for P2[26]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="26" size="1" />
      <BitField name="P2_27ER" description="Enable rising edge interrupt for P2[27]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="27" size="1" />
      <BitField name="P2_28ER" description="Enable rising edge interrupt for P2[28]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="28" size="1" />
      <BitField name="P2_29ER" description="Enable rising edge interrupt for P2[29]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="29" size="1" />
      <BitField name="P2_30ER" description="Enable rising edge interrupt for P2[30]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="30" size="1" />
      <BitField name="P2_31ER" description="Enable rising edge interrupt for P2[31]. 0 = Disable rising edge interrupt. 1 = Enable rising edge interrupt." start="31" size="1" />
    </Register>
    <Register name="ENF2" description="GPIO Interrupt Enable for Falling edge for Port 0." start="+0x034" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="P2_0EF" description="Enable falling edge interrupt for P2[0]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="0" size="1" />
      <BitField name="P2_1EF" description="Enable falling edge interrupt for P2[1]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="1" size="1" />
      <BitField name="P2_2EF" description="Enable falling edge interrupt for P2[2]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="2" size="1" />
      <BitField name="P2_3EF" description="Enable falling edge interrupt for P2[3]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="3" size="1" />
      <BitField name="P2_4EF" description="Enable falling edge interrupt for P2[4]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="4" size="1" />
      <BitField name="P2_5EF" description="Enable falling edge interrupt for P2[5]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="5" size="1" />
      <BitField name="P2_6EF" description="Enable falling edge interrupt for P2[6]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="6" size="1" />
      <BitField name="P2_7EF" description="Enable falling edge interrupt for P2[7]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="7" size="1" />
      <BitField name="P2_8EF" description="Enable falling edge interrupt for P2[8]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="8" size="1" />
      <BitField name="P2_9EF" description="Enable falling edge interrupt for P2[9]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="9" size="1" />
      <BitField name="P2_10EF" description="Enable falling edge interrupt for P2[10]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="10" size="1" />
      <BitField name="P2_11EF" description="Enable falling edge interrupt for P2[11]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="11" size="1" />
      <BitField name="P2_12EF" description="Enable falling edge interrupt for P2[12]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="12" size="1" />
      <BitField name="P2_13EF" description="Enable falling edge interrupt for P2[13]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="13" size="1" />
      <BitField name="P2_14EF" description="Enable falling edge interrupt for P2[14]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="14" size="1" />
      <BitField name="P2_15EF" description="Enable falling edge interrupt for P2[15]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="15" size="1" />
      <BitField name="P2_16EF" description="Enable falling edge interrupt for P2[16]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="16" size="1" />
      <BitField name="P2_17EF" description="Enable falling edge interrupt for P2[17]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="17" size="1" />
      <BitField name="P2_18EF" description="Enable falling edge interrupt for P2[18]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="18" size="1" />
      <BitField name="P2_19EF" description="Enable falling edge interrupt for P2[19]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="19" size="1" />
      <BitField name="P2_20EF" description="Enable falling edge interrupt for P2[20]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="20" size="1" />
      <BitField name="P2_21EF" description="Enable falling edge interrupt for P2[21]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="21" size="1" />
      <BitField name="P2_22EF" description="Enable falling edge interrupt for P2[22]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="22" size="1" />
      <BitField name="P2_23EF" description="Enable falling edge interrupt for P2[23]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="23" size="1" />
      <BitField name="P2_24EF" description="Enable falling edge interrupt for P2[24]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="24" size="1" />
      <BitField name="P2_25EF" description="Enable falling edge interrupt for P2[25]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="25" size="1" />
      <BitField name="P2_26EF" description="Enable falling edge interrupt for P2[26]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="26" size="1" />
      <BitField name="P2_27EF" description="Enable falling edge interrupt for P2[27]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="27" size="1" />
      <BitField name="P2_28EF" description="Enable falling edge interrupt for P2[28]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="28" size="1" />
      <BitField name="P2_29EF" description="Enable falling edge interrupt for P2[29]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="29" size="1" />
      <BitField name="P2_30EF" description="Enable falling edge interrupt for P2[30]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="30" size="1" />
      <BitField name="P2_31EF" description="Enable falling edge interrupt for P2[31]. 0 = Disable falling edge interrupt. 1 = Enable falling edge interrupt." start="31" size="1" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="IOCON" description="IOCON pin configuration" start="0x4002C000">
    <Register name="P0_0" description="I/O configuration register for pin P0[0]" start="+0x0" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[0]" start="0" size="3">
        <Enum name="P0_0" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="CAN_RD1" description="CAN1 receiver input." start="0x1" />
        <Enum name="U3_TXD" description="Transmitter output for UART3." start="0x2" />
        <Enum name="I2C1_SDA" description="I2C1 data input/output(this pin does not use a specialized I2C                                             pad)." start="0x3" />
        <Enum name="U0_TXD" description="Transmitter output for UART0." start="0x4" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_1" description="I/O configuration register for pin P0[1]" start="+0x4" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[1]" start="0" size="3">
        <Enum name="P0_1" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="CAN_TD1" description="CAN1 transmitter output." start="0x1" />
        <Enum name="U3_RXD" description="Receiver input for UART3." start="0x2" />
        <Enum name="I2C1_SCL" description="I2C1 clock                                             input/output (this pin does not use a specialized I2C                                             pad)." start="0x3" />
        <Enum name="U0_RXD" description="Receiver input for UART0." start="0x4" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_2" description="I/O configuration register for pin P0[2]" start="+0x8" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[2]" start="0" size="3">
        <Enum name="P0_2" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="U0_TXD" description="Transmitter output for UART0." start="0x1" />
        <Enum name="U3_TXD" description="Transmitter output for UART3." start="0x2" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_3" description="I/O configuration register for pin P0[3]" start="+0xC" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[3]" start="0" size="3">
        <Enum name="P0_3" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="U0_RXD" description="Receiver input for UART0." start="0x1" />
        <Enum name="U3_RXD" description="Receiver input for UART3." start="0x2" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_4" description="I/O configuration register for pin P0[4]" start="+0x10" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[4]" start="0" size="3">
        <Enum name="P0_4" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="I2S_RX_SCK" description="I2S Receive clock. It                                             is driven by the master and received by the slave.                                             Corresponds to the signal SCK in the                                                   I2S-bus                                                 specification." start="0x1" />
        <Enum name="CAN_RD2" description="CAN2 receiver input." start="0x2" />
        <Enum name="T2_CAP0" description="Capture input for Timer 2, channel 0." start="0x3" />
        <Enum name="LCD_VD_0" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_5" description="I/O configuration register for pin P0[5]" start="+0x14" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[5]" start="0" size="3">
        <Enum name="P0_5" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="I2S_RX_WS" description="I2S Receive word                                             select. It is driven by the master and received by the                                             slave. Corresponds to the signal WS in the                                                   I2S-bus                                                 specification." start="0x1" />
        <Enum name="CAN_TD2" description="CAN2 transmitter output." start="0x2" />
        <Enum name="T2_CAP1" description="Capture input for Timer 2, channel 1." start="0x3" />
        <Enum name="LCD_VD_1" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_6" description="I/O configuration register for pin P0[6]" start="+0x18" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[6]" start="0" size="3">
        <Enum name="P0_6" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="I2S_RX_SDA" description="I2S Receive data. It                                             is driven by the transmitter and read by the receiver.                                             Corresponds to the signal SD in the                                                   I2S-bus                                                 specification." start="0x1" />
        <Enum name="SSP1_SSEL" description="Slave Select for SSP1." start="0x2" />
        <Enum name="T2_MAT0" description="Match output for Timer 2, channel 0." start="0x3" />
        <Enum name="U1_RTS" description="Request to Send output for UART1. Can also be                                             configured to be an RS-485/EIA-485 output enable signal                                             for UART1." start="0x4" />
        <Enum name="LCD_VD_8" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_7" description="I/O configuration register for pin P0[7] " start="+0x1C" access="Read/Write" reset_value="0x000000A0" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[7] " start="0" size="3">
        <Enum name="P0_7" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="I2S_TX_SCK" description="I2S transmit clock. It                                             is driven by the master and received by the slave.                                             Corresponds to the signal SCK in the                                                   I2S-bus                                                 specification." start="0x1" />
        <Enum name="SSP1_SCK" description="Serial Clock for SSP1." start="0x2" />
        <Enum name="T2_MAT1" description="Match output for Timer 2, channel 1." start="0x3" />
        <Enum name="RTC_EV0" description="Event input 0 to Event                                             Monitor/Recorder." start="0x4" />
        <Enum name="LCD_VD_9" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="1" />
      <BitField name="FILTER" description="Glitch filter control" start="8" size="1">
        <Enum name="ENABLED" description="Noise pulses below approximately 10 ns are filtered&#xa;                                out." start="0" />
        <Enum name="DISABLED" description="No input filtering is done." start="1" />
      </BitField>
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_8" description="I/O configuration register for pin P0[8] " start="+0x20" access="Read/Write" reset_value="0x000000A0" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[8] " start="0" size="3">
        <Enum name="P0_8" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="I2S_TX_WS" description="I2S Transmit word                                             select. It is driven by the master and received by the                                             slave. Corresponds to the signal WS in the                                                   I2S-bus                                                 specification." start="0x1" />
        <Enum name="SSP1_MISO" description="Master In Slave Out for SSP1." start="0x2" />
        <Enum name="T2_MAT2" description="Match output for Timer 2, channel 2." start="0x3" />
        <Enum name="RTC_EV1" description="Event input 1 to Event                                             Monitor/Recorder." start="0x4" />
        <Enum name="LCD_VD_16" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="1" />
      <BitField name="FILTER" description="Glitch filter control" start="8" size="1">
        <Enum name="ENABLED" description="Noise pulses below approximately 10 ns are filtered&#xa;                                out." start="0" />
        <Enum name="DISABLED" description="No input filtering is done." start="1" />
      </BitField>
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_9" description="I/O configuration register for pin P0[9]" start="+0x24" access="Read/Write" reset_value="0x000000A0" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[9]" start="0" size="3">
        <Enum name="P0_9" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="I2S_TX_SDA" description="I2S transmit data. It                                             is driven by the transmitter and read by the receiver.                                             Corresponds to the signal SD in the                                                   I2S-bus                                                 specification." start="0x1" />
        <Enum name="SSP1_MOSI" description="Master Out Slave In for SSP1." start="0x2" />
        <Enum name="T2_MAT3" description="Match output for Timer 2, channel 3." start="0x3" />
        <Enum name="RTC_EV2" description="Event input 2 to Event                                             Monitor/Recorder." start="0x4" />
        <Enum name="LCD_VD_17" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="1" />
      <BitField name="FILTER" description="Glitch filter control" start="8" size="1">
        <Enum name="ENABLED" description="Noise pulses below approximately 10 ns are filtered&#xa;                                out." start="0" />
        <Enum name="DISABLED" description="No input filtering is done." start="1" />
      </BitField>
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_10" description="I/O configuration register for pin P0[10]" start="+0x28" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[10]" start="0" size="3">
        <Enum name="P0_10" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="U2_TXD" description="Transmitter output for UART2." start="0x1" />
        <Enum name="I2C2_SDA" description="I2C2 data input/output                                             (this pin does not use a specialized I2C                                             pad)." start="0x2" />
        <Enum name="T3_MAT0" description="Match output for Timer 3, channel 0." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_11" description="I/O configuration register for pin P0[11]" start="+0x2C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[11]" start="0" size="3">
        <Enum name="P0_11" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="U2_RXD" description="Receiver input for UART2." start="0x1" />
        <Enum name="I2C2_SCL" description="I2C2 clock                                             input/output (this pin does not use a specialized I2C                                             pad)." start="0x2" />
        <Enum name="T3_MAT1" description="Match output for Timer 3, channel 1." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_12" description="I/O configuration register for pin P0[12]" start="+0x30" access="Read/Write" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[12]" start="0" size="3">
        <Enum name="P0_12" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_PPWR2" description="Port Power enable signal for USB port                                             2." start="0x1" />
        <Enum name="SSP1_MISO" description="Master In Slave Out for SSP1." start="0x2" />
        <Enum name="ADC0_IN_6" description="A/D converter 0, input 6. When configured as an                                             ADC input, the digital function of the pin must be                                             disabled." start="0x3" />
      </BitField>
    </Register>
    <Register name="P0_13" description="I/O configuration register for pin P0[13]" start="+0x34" access="Read/Write" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[13]" start="0" size="3">
        <Enum name="P0_13" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_UP_LED2" description="USB port 2 GoodLink LED indicator. It is LOW when                                             the device is configured (non-control endpoints                                             enabled), or when the host is enabled and has detected a                                             device on the bus. It is HIGH when the device is not                                             configured, or when host is enabled and has not detected                                             a device on the bus, or during global suspend. It                                             transitions between LOW and HIGH (flashes) when the host                                             is enabled and detects activity on the bus." start="0x1" />
        <Enum name="SSP1_MOSI" description="Master Out Slave In for SSP1." start="0x2" />
        <Enum name="ADC0_IN_7" description="A/D converter 0, input 7. When configured as an                                             ADC input, the digital function of the pin must be                                             disabled." start="0x3" />
      </BitField>
    </Register>
    <Register name="P0_14" description="I/O configuration register for pin P0[14]" start="+0x38" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[14]" start="0" size="3">
        <Enum name="P0_14" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_HSTEN2" description="Host Enabled status for USB port 2." start="0x1" />
        <Enum name="SSP1_SSEL" description="Slave Select for SSP1." start="0x2" />
        <Enum name="USB_CONNECT2" description="SoftConnect control for USB port 2. Signal used                                             to switch an external 1.5 kW                                             resistor under software control. Used with the                                             SoftConnect USB feature." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_15" description="I/O configuration register for pin P0[15]" start="+0x3C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[15]" start="0" size="3">
        <Enum name="P0_15" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="U1_TXD" description="Transmitter output for UART1." start="0x1" />
        <Enum name="SSP0_SCK" description="Serial clock for SSP0." start="0x2" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_16" description="I/O configuration register for pin P0[16]" start="+0x40" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[16]" start="0" size="3">
        <Enum name="P0_16" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="U1_RXD" description="Receiver input for UART1." start="0x1" />
        <Enum name="SSP0_SSEL" description="Slave Select for SSP0." start="0x2" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_17" description="I/O configuration register for pin P0[17]" start="+0x44" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[17]" start="0" size="3">
        <Enum name="P0_17" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="U1_CTS" description="Clear to Send input for UART1." start="0x1" />
        <Enum name="SSP0_MISO" description="Master In Slave Out for SSP0." start="0x2" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_18" description="I/O configuration register for pin P0[18]" start="+0x48" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[18]" start="0" size="3">
        <Enum name="P0_18" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="U1_DCD" description="Data Carrier Detect input for UART1." start="0x1" />
        <Enum name="SSP0_MOSI" description="Master Out Slave In for SSP0." start="0x2" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_19" description="I/O configuration register for pin P0[19]" start="+0x4C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[19]" start="0" size="3">
        <Enum name="P0_19" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="U1_DSR" description="Data Set Ready input for UART1." start="0x1" />
        <Enum name="SD_CLK" description="Clock output line for SD card                                             interface." start="0x2" />
        <Enum name="I2C1_SDA" description="I2C1 data input/output                                             (this pin does not use a specialized I2C                                             pad)." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_20" description="I/O configuration register for pin P0[20]" start="+0x50" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[20]" start="0" size="3">
        <Enum name="P0_20" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="U1_DTR" description="Data Terminal Ready output for UART1. Can also be                                             configured to be an RS-485/EIA-485 output enable signal                                             for UART1." start="0x1" />
        <Enum name="SD_CMD" description="Command line for SD card interface." start="0x2" />
        <Enum name="I2C1_SCL" description="I2C1 clock                                             input/output (this pin does not use a specialized I2C                                             pad)." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_21" description="I/O configuration register for pin P0[21]" start="+0x54" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[21]" start="0" size="3">
        <Enum name="P0_21" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="U1_RI" description="Ring Indicator input for UART1." start="0x1" />
        <Enum name="SD_PWR" description="Power Supply Enable for external SD card power                                             supply." start="0x2" />
        <Enum name="U4_OE" description="RS-485/EIA-485 output enable signal for                                             UART4." start="0x3" />
        <Enum name="CAN_RD1" description="CAN1 receiver input." start="0x4" />
        <Enum name="U4_SCLK" description="USART 4 clock input or output in synchronous                                             mode." start="0x5" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_22" description="I/O configuration register for pin P0[22]" start="+0x58" access="Read/Write" reset_value="0x000001B0" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[22]" start="0" size="3">
        <Enum name="P0_22" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="U1_RTS" description="Request to Send output for UART1. Can also be                                             configured to be an RS-485/EIA-485 output enable signal                                             for UART1." start="0x1" />
        <Enum name="SD_DAT_0" description="Data line 0 for SD card interface." start="0x2" />
        <Enum name="U4_TXD" description="Transmitter output for USART4 (input/output in                                             smart card mode)." start="0x3" />
        <Enum name="CAN_TD1" description="CAN1 transmitter output." start="0x4" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="ADMODE" description="Selects Analog/Digital mode." start="7" size="1">
        <Enum name="ANALOG_INPUT_MODE_" description="Analog input mode." start="0" />
        <Enum name="DIGITAL_FUNCTIONAL_M" description="Digital functional mode." start="1" />
      </BitField>
      <BitField name="FILTR" description="Selects 10 ns input glitch filter." start="8" size="1">
        <Enum name="FILTER_DISABLED_" description="Filter disabled." start="0" />
        <Enum name="FILTER_ENABLED_" description="Filter enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="9" size="1" />
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P0_23" description="I/O configuration register for pin P0[23]" start="+0x5C" access="Read/Write" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[23]" start="0" size="3">
        <Enum name="P0_23" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ADC0_IN_0" description="A/D converter 0, input 0. When configured as an                                             ADC input, the digital function of the pin must be                                             disabled." start="0x1" />
        <Enum name="I2S_RX_SCK" description="Receive Clock. It is driven by the master and                                             received by the slave. Corresponds to the signal SCK in                                             the                                                 I2S-bus                                                 specification." start="0x2" />
        <Enum name="T3_CAP0" description="Capture input for Timer 3, channel 0." start="0x3" />
      </BitField>
    </Register>
    <Register name="P0_24" description="I/O configuration register for pin P0[24]" start="+0x60" access="Read/Write" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[24]" start="0" size="3">
        <Enum name="P0_24" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ADC0_IN_1" description="A/D converter 0, input 1. When configured as an                                             ADC input, the digital function of the pin must be                                             disabled." start="0x1" />
        <Enum name="I2S_RX_WS" description="Receive Word Select. It is driven by the master                                             and received by the slave. Corresponds to the signal WS                                             in the                                                 I2S-bus                                                 specification." start="0x2" />
        <Enum name="T3_CAP1" description="Capture input for Timer 3, channel 1." start="0x3" />
      </BitField>
    </Register>
    <Register name="P0_25" description="I/O configuration register for pin P0[25]" start="+0x64" access="Read/Write" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[25]" start="0" size="3">
        <Enum name="P0_25" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ADC0_IN_2" description="A/D converter 0, input 2. When configured as an                                             ADC input, the digital function of the pin must be                                             disabled." start="0x1" />
        <Enum name="I2S_RX_SDA" description="Receive data. It is driven by the transmitter and                                             read by the receiver. Corresponds to the signal SD in                                             the                                                 I2S-bus                                                 specification." start="0x2" />
        <Enum name="U3_TXD" description="Transmitter output for UART3." start="0x3" />
      </BitField>
    </Register>
    <Register name="P0_26" description="I/O configuration register for pin P0[26]" start="+0x68" access="Read/Write" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[26]" start="0" size="3">
        <Enum name="P0_26" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ADC0_IN_3" description="A/D converter 0, input 3. When configured as an                                             ADC input, the digital function of the pin must be                                             disabled." start="0x1" />
        <Enum name="DAC_OUT" description="D/A converter output. When configured as the DAC                                             output, the digital function of the pin must be                                             disabled." start="0x2" />
        <Enum name="U3_RXD" description="Receiver input for UART3." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="ADMODE" description="Selects Analog/Digital mode." start="7" size="1">
        <Enum name="ANALOG_INPUT_MODE_" description="Analog input mode." start="0" />
        <Enum name="DIGITAL_FUNCTIONAL_M" description="Digital functional mode." start="1" />
      </BitField>
      <BitField name="FILTR" description="Selects 10 ns input glitch filter." start="8" size="1">
        <Enum name="FILTER_DISABLED_" description="Filter disabled." start="0" />
        <Enum name="FILTER_ENABLED_" description="Filter enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="9" size="1" />
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="5" />
      <BitField name="DACEN" description="DAC output enable." start="16" size="1">
        <Enum name="DISABLE" description="DAC disable." start="0" />
        <Enum name="ENABLE" description="DAC enable." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="17" size="15" />
    </Register>
    <Register name="P0_27" description="I/O configuration register for pin P0[27]" start="+0x6C" access="Read/Write" reset_value="0x00000080" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[27]" start="0" size="3">
        <Enum name="P0_27" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="I2C0_SDA" description="I2C0 data                                             input/output. (This pin uses a specialized I2C                                             pad)." start="0x1" />
        <Enum name="USB_SDA1" description="I2C serial data for communication with an                                             external USB transceiver." start="0x2" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="3" size="3" />
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="1" />
      <BitField name="HS" description="Configures I2C features for standard mode, fast mode, and Fast Mode&#xa;                        Plus operation." start="8" size="1">
        <Enum name="ENABLED" description="I2C 50ns glitch filter and slew rate control&#xa;                                enabled." start="0" />
        <Enum name="DISABLED" description="I2C 50ns glitch filter and slew rate control&#xa;                                disabled." start="1" />
      </BitField>
      <BitField name="HIDRIVE" description="Controls sink current capability of the pin, only for P5[2] and&#xa;                        P5[3]." start="9" size="1">
        <Enum name="LOWDRIVE" description="Output drive sink is 4 mA. This is sufficient for standard&#xa;                                and fast mode I2C." start="0" />
        <Enum name="HIGHDRIVE" description="Output drive sink is 20 mA. This is needed for Fast Mode&#xa;                                Plus I2C. Refer to the appropriate specific device data sheet for&#xa;                                details." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="10" size="22" />
    </Register>
    <Register name="P0_28" description="I/O configuration register for pin P0[28]" start="+0x70" access="Read/Write" reset_value="0x00000080" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[28]" start="0" size="3">
        <Enum name="P0_28" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="I2C0_SCL" description="I2C0 clock                                             input/output (this pin uses a specialized I2C                                             pad." start="0x1" />
        <Enum name="USB_SCL1" description="I2C serial clock for communication with an                                             external USB transceiver." start="0x2" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="3" size="3" />
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="1" />
      <BitField name="HS" description="Configures I2C features for standard mode, fast mode, and Fast Mode&#xa;                        Plus operation." start="8" size="1">
        <Enum name="ENABLED" description="I2C 50ns glitch filter and slew rate control&#xa;                                enabled." start="0" />
        <Enum name="DISABLED" description="I2C 50ns glitch filter and slew rate control&#xa;                                disabled." start="1" />
      </BitField>
      <BitField name="HIDRIVE" description="Controls sink current capability of the pin, only for P5[2] and&#xa;                        P5[3]." start="9" size="1">
        <Enum name="LOWDRIVE" description="Output drive sink is 4 mA. This is sufficient for standard&#xa;                                and fast mode I2C." start="0" />
        <Enum name="HIGHDRIVE" description="Output drive sink is 20 mA. This is needed for Fast Mode&#xa;                                Plus I2C. Refer to the appropriate specific device data sheet for&#xa;                                details." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="10" size="22" />
    </Register>
    <Register name="P0_29" description="I/O configuration register for pin P0[29]" start="+0x74" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[29]" start="0" size="3">
        <Enum name="P0_29" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_DP1" description="USB port 1 bidirectional D+ line." start="0x1" />
        <Enum name="EINT0" description="External interrupt 0 input." start="0x2" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="3" size="29" />
    </Register>
    <Register name="P0_30" description="I/O configuration register for pin P0[30]" start="+0x78" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[30]" start="0" size="3">
        <Enum name="P0_30" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_DM1" description="USB port 1 bidirectional                                                 D- line." start="0x1" />
        <Enum name="EINT1" description="External interrupt 1 input." start="0x2" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="3" size="29" />
    </Register>
    <Register name="P0_31" description="I/O configuration register for pin P0[31]" start="+0x7C" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P0[31]" start="0" size="3">
        <Enum name="P0_31" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_DP2" description="USB port 2 bidirectional D+ line." start="0x1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="3" size="29" />
    </Register>
    <Register name="P1_0" description="I/O configuration register for pin P1[0]" start="+0x80" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[0]" start="0" size="3">
        <Enum name="P1_0" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ENET_TXD0" description="Ethernet transmit data 0 (RMII/MII                                             interface)." start="0x1" />
        <Enum name="T3_CAP1" description="Capture input for Timer 3, channel 1." start="0x3" />
        <Enum name="SSP2_SCK" description="Serial clock for SSP2." start="0x4" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_1" description="I/O configuration register for pin P1[1]" start="+0x84" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[1]" start="0" size="3">
        <Enum name="P1_1" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ENET_TXD1" description="Ethernet transmit data 1 (RMII/MII                                             interface)." start="0x1" />
        <Enum name="T3_MAT3" description="Match output for Timer 3, channel 3." start="0x3" />
        <Enum name="SSP2_MOSI" description="Master Out Slave In for SSP2." start="0x4" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_2" description="I/O configuration register for pin P1[2]" start="+0x88" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[2]" start="0" size="3">
        <Enum name="P1_2" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ENET_TXD2" description="Ethernet transmit data 2 (MII                                             interface)." start="0x1" />
        <Enum name="SD_CLK" description="Clock output line for SD card                                             interface." start="0x2" />
        <Enum name="PWM0_1" description="Pulse Width Modulator 0, output 1." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_3" description="I/O configuration register for pin P1[3]" start="+0x8C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[3]" start="0" size="3">
        <Enum name="P1_3" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ENET_TXD3" description="Ethernet transmit data 3 (MII                                             interface)." start="0x1" />
        <Enum name="SD_CMD" description="Command line for SD card interface." start="0x2" />
        <Enum name="PWM0_2" description="Pulse Width Modulator 0, output 2." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_4" description="I/O configuration register for pin P1[4] " start="+0x90" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[4] " start="0" size="3">
        <Enum name="P1_4" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ENET_TX_EN" description="Ethernet transmit data enable (RMII/MII                                             interface)." start="0x1" />
        <Enum name="T3_MAT2" description="Match output for Timer 3, channel 2." start="0x3" />
        <Enum name="SSP2_MISO" description="Master In Slave Out for SSP2." start="0x4" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_5" description="I/O configuration register for pin P1[5]" start="+0x94" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[5]" start="0" size="3">
        <Enum name="P1_5" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ENET_TX_ER" description="Ethernet Transmit Error (MII                                             interface)." start="0x1" />
        <Enum name="SD_PWR" description="Power Supply Enable for external SD card power                                             supply." start="0x2" />
        <Enum name="PWM0_3" description="Pulse Width Modulator 0, output 3." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_6" description="I/O configuration register for pin P1[6]" start="+0x98" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[6]" start="0" size="3">
        <Enum name="P1_6" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ENET_TX_CLK" description="Ethernet Transmit Clock (MII                                             interface)." start="0x1" />
        <Enum name="SD_DAT_0" description="Data line 0 for SD card interface." start="0x2" />
        <Enum name="PWM0_4" description="Pulse Width Modulator 0, output 4." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_7" description="I/O configuration register for pin P1[7]" start="+0x9C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[7]" start="0" size="3">
        <Enum name="P1_7" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ENET_COL" description="Ethernet Collision detect (MII                                             interface)." start="0x1" />
        <Enum name="SD_DAT_1" description="Data line 1 for SD card interface." start="0x2" />
        <Enum name="PWM0_5" description="Pulse Width Modulator 0, output 5." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_8" description="I/O configuration register for pin P1[8]" start="+0xA0" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[8]" start="0" size="3">
        <Enum name="P1_8" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ENET_CRS_CRS_DV" description="Ethernet Carrier Sense (MII interface) or                                             Ethernet Carrier Sense/Data Valid (RMII                                             interface)." start="0x1" />
        <Enum name="T3_MAT1" description="Match output for Timer 3, channel 1." start="0x3" />
        <Enum name="SSP2_SSEL" description="Slave Select for SSP2." start="0x4" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_9" description="I/O configuration register for pin P1[9]" start="+0xA4" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[9]" start="0" size="3">
        <Enum name="P1_9" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ENET_RXD0" description="Ethernet receive data 0 (RMII/MII                                             interface)." start="0x1" />
        <Enum name="T3_MAT0" description="Match output for Timer 3, channel 0." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_10" description="I/O configuration register for pin P1[10]" start="+0xA8" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[10]" start="0" size="3">
        <Enum name="P1_10" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ENET_RXD1" description="Ethernet receive data 1 (RMII/MII                                             interface)." start="0x1" />
        <Enum name="T3_CAP0" description="Capture input for Timer 3, channel 0." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_11" description="I/O configuration register for pin P1[11]" start="+0xAC" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[11]" start="0" size="3">
        <Enum name="P1_11" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ENET_RXD2" description="Ethernet Receive Data 2 (MII                                             interface)." start="0x1" />
        <Enum name="SD_DAT_2" description="Data line 2 for SD card interface." start="0x2" />
        <Enum name="PWM0_6" description="Pulse Width Modulator 0, output 6." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_12" description="I/O configuration register for pin P1[12]" start="+0xB0" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[12]" start="0" size="3">
        <Enum name="P1_12" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ENET_RXD3" description="Ethernet Receive Data (MII                                             interface)." start="0x1" />
        <Enum name="SD_DAT_3" description="Data line 3 for SD card interface." start="0x2" />
        <Enum name="PWM0_CAP0" description="Capture input for PWM0, channel 0." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_13" description="I/O configuration register for pin P1[13]" start="+0xB4" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[13]" start="0" size="3">
        <Enum name="P1_13" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ENET_RX_DV" description="Ethernet Receive Data Valid (MII                                             interface)." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_14" description="I/O configuration register for pin P1[14]" start="+0xB8" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[14]" start="0" size="3">
        <Enum name="P1_14" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ENET_RX_ER" description="Ethernet receive error (RMII/MII                                             interface)." start="0x1" />
        <Enum name="T2_CAP0" description="Capture input for Timer 2, channel 0." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_15" description="I/O configuration register for pin P1[15]" start="+0xBC" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[15]" start="0" size="3">
        <Enum name="P1_15" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ENET_RX_CLK_REF_CLK" description="Ethernet Receive Clock (MII interface) or                                             Ethernet Reference Clock (RMII interface)." start="0x1" />
        <Enum name="I2C2_SDA" description="I2C2 data input/output                                             (this pin does not use a specialized I2C                                             pad)." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_16" description="I/O configuration register for pin P1[16]" start="+0xC0" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[16]" start="0" size="3">
        <Enum name="P1_16" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ENET_MDC" description="Ethernet MIIM clock." start="0x1" />
        <Enum name="I2S_TX_MCLK" description="I2S transmit master clock." start="0x2" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_17" description="I/O configuration register for pin P1[17]" start="+0xC4" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[17]" start="0" size="3">
        <Enum name="P1_17" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="ENET_MDIO" description="Ethernet MIIM data input and output." start="0x1" />
        <Enum name="I2S_RX_MCLK" description="I2S receive master clock." start="0x2" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_18" description="I/O configuration register for pin P1[18]" start="+0xC8" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[18]" start="0" size="3">
        <Enum name="P1_18" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_UP_LED1" description="It is LOW when the device is configured                                             (non-control endpoints enabled), or when the host is                                             enabled and has detected a device on the bus. It is HIGH                                             when the device is not configured, or when host is                                             enabled and has not detected a device on the bus, or                                             during global suspend. It transitions between LOW and                                             HIGH (flashes) when the host is enabled and detects                                             activity on the bus." start="0x1" />
        <Enum name="PWM1_1" description="Pulse Width Modulator 1, channel 1                                             output." start="0x2" />
        <Enum name="T1_CAP0" description="Capture input for Timer 1, channel 0." start="0x3" />
        <Enum name="SSP1_MISO" description="Master In Slave Out for SSP1." start="0x5" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_19" description="I/O configuration register for pin P1[19]" start="+0xCC" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[19]" start="0" size="3">
        <Enum name="P1_19" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_TX_E1" description="Transmit Enable signal for USB port 1 (OTG                                             transceiver)." start="0x1" />
        <Enum name="USB_PPWR1" description="Port Power enable signal for USB port                                             1." start="0x2" />
        <Enum name="T1_CAP1" description="Capture input for Timer 1, channel 1." start="0x3" />
        <Enum name="MC_0A" description="Motor control PWM channel 0, output                                             A." start="0x4" />
        <Enum name="SSP1_SCK" description="Serial clock for SSP1." start="0x5" />
        <Enum name="U2_OE" description="RS-485/EIA-485 output enable signal for                                             UART2." start="0x6" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_20" description="I/O configuration register for pin P1[20]" start="+0xD0" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[20]" start="0" size="3">
        <Enum name="P1_20" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_TX_DP1" description="D+ transmit data for USB port 1 (OTG                                             transceiver)." start="0x1" />
        <Enum name="PWM1_2" description="Pulse Width Modulator 1, channel 2                                             output." start="0x2" />
        <Enum name="QEI_PHA" description="Quadrature Encoder Interface PHA                                             input." start="0x3" />
        <Enum name="MC_FB0" description="Motor control PWM channel 0 feedback                                             input." start="0x4" />
        <Enum name="SSP0_SCK" description="Serial clock for SSP0." start="0x5" />
        <Enum name="LCD_VD_6" description="LCD data." start="0x6" />
        <Enum name="LCD_VD_10" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_21" description="I/O configuration register for pin P1[21]" start="+0xD4" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[21]" start="0" size="3">
        <Enum name="P1_21" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_TX_DM1" description="D- transmit data for                                             USB port 1 (OTG transceiver)." start="0x1" />
        <Enum name="PWM1_3" description="Pulse Width Modulator 1, channel 3                                             output." start="0x2" />
        <Enum name="SSP0_SSEL" description="Slave Select for SSP0." start="0x3" />
        <Enum name="MC_ABORT" description="Motor control PWM, active low fast                                             abort." start="0x4" />
        <Enum name="LCD_VD_7" description="LCD data." start="0x6" />
        <Enum name="LCD_VD_11" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_22" description="I/O configuration register for pin P1[22]" start="+0xD8" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[22]" start="0" size="3">
        <Enum name="P1_22" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_RCV1" description="Differential receive data for USB port 1 (OTG                                             transceiver)." start="0x1" />
        <Enum name="USB_PWRD1" description="Power Status for USB port 1 (host power                                             switch)." start="0x2" />
        <Enum name="T1_MAT0" description="Match output for Timer 1, channel 0." start="0x3" />
        <Enum name="MC_0B" description="Motor control PWM channel 0, output                                             B." start="0x4" />
        <Enum name="SSP1_MOSI" description="Master Out Slave In for SSP1." start="0x5" />
        <Enum name="LCD_VD_8" description="LCD data." start="0x6" />
        <Enum name="LCD_VD_12" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_23" description="I/O configuration register for pin P1[23]" start="+0xDC" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[23]" start="0" size="3">
        <Enum name="P1_23" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_RX_DP1" description="D+ receive data for USB port 1 (OTG                                             transceiver)." start="0x1" />
        <Enum name="PWM1_4" description="Pulse Width Modulator 1, channel 4                                             output." start="0x2" />
        <Enum name="QEI_PHB" description="Quadrature Encoder Interface PHB                                             input." start="0x3" />
        <Enum name="MC_FB1" description="Motor control PWM channel 1 feedback                                             input." start="0x4" />
        <Enum name="SSP0_MISO" description="Master In Slave Out for SSP0." start="0x5" />
        <Enum name="LCD_VD_9" description="LCD data." start="0x6" />
        <Enum name="LCD_VD_13" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_24" description="I/O configuration register for pin P1[24]" start="+0xE0" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[24]" start="0" size="3">
        <Enum name="P1_24" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_RX_DM1" description="D- receive data for                                             USB port 1 (OTG transceiver)." start="0x1" />
        <Enum name="PWM1_5" description="Pulse Width Modulator 1, channel 5                                             output." start="0x2" />
        <Enum name="QEI_IDX" description="Quadrature Encoder Interface INDEX                                             input." start="0x3" />
        <Enum name="MC_FB2" description="Motor control PWM channel 2 feedback                                             input." start="0x4" />
        <Enum name="SSP0_MOSI" description="Master Out Slave in for SSP0." start="0x5" />
        <Enum name="LCD_VD_10" description="LCD data." start="0x6" />
        <Enum name="LCD_VD_14" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_25" description="I/O configuration register for pin P1[25]" start="+0xE4" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[25]" start="0" size="3">
        <Enum name="P1_25" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_LS1" description="Low Speed status for USB port 1 (OTG                                             transceiver)." start="0x1" />
        <Enum name="USB_HSTEN1" description="Host Enabled status for USB port 1." start="0x2" />
        <Enum name="T1_MAT1" description="Match output for Timer 1, channel 1." start="0x3" />
        <Enum name="MC_1A" description="Motor control PWM channel 1, output                                             A." start="0x4" />
        <Enum name="CLKOUT" description="Selectable clock output." start="0x5" />
        <Enum name="LCD_VD_11" description="LCD data." start="0x6" />
        <Enum name="LCD_VD_15" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_26" description="I/O configuration register for pin P1[26]" start="+0xE8" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[26]" start="0" size="3">
        <Enum name="P1_26" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_SSPND1" description="USB port 1 Bus Suspend status (OTG                                             transceiver)." start="0x1" />
        <Enum name="PWM1_6" description="Pulse Width Modulator 1, channel 6                                             output." start="0x2" />
        <Enum name="T0_CAP0" description="Capture input for Timer 0, channel 0." start="0x3" />
        <Enum name="MC_1B" description="Motor control PWM channel 1, output                                             B." start="0x4" />
        <Enum name="SSP1_SSEL" description="Slave Select for SSP1." start="0x5" />
        <Enum name="LCD_VD_12" description="LCD data." start="0x6" />
        <Enum name="LCD_VD_20" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_27" description="I/O configuration register for pin P1[27]" start="+0xEC" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[27]" start="0" size="3">
        <Enum name="P1_27" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_INT1" description="USB port 1 OTG transceiver interrupt (OTG                                             transceiver)." start="0x1" />
        <Enum name="USB_OVRCR1" description="USB port 1 Over-Current status." start="0x2" />
        <Enum name="T0_CAP1" description="Capture input for Timer 0, channel 1." start="0x3" />
        <Enum name="CLKOUT" description="Selectable clock output." start="0x4" />
        <Enum name="LCD_VD_13" description="LCD data." start="0x6" />
        <Enum name="LCD_VD_21" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_28" description="I/O configuration register for pin P1[28]" start="+0xF0" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[28]" start="0" size="3">
        <Enum name="P1_28" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_SCL1" description="USB port 1 I2C serial                                             clock (OTG transceiver)." start="0x1" />
        <Enum name="PWM1_CAP0" description="Capture input for PWM1, channel 0." start="0x2" />
        <Enum name="T0_MAT0" description="Match output for Timer 0, channel 0." start="0x3" />
        <Enum name="MC_2A" description="Motor control PWM channel 2, output                                             A." start="0x4" />
        <Enum name="SSP0_SSEL" description="Slave Select for SSP0." start="0x5" />
        <Enum name="LCD_VD_14" description="LCD data." start="0x6" />
        <Enum name="LCD_VD_22" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_29" description="I/O configuration register for pin P1[29]" start="+0xF4" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[29]" start="0" size="3">
        <Enum name="P1_29" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_SDA1" description="USB port 1 I2C serial                                             data (OTG transceiver)." start="0x1" />
        <Enum name="PWM1_CAP1" description="Capture input for PWM1, channel 1." start="0x2" />
        <Enum name="T0_MAT1" description="Match output for Timer 0, channel 1." start="0x3" />
        <Enum name="MC_2B" description="Motor control PWM channel 2, output                                             B." start="0x4" />
        <Enum name="U4_TXD" description="Transmitter output for USART4 (input/output in                                             smart card mode)." start="0x5" />
        <Enum name="LCD_VD_15" description="LCD data." start="0x6" />
        <Enum name="LCD_VD_23" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P1_30" description="I/O configuration register for pin P1[30]" start="+0xF8" access="Read/Write" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[30]" start="0" size="3">
        <Enum name="P1_30" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_PWRD2" description="Power Status for USB port 2." start="0x1" />
        <Enum name="USB_VBUS" description="Monitors the presence of USB bus                                             power.This signal must be HIGH for USB reset to                                             occur." start="0x2" />
        <Enum name="ADC0_IN_4" description="A/D converter 0, input 4. When configured as an                                             ADC input, the digital function of the pin must be                                             disabled." start="0x3" />
        <Enum name="I2C0_SDA" description="I2C0 data input/output                                             (this pin does not use a specialized I2C                                             pad." start="0x4" />
        <Enum name="U3_OE" description="RS-485/EIA-485 output enable signal for                                             UART3." start="0x5" />
      </BitField>
    </Register>
    <Register name="P1_31" description="I/O configuration register for pin P1[31]" start="+0xFC" access="Read/Write" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P1[31]" start="0" size="3">
        <Enum name="P1_31" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_OVRCR2" description="Over-Current status for USB port 2." start="0x1" />
        <Enum name="SSP1_SCK" description="Serial Clock for SSP1." start="0x2" />
        <Enum name="ADC0_IN_5" description="A/D converter 0, input 5. When configured as an                                             ADC input, the digital function of the pin must be                                             disabled." start="0x3" />
        <Enum name="I2C0_SCL" description="I2C0 clock                                             input/output (this pin does not use a specialized I2C                                             pad." start="0x4" />
      </BitField>
    </Register>
    <Register name="P2_0" description="I/O configuration register for pin P2[0]" start="+0x100" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[0]" start="0" size="3">
        <Enum name="P2_0" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="PWM1_1" description="Pulse Width Modulator 1, channel 1                                             output." start="0x1" />
        <Enum name="U1_TXD" description="Transmitter output for UART1." start="0x2" />
        <Enum name="LCD_PWR" description="LCD panel power enable." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_1" description="I/O configuration register for pin P2[1]" start="+0x104" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[1]" start="0" size="3">
        <Enum name="P2_1" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="PWM1_2" description="Pulse Width Modulator 1, channel 2                                             output." start="0x1" />
        <Enum name="U1_RXD" description="Receiver input for UART1." start="0x2" />
        <Enum name="LCD_LE" description="Line end signal." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_2" description="I/O configuration register for pin P2[2]" start="+0x108" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[2]" start="0" size="3">
        <Enum name="P2_2" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="PWM1_3" description="Pulse Width Modulator 1, channel 3                                             output." start="0x1" />
        <Enum name="U1_CTS" description="Clear to Send input for UART1." start="0x2" />
        <Enum name="T2_MAT3" description="Match output for Timer 2, channel 3." start="0x3" />
        <Enum name="TRACEDATA_3" description="Trace data, bit 3." start="0x5" />
        <Enum name="LCD_DCLK" description="LCD panel clock." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_3" description="I/O configuration register for pin P2[3]" start="+0x10C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[3]" start="0" size="3">
        <Enum name="P2_3" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="PWM1_4" description="Pulse Width Modulator 1, channel 4                                             output." start="0x1" />
        <Enum name="U1_DCD" description="Data Carrier Detect input for UART1." start="0x2" />
        <Enum name="T2_MAT2" description="Match output for Timer 2, channel 2." start="0x3" />
        <Enum name="TRACEDATA_2" description="Trace data, bit 2." start="0x5" />
        <Enum name="LCD_FP" description="Frame pulse (STN). Vertical synchronization pulse                                             (TFT)." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_4" description="I/O configuration register for pin P2[4]" start="+0x110" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[4]" start="0" size="3">
        <Enum name="P2_4" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="PWM1_5" description="Pulse Width Modulator 1, channel 5                                             output." start="0x1" />
        <Enum name="U1_DSR" description="Data Set Ready input for UART1." start="0x2" />
        <Enum name="T2_MAT1" description="Match output for Timer 2, channel 1." start="0x3" />
        <Enum name="TRACEDATA_1" description="Trace data, bit 1." start="0x5" />
        <Enum name="LCD_ENAB_M" description="STN AC bias drive or TFT data enable                                             output." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_5" description="I/O configuration register for pin P2[5]" start="+0x114" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[5]" start="0" size="3">
        <Enum name="P2_5" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="PWM1_6" description="Pulse Width Modulator 1, channel 6                                             output." start="0x1" />
        <Enum name="U1_DTR" description="Data Terminal Ready output for UART1. Can also be                                             configured to be an RS-485/EIA-485 output enable signal                                             for UART1." start="0x2" />
        <Enum name="T2_MAT0" description="Match output for Timer 2, channel 0." start="0x3" />
        <Enum name="TRACEDATA_0" description="Trace data, bit 0." start="0x5" />
        <Enum name="LCD_LP" description="Line synchronization pulse (STN). Horizontal                                             synchronization pulse (TFT)." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_6" description="I/O configuration register for pin P2[6]" start="+0x118" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[6]" start="0" size="3">
        <Enum name="P2_6" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="PWM1_CAP0" description="Capture input for PWM1, channel 0." start="0x1" />
        <Enum name="U1_RI" description="Ring Indicator input for UART1." start="0x2" />
        <Enum name="T2_CAP0" description="Capture input for Timer 2, channel 0." start="0x3" />
        <Enum name="U2_OE" description="RS-485/EIA-485 output enable signal for                                             UART2." start="0x4" />
        <Enum name="TRACECLK" description="Trace clock." start="0x5" />
        <Enum name="LCD_VD_0" description="LCD data." start="0x6" />
        <Enum name="LCD_VD_4" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_7" description="I/O configuration register for pin P2[7]" start="+0x11C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[7]" start="0" size="3">
        <Enum name="P2_7" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="CAN_RD2" description="CAN2 receiver input." start="0x1" />
        <Enum name="U1_RTS" description="Request to Send output for UART1. Can also be                                             configured to be an RS-485/EIA-485 output enable signal                                             for UART1." start="0x2" />
        <Enum name="LCD_VD_1" description="LCD data." start="0x6" />
        <Enum name="LCD_VD_5" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_8" description="I/O configuration register for pin P2[8]" start="+0x120" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[8]" start="0" size="3">
        <Enum name="P2_8" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="CAN_TD2" description="CAN2 transmitter output." start="0x1" />
        <Enum name="U2_TXD" description="Transmitter output for UART2." start="0x2" />
        <Enum name="U1_CTS" description="Clear to Send input for UART1." start="0x3" />
        <Enum name="ENET_MDC" description="Ethernet MIIM clock." start="0x4" />
        <Enum name="LCD_VD_2" description="LCD data." start="0x6" />
        <Enum name="LCD_VD_6" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_9" description="I/O configuration register for pin P2[9]" start="+0x124" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[9]" start="0" size="3">
        <Enum name="P2_9" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="USB_CONNECT1" description="USB1 SoftConnect control. Signal used to switch                                             an external 1.5 kW resistor                                             under the software control. Used with the SoftConnect                                             USB feature." start="0x1" />
        <Enum name="U2_RXD" description="Receiver input for UART2." start="0x2" />
        <Enum name="U4_RXD" description="Receiver input for USART4." start="0x3" />
        <Enum name="ENET_MDIO" description="Ethernet MIIM data input and output." start="0x4" />
        <Enum name="LCD_VD_3" description="LCD data." start="0x6" />
        <Enum name="LCD_VD_7" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_10" description="I/O configuration register for pin P2[10]" start="+0x128" access="Read/Write" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[10]" start="0" size="3">
        <Enum name="P2_10" description="General purpose digital input/output pin. This&#xa;                                            pin includes a 5 ns input glitch filter.A LOW on this pin while RESET is LOW forces the&#xa;                                            on-chip boot loader to take over control of the part&#xa;                                            after a reset and go into ISP mode. " start="0x0" />
        <Enum name="EINT0" description="External interrupt 0 input." start="0x1" />
        <Enum name="NMI" description="Non-maskable interrupt input." start="0x2" />
      </BitField>
    </Register>
    <Register name="P2_11" description="I/O configuration register for pin P2[11]" start="+0x12C" access="Read/Write" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[11]" start="0" size="3">
        <Enum name="P2_11" description="General purpose digital input/output pin. This&#xa;                                            pin includes a 5 ns input glitch filter." start="0x0" />
        <Enum name="EINT1" description="External interrupt 1 input." start="0x1" />
        <Enum name="SD_DAT_1" description="Data line 1 for SD card interface." start="0x2" />
        <Enum name="I2S_TX_SCK" description="Transmit Clock. It is driven by the master and                                             received by the slave. Corresponds to the signal SCK in                                             the                                                 I2S-bus                                                 specification." start="0x3" />
        <Enum name="LCD_CLKIN" description="LCD clock." start="0x7" />
      </BitField>
    </Register>
    <Register name="P2_12" description="I/O configuration register for pin P2[12]" start="+0x130" access="Read/Write" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[12]" start="0" size="3">
        <Enum name="P2_12" description="General purpose digital input/output pin. This&#xa;                                            pin includes a 5 ns input glitch filter." start="0x0" />
        <Enum name="EINT2" description="External interrupt 2 input." start="0x1" />
        <Enum name="SD_DAT_2" description="Data line 2 for SD card interface." start="0x2" />
        <Enum name="I2S_TX_WS" description="Transmit Word Select. It is driven by the master                                             and received by the slave. Corresponds to the signal WS                                             in the                                                 I2S-bus                                                 specification." start="0x3" />
        <Enum name="LCD_VD_4" description="LCD data." start="0x4" />
        <Enum name="LCD_VD_3" description="LCD data." start="0x5" />
        <Enum name="LCD_VD_8" description="LCD data." start="0x6" />
        <Enum name="LCD_VD_18" description="LCD data." start="0x7" />
      </BitField>
    </Register>
    <Register name="P2_13" description="I/O configuration register for pin P2[13]" start="+0x134" access="Read/Write" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[13]" start="0" size="3">
        <Enum name="P2_13" description="General purpose digital input/output pin. This&#xa;                                            pin includes a 5 ns input glitch filter." start="0x0" />
        <Enum name="EINT3" description="External interrupt 3 input." start="0x1" />
        <Enum name="SD_DAT_3" description="Data line 3 for SD card interface." start="0x2" />
        <Enum name="I2S_TX_SDA" description="Transmit data. It is driven by the transmitter                                             and read by the receiver. Corresponds to the signal SD                                             in the                                                 I2S-bus                                                 specification." start="0x3" />
        <Enum name="LCD_VD_5" description="LCD data." start="0x5" />
        <Enum name="LCD_VD_9" description="LCD data." start="0x6" />
        <Enum name="LCD_VD_19" description="LCD data." start="0x7" />
      </BitField>
    </Register>
    <Register name="P2_14" description="I/O configuration register for pin P2[14]" start="+0x138" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[14]" start="0" size="3">
        <Enum name="P2_14" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_CS2" description="LOW active Chip Select 2 signal." start="0x1" />
        <Enum name="I2C1_SDA" description="I2C1 data input/output                                             (this pin does not use a specialized I2C                                             pad)." start="0x2" />
        <Enum name="T2_CAP0" description="Capture input for Timer 2, channel 0." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_15" description="I/O configuration register for pin P2[15]" start="+0x13C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[15]" start="0" size="3">
        <Enum name="P2_15" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_CS3" description="LOW active Chip Select 3 signal." start="0x1" />
        <Enum name="I2C1_SCL" description="I2C1 clock                                             input/output (this pin does not use a specialized I2C                                             pad)." start="0x2" />
        <Enum name="T2_CAP1" description="Capture input for Timer 2, channel 1." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_16" description="I/O configuration register for pin P2[16]" start="+0x140" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[16]" start="0" size="3">
        <Enum name="P2_16" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_CAS" description="LOW active SDRAM Column Address                                             Strobe." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_17" description="I/O configuration register for pin P2[17]" start="+0x144" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[17]" start="0" size="3">
        <Enum name="P2_17" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_RAS" description="LOW active SDRAM Row Address Strobe." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_18" description="I/O configuration register for pin P2[18]" start="+0x148" access="Read/Write" reset_value="0x000001B0" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[18]" start="0" size="3">
        <Enum name="P2_18" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_CLK_0" description="SDRAM clock 0." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="ADMODE" description="Selects Analog/Digital mode." start="7" size="1">
        <Enum name="ANALOG_INPUT_MODE_" description="Analog input mode." start="0" />
        <Enum name="DIGITAL_FUNCTIONAL_M" description="Digital functional mode." start="1" />
      </BitField>
      <BitField name="FILTR" description="Selects 10 ns input glitch filter." start="8" size="1">
        <Enum name="FILTER_DISABLED_" description="Filter disabled." start="0" />
        <Enum name="FILTER_ENABLED_" description="Filter enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="9" size="1" />
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_19" description="I/O configuration register for pin P2[19]" start="+0x14C" access="Read/Write" reset_value="0x000001B0" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[19]" start="0" size="3">
        <Enum name="P2_19" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_CLK_1" description="SDRAM clock 1." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="ADMODE" description="Selects Analog/Digital mode." start="7" size="1">
        <Enum name="ANALOG_INPUT_MODE_" description="Analog input mode." start="0" />
        <Enum name="DIGITAL_FUNCTIONAL_M" description="Digital functional mode." start="1" />
      </BitField>
      <BitField name="FILTR" description="Selects 10 ns input glitch filter." start="8" size="1">
        <Enum name="FILTER_DISABLED_" description="Filter disabled." start="0" />
        <Enum name="FILTER_ENABLED_" description="Filter enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="9" size="1" />
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_20" description="I/O configuration register for pin P2[20]" start="+0x150" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[20]" start="0" size="3">
        <Enum name="P2_20" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_DYCS0" description="SDRAM chip select 0." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_21" description="I/O configuration register for pin P2[21]" start="+0x154" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[21]" start="0" size="3">
        <Enum name="P2_21" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_DYCS1" description="SDRAM chip select 1." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_22" description="I/O configuration register for pin P2[22]" start="+0x158" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[22]" start="0" size="3">
        <Enum name="P2_22" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_DYCS2" description="SDRAM chip select 2." start="0x1" />
        <Enum name="SSP0_SCK" description="Serial clock for SSP0." start="0x2" />
        <Enum name="T3_CAP0" description="Capture input for Timer 3, channel 0." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_23" description="I/O configuration register for pin P2[23]" start="+0x15C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[23]" start="0" size="3">
        <Enum name="P2_23" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_DYCS3" description="SDRAM chip select 3." start="0x1" />
        <Enum name="SSP0_SSEL" description="Slave Select for SSP0." start="0x2" />
        <Enum name="T3_CAP1" description="Capture input for Timer 3, channel 1." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_24" description="I/O configuration register for pin P2[24]" start="+0x160" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[24]" start="0" size="3">
        <Enum name="P2_24" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_CKE0" description="SDRAM clock enable 0." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_25" description="I/O configuration register for pin P2[25]" start="+0x164" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[25]" start="0" size="3">
        <Enum name="P2_25" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_CKE1" description="SDRAM clock enable 1." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_26" description="I/O configuration register for pin P2[26]" start="+0x168" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[26]" start="0" size="3">
        <Enum name="P2_26" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_CKE2" description="SDRAM clock enable 2." start="0x1" />
        <Enum name="SSP0_MISO" description="Master In Slave Out for SSP0." start="0x2" />
        <Enum name="T3_MAT0" description="Match output for Timer 3, channel 0." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_27" description="I/O configuration register for pin P2[27]" start="+0x16C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[27]" start="0" size="3">
        <Enum name="P2_27" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_CKE3" description="SDRAM clock enable 3." start="0x1" />
        <Enum name="SSP0_MOSI" description="Master Out Slave In for SSP0." start="0x2" />
        <Enum name="T3_MAT1" description="Match output for Timer 3, channel 1." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_28" description="I/O configuration register for pin P2[28]" start="+0x170" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[28]" start="0" size="3">
        <Enum name="P2_28" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_DQM0" description="Data mask 0 used with SDRAM and static                                             devices." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_29" description="I/O configuration register for pin P2[29]" start="+0x174" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[29]" start="0" size="3">
        <Enum name="P2_29" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_DQM1" description="Data mask 1 used with SDRAM and static                                             devices." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_30" description="I/O configuration register for pin P2[30]" start="+0x178" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[30]" start="0" size="3">
        <Enum name="P2_30" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_DQM2" description="Data mask 2 used with SDRAM and static                                             devices." start="0x1" />
        <Enum name="I2C2_SDA" description="I2C2 data input/output                                             (this pin does not use a specialized I2C                                             pad)." start="0x2" />
        <Enum name="T3_MAT2" description="Match output for Timer 3, channel 2." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P2_31" description="I/O configuration register for pin P2[31]" start="+0x17C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P2[31]" start="0" size="3">
        <Enum name="P2_31" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_DQM3" description="Data mask 3 used with SDRAM and static                                             devices." start="0x1" />
        <Enum name="I2C2_SCL" description="I2C2 clock                                             input/output (this pin does not use a specialized I2C                                             pad)." start="0x2" />
        <Enum name="T3_MAT3" description="Match output for Timer 3, channel 3." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_0" description="I/O configuration register for pin P3[0]" start="+0x180" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[0]" start="0" size="3">
        <Enum name="P3_0" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_0" description="External memory data line 0." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_1" description="I/O configuration register for pin P3[1]" start="+0x184" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[1]" start="0" size="3">
        <Enum name="P3_1" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_1" description="External memory data line 1." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_2" description="I/O configuration register for pin P3[2]" start="+0x188" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[2]" start="0" size="3">
        <Enum name="P3_2" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_2" description="External memory data line 2." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_3" description="I/O configuration register for pin P3[3]" start="+0x18C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[3]" start="0" size="3">
        <Enum name="P3_3" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_3" description="External memory data line 3." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_4" description="I/O configuration register for pin P3[4]" start="+0x190" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[4]" start="0" size="3">
        <Enum name="P3_4" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_4" description="External memory data line 4." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_5" description="I/O configuration register for pin P3[5]" start="+0x194" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[5]" start="0" size="3">
        <Enum name="P3_5" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_5" description="External memory data line 5." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_6" description="I/O configuration register for pin P3[6]" start="+0x198" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[6]" start="0" size="3">
        <Enum name="P3_6" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_6" description="External memory data line 6." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_7" description="I/O configuration register for pin P3[7]" start="+0x19C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[7]" start="0" size="3">
        <Enum name="P3_7" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_7" description="External memory data line 7." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_8" description="I/O configuration register for pin P3[8]" start="+0x1A0" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[8]" start="0" size="3">
        <Enum name="P3_8" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_8" description="External memory data line 8." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_9" description="I/O configuration register for pin P3[9]" start="+0x1A4" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[9]" start="0" size="3">
        <Enum name="P3_9" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_9" description="External memory data line 9." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_10" description="I/O configuration register for pin P3[10]" start="+0x1A8" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[10]" start="0" size="3">
        <Enum name="P3_10" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_10" description="External memory data line 10." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_11" description="I/O configuration register for pin P3[11]" start="+0x1AC" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[11]" start="0" size="3">
        <Enum name="P3_11" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_11" description="External memory data line 11." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_12" description="I/O configuration register for pin P3[12]" start="+0x1B0" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[12]" start="0" size="3">
        <Enum name="P3_12" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_12" description="External memory data line 12." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_13" description="I/O configuration register for pin P3[13]" start="+0x1B4" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[13]" start="0" size="3">
        <Enum name="P3_13" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_13" description="External memory data line 13." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_14" description="I/O configuration register for pin P3[14]" start="+0x1B8" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[14]" start="0" size="3">
        <Enum name="P3_14" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_14" description="External memory data line 14. " start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_15" description="I/O configuration register for pin P3[15]" start="+0x1BC" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[15]" start="0" size="3">
        <Enum name="P3_15" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_15" description="External memory data line 15. " start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_16" description="I/O configuration register for pin P3[16]" start="+0x1C0" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[16]" start="0" size="3">
        <Enum name="P3_16" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_16" description="External memory data line 16." start="0x1" />
        <Enum name="PWM0_1" description="Pulse Width Modulator 0, output 1." start="0x2" />
        <Enum name="U1_TXD" description="Transmitter output for UART1." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_17" description="I/O configuration register for pin P3[17]" start="+0x1C4" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[17]" start="0" size="3">
        <Enum name="P3_17" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_17" description="External memory data line 17." start="0x1" />
        <Enum name="PWM0_2" description="Pulse Width Modulator 0, output 2." start="0x2" />
        <Enum name="U1_RXD" description="Receiver input for UART1." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_18" description="I/O configuration register for pin P3[18]" start="+0x1C8" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[18]" start="0" size="3">
        <Enum name="P3_18" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_18" description="External memory data line 18." start="0x1" />
        <Enum name="PWM0_3" description="Pulse Width Modulator 0, output 3." start="0x2" />
        <Enum name="U1_CTS" description="Clear to Send input for UART1." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_19" description="I/O configuration register for pin P3[19]" start="+0x1CC" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[19]" start="0" size="3">
        <Enum name="P3_19" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_19" description="External memory data line 19." start="0x1" />
        <Enum name="PWM0_4" description="Pulse Width Modulator 0, output 4." start="0x2" />
        <Enum name="U1_DCD" description="Data Carrier Detect input for UART1." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_20" description="I/O configuration register for pin P3[20]" start="+0x1D0" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[20]" start="0" size="3">
        <Enum name="P3_20" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_20" description="External memory data line 20." start="0x1" />
        <Enum name="PWM0_5" description="Pulse Width Modulator 0, output 5." start="0x2" />
        <Enum name="U1_DSR" description="Data Set Ready input for UART1." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_21" description="I/O configuration register for pin P3[21]" start="+0x1D4" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[21]" start="0" size="3">
        <Enum name="P3_21" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_21" description="External memory data line 21." start="0x1" />
        <Enum name="PWM0_6" description="Pulse Width Modulator 0, output 6." start="0x2" />
        <Enum name="U1_DTR" description="Data Terminal Ready output for UART1. Can also be                                             configured to be an RS-485/EIA-485 output enable signal                                             for UART1." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_22" description="I/O configuration register for pin P3[22]" start="+0x1D8" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[22]" start="0" size="3">
        <Enum name="P3_22" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_22" description="External memory data line 22." start="0x1" />
        <Enum name="PWM0_CAP0" description="Capture input for PWM0, channel 0." start="0x2" />
        <Enum name="U1_RI" description="Ring Indicator input for UART1." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_23" description="I/O configuration register for pin P3[23]" start="+0x1DC" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[23]" start="0" size="3">
        <Enum name="P3_23" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_23" description="External memory data line 23." start="0x1" />
        <Enum name="PWM1_CAP0" description="Capture input for PWM1, channel 0." start="0x2" />
        <Enum name="T0_CAP0" description="Capture input for Timer 0, channel 0." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_24" description="I/O configuration register for pin P3[24]" start="+0x1E0" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[24]" start="0" size="3">
        <Enum name="P3_24" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_24" description="External memory data line 24." start="0x1" />
        <Enum name="PWM1_1" description="Pulse Width Modulator 1, output 1." start="0x2" />
        <Enum name="T0_CAP1" description="Capture input for Timer 0, channel 1." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_25" description="I/O configuration register for pin P3[25]" start="+0x1E4" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[25]" start="0" size="3">
        <Enum name="P3_25" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_25" description="External memory data line 25." start="0x1" />
        <Enum name="PWM1_2" description="Pulse Width Modulator 1, output 2." start="0x2" />
        <Enum name="T0_MAT0" description="Match output for Timer 0, channel 0." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_26" description="I/O configuration register for pin P3[26]" start="+0x1E8" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[26]" start="0" size="3">
        <Enum name="P3_26" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_26" description="External memory data line 26." start="0x1" />
        <Enum name="PWM1_3" description="Pulse Width Modulator 1, output 3." start="0x2" />
        <Enum name="T0_MAT1" description="Match output for Timer 0, channel 1." start="0x3" />
        <Enum name="STCLK" description="System tick timer clock input." start="0x4" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_27" description="I/O configuration register for pin P3[27]" start="+0x1EC" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[27]" start="0" size="3">
        <Enum name="P3_27" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_27" description="External memory data line 27." start="0x1" />
        <Enum name="PWM1_4" description="Pulse Width Modulator 1, output 4." start="0x2" />
        <Enum name="T1_CAP0" description="Capture input for Timer 1, channel 0." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_28" description="I/O configuration register for pin P3[28]" start="+0x1F0" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[28]" start="0" size="3">
        <Enum name="P3_28" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_28" description="External memory data line 28." start="0x1" />
        <Enum name="PWM1_5" description="Pulse Width Modulator 1, output 5." start="0x2" />
        <Enum name="T1_CAP1" description="Capture input for Timer 1, channel 1." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_29" description="I/O configuration register for pin P3[29]" start="+0x1F4" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[29]" start="0" size="3">
        <Enum name="P3_29" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_29" description="External memory data line 29." start="0x1" />
        <Enum name="PWM1_6" description="Pulse Width Modulator 1, output 6." start="0x2" />
        <Enum name="T1_MAT0" description="Match output for Timer 1, channel 0." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_30" description="I/O configuration register for pin P3[30]" start="+0x1F8" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[30]" start="0" size="3">
        <Enum name="P3_30" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_30" description="External memory data line 30." start="0x1" />
        <Enum name="U1_RTS" description="Request to Send output for UART1. Can also be                                             configured to be an RS-485/EIA-485 output enable signal                                             for UART1." start="0x2" />
        <Enum name="T1_MAT1" description="Match output for Timer 1, channel 1." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P3_31" description="I/O configuration register for pin P3[31]" start="+0x1FC" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P3[31]" start="0" size="3">
        <Enum name="P3_31" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_D_31" description="External memory data line 31." start="0x1" />
        <Enum name="T1_MAT2" description="Match output for Timer 1, channel 2." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_0" description="I/O configuration register for pin P4[0]" start="+0x200" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[0]" start="0" size="3">
        <Enum name="P4_0" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_0" description="External memory address line 0." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_1" description="I/O configuration register for pin P4[1]" start="+0x204" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[1]" start="0" size="3">
        <Enum name="P4_1" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_1" description="External memory address line 1." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_2" description="I/O configuration register for pin P4[2]" start="+0x208" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[2]" start="0" size="3">
        <Enum name="P4_2" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_2" description="External memory address line 2." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_3" description="I/O configuration register for pin P4[3]" start="+0x20C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[3]" start="0" size="3">
        <Enum name="P4_3" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_3" description="External memory address line 3." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_4" description="I/O configuration register for pin P4[4]" start="+0x210" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[4]" start="0" size="3">
        <Enum name="P4_4" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_4" description="External memory address line 4." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_5" description="I/O configuration register for pin P4[5]" start="+0x214" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[5]" start="0" size="3">
        <Enum name="P4_5" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_5" description="External memory address line 5." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_6" description="I/O configuration register for pin P4[6]" start="+0x218" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[6]" start="0" size="3">
        <Enum name="P4_6" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_6" description="External memory address line 6." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_7" description="I/O configuration register for pin P4[7]" start="+0x21C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[7]" start="0" size="3">
        <Enum name="P4_7" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_7" description="External memory address line 7." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_8" description="I/O configuration register for pin P4[8]" start="+0x220" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[8]" start="0" size="3">
        <Enum name="P4_8" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_8" description="External memory address line 8." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_9" description="I/O configuration register for pin P4[9]" start="+0x224" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[9]" start="0" size="3">
        <Enum name="P4_9" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_9" description="External memory address line 9." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_10" description="I/O configuration register for pin P4[10]" start="+0x228" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[10]" start="0" size="3">
        <Enum name="P4_10" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_10" description="External memory address line 10." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_11" description="I/O configuration register for pin P4[11]" start="+0x22C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[11]" start="0" size="3">
        <Enum name="P4_11" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_11" description="External memory address line 11." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_12" description="I/O configuration register for pin P4[12]" start="+0x230" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[12]" start="0" size="3">
        <Enum name="P4_12" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_12" description="External memory address line 12." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_13" description="I/O configuration register for pin P4[13]" start="+0x234" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[13]" start="0" size="3">
        <Enum name="P4_13" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_13" description="External memory address line 13." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_14" description="I/O configuration register for pin P4[14]" start="+0x238" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[14]" start="0" size="3">
        <Enum name="P4_14" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_14" description="External memory address line 14." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_15" description="I/O configuration register for pin P4[15]" start="+0x23C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[15]" start="0" size="3">
        <Enum name="P4_15" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_15" description="External memory address line 15." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_16" description="I/O configuration register for pin P4[16]" start="+0x240" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[16]" start="0" size="3">
        <Enum name="P4_16" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_16" description="External memory address line 16." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_17" description="I/O configuration register for pin P4[17]" start="+0x244" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[17]" start="0" size="3">
        <Enum name="P4_17" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_17" description="External memory address line 17." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_18" description="I/O configuration register for pin P4[18]" start="+0x248" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[18]" start="0" size="3">
        <Enum name="P4_18" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_18" description="External memory address line 18." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_19" description="I/O configuration register for pin P4[19]" start="+0x24C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[19]" start="0" size="3">
        <Enum name="P4_19" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_19" description="External memory address line 19." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_20" description="I/O configuration register for pin P4[20]" start="+0x250" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[20]" start="0" size="3">
        <Enum name="P4_20" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_20" description="External memory address line 20." start="0x1" />
        <Enum name="I2C2_SDA" description="I2C2 data input/output                                             (this pin does not use a specialized I2C                                             pad)." start="0x2" />
        <Enum name="SSP1_SCK" description="Serial Clock for SSP1." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_21" description="I/O configuration register for pin P4[21]" start="+0x254" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[21]" start="0" size="3">
        <Enum name="P4_21" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_21" description="External memory address line 21." start="0x1" />
        <Enum name="I2C2_SCL" description="I2C2 clock                                             input/output (this pin does not use a specialized I2C                                             pad)." start="0x2" />
        <Enum name="SSP1_SSEL" description="Slave Select for SSP1." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_22" description="I/O configuration register for pin P4[22]" start="+0x258" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[22]" start="0" size="3">
        <Enum name="P4_22" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_22" description="External memory address line 22." start="0x1" />
        <Enum name="U2_TXD" description="Transmitter output for UART2." start="0x2" />
        <Enum name="SSP1_MISO" description="Master In Slave Out for SSP1." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_23" description="I/O configuration register for pin P4[23]" start="+0x25C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[23]" start="0" size="3">
        <Enum name="P4_23" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_23" description="External memory address line 23." start="0x1" />
        <Enum name="U2_RXD" description="Receiver input for UART2." start="0x2" />
        <Enum name="SSP1_MOSI" description="Master Out Slave In for SSP1." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_24" description="I/O configuration register for pin P4[24]" start="+0x260" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[24]" start="0" size="3">
        <Enum name="P4_24" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_OE" description="LOW active Output Enable signal." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_25" description="I/O configuration register for pin P4[25]" start="+0x264" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[25]" start="0" size="3">
        <Enum name="P4_25" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_WE" description="LOW active Write Enable signal." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_26" description="I/O configuration register for pin P4[26]" start="+0x268" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[26]" start="0" size="3">
        <Enum name="P4_26" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_BLS0" description="LOW active Byte Lane select signal 0." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_27" description="I/O configuration register for pin P4[27]" start="+0x26C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[27]" start="0" size="3">
        <Enum name="P4_27" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_BLS1" description="LOW active Byte Lane select signal 1." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_28" description="I/O configuration register for pin P4[28]" start="+0x270" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[28]" start="0" size="3">
        <Enum name="P4_28" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_BLS2" description="LOW active Byte Lane select signal 2." start="0x1" />
        <Enum name="U3_TXD" description="Transmitter output for UART3." start="0x2" />
        <Enum name="T2_MAT0" description="Match output for Timer 2, channel 0." start="0x3" />
        <Enum name="LCD_VD_6" description="LCD data." start="0x5" />
        <Enum name="LCD_VD_10" description="LCD data." start="0x6" />
        <Enum name="LCD_VD_2" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_29" description="I/O configuration register for pin P4[29]" start="+0x274" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[29]" start="0" size="3">
        <Enum name="P4_29" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_BLS3" description="LOW active Byte Lane select signal 3." start="0x1" />
        <Enum name="U3_RXD" description="Receiver input for UART3." start="0x2" />
        <Enum name="T2_MAT1" description="Match output for Timer 2, channel 1." start="0x3" />
        <Enum name="I2C2_SCL" description="I2C2 clock                                             input/output (this pin does not use a specialized I2C                                             pad)." start="0x4" />
        <Enum name="LCD_VD_7" description="LCD data." start="0x5" />
        <Enum name="LCD_VD_11" description="LCD data." start="0x6" />
        <Enum name="LCD_VD_3" description="LCD data." start="0x7" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_30" description="I/O configuration register for pin P4[30]" start="+0x278" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[30]" start="0" size="3">
        <Enum name="P4_30" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_CS0" description="LOW active Chip Select 0 signal." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P4_31" description="I/O configuration register for pin P4[31]" start="+0x27C" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P4[31]" start="0" size="3">
        <Enum name="P4_31" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_CS1" description="LOW active Chip Select 1 signal." start="0x1" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P5_0" description="I/O configuration register for pin P5[0]" start="+0x280" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P5[0]" start="0" size="3">
        <Enum name="P5_0" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_24" description="External memory address line 24." start="0x1" />
        <Enum name="SSP2_MOSI" description="Master Out Slave In for SSP2." start="0x2" />
        <Enum name="T2_MAT2" description="Match output for Timer 2, channel 2." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P5_1" description="I/O configuration register for pin P5[1]" start="+0x284" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P5[1]" start="0" size="3">
        <Enum name="P5_1" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="EMC_A_25" description="External memory address line 25." start="0x1" />
        <Enum name="SSP2_MISO" description="Master In Slave Out for SSP2." start="0x2" />
        <Enum name="T2_MAT3" description="Match output for Timer 2, channel 3." start="0x3" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
    <Register name="P5_2" description="I/O configuration register for pin P5[2]" start="+0x288" access="Read/Write" reset_value="0x00000080" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P5[2]" start="0" size="3">
        <Enum name="P5_2" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="T3_MAT2" description="Match output for Timer 3, channel 2." start="0x3" />
        <Enum name="I2C0_SDA" description="I2C0 data input/output                                             (this pin uses a specialized                                                 I2C pad that supports                                                 I2C Fast Mode                                             Plus)." start="0x5" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="3" size="3" />
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="1" />
      <BitField name="HS" description="Configures I2C features for standard mode, fast mode, and Fast Mode&#xa;                        Plus operation." start="8" size="1">
        <Enum name="ENABLED" description="I2C 50ns glitch filter and slew rate control&#xa;                                enabled." start="0" />
        <Enum name="DISABLED" description="I2C 50ns glitch filter and slew rate control&#xa;                                disabled." start="1" />
      </BitField>
      <BitField name="HIDRIVE" description="Controls sink current capability of the pin, only for P5[2] and&#xa;                        P5[3]." start="9" size="1">
        <Enum name="LOWDRIVE" description="Output drive sink is 4 mA. This is sufficient for standard&#xa;                                and fast mode I2C." start="0" />
        <Enum name="HIGHDRIVE" description="Output drive sink is 20 mA. This is needed for Fast Mode&#xa;                                Plus I2C. Refer to the appropriate specific device data sheet for&#xa;                                details." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="10" size="22" />
    </Register>
    <Register name="P5_3" description="I/O configuration register for pin P5[3]" start="+0x28C" access="Read/Write" reset_value="0x00000080" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P5[3]" start="0" size="3">
        <Enum name="P5_3" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="U4_RXD" description="Receiver input for USART4." start="0x4" />
        <Enum name="I2C0_SCL" description="I2C0 clock                                             input/output (this pin uses a specialized                                                 I2C pad that supports                                                 I2C Fast Mode                                             Plus." start="0x5" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="3" size="3" />
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="1" />
      <BitField name="HS" description="Configures I2C features for standard mode, fast mode, and Fast Mode&#xa;                        Plus operation." start="8" size="1">
        <Enum name="ENABLED" description="I2C 50ns glitch filter and slew rate control&#xa;                                enabled." start="0" />
        <Enum name="DISABLED" description="I2C 50ns glitch filter and slew rate control&#xa;                                disabled." start="1" />
      </BitField>
      <BitField name="HIDRIVE" description="Controls sink current capability of the pin, only for P5[2] and&#xa;                        P5[3]." start="9" size="1">
        <Enum name="LOWDRIVE" description="Output drive sink is 4 mA. This is sufficient for standard&#xa;                                and fast mode I2C." start="0" />
        <Enum name="HIGHDRIVE" description="Output drive sink is 20 mA. This is needed for Fast Mode&#xa;                                Plus I2C. Refer to the appropriate specific device data sheet for&#xa;                                details." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="10" size="22" />
    </Register>
    <Register name="P5_4" description="I/O configuration register for pin P5[4]" start="+0x290" access="Read/Write" reset_value="0x00000030" reset_mask="0xFFFFFFFF">
      <BitField name="FUNC" description="Selects pin function for pin P5[4]" start="0" size="3">
        <Enum name="P5_4" description="General purpose digital input/output&#xa;                                            pin." start="0x0" />
        <Enum name="U0_OE" description="RS-485/EIA-485 output enable signal for                                             UART0." start="0x1" />
        <Enum name="T3_MAT3" description="Match output for Timer 3, channel 3." start="0x3" />
        <Enum name="U4_TXD" description="Transmitter output for USART4 (input/output in                                             smart card mode)." start="0x4" />
      </BitField>
      <BitField name="MODE" description="Selects function mode (on-chip pull-up/pull-down resistor&#xa;                        control)." start="3" size="2">
        <Enum name="INACTIVE_NO_PULL_DO" description="Inactive (no pull-down/pull-up resistor&#xa;                                enabled)." start="0x0" />
        <Enum name="PULL_DOWN_RESISTOR_E" description="Pull-down resistor enabled." start="0x1" />
        <Enum name="PULL_UP_RESISTOR_ENA" description="Pull-up resistor enabled." start="0x2" />
        <Enum name="REPEATER_MODE_" description="Repeater mode." start="0x3" />
      </BitField>
      <BitField name="HYS" description="Hysteresis." start="5" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="ENABLE_" description="Enable." start="1" />
      </BitField>
      <BitField name="INV" description="Invert input" start="6" size="1">
        <Enum name="INPUT_NOT_INVERTED_" description="Input not inverted (HIGH on pin reads as 1, LOW on pin&#xa;                                reads as 0)." start="0" />
        <Enum name="INPUT_INVERTED_HIGH" description="Input inverted (HIGH on pin reads as 0, LOW on pin reads as&#xa;                                1)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="2" />
      <BitField name="SLEW" description="Driver slew rate" start="9" size="1">
        <Enum name="STANDARD" description="Standard mode, output slew rate control is enabled. More&#xa;                                outputs can be switched simultaneously." start="0" />
        <Enum name="FAST" description="Fast mode, slew rate control is disabled. Refer to the&#xa;                                appropriate specific device data sheet for details." start="1" />
      </BitField>
      <BitField name="OD" description="Open-drain mode." start="10" size="1">
        <Enum name="DISABLE_" description="Disable." start="0" />
        <Enum name="OPEN_DRAIN_MODE_ENAB" description="Open-drain mode enabled. This is not a true open-drain&#xa;                                mode. Input cannot be pulled up above VDD." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="21" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SSP1" description="SSP1 controller" start="0x40030000">
    <Register name="CR0" description="Control Register 0. Selects the serial clock rate, bus type, and data size." start="+0x000" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DSS" description="Data Size Select. This field controls the number of bits transferred in each frame. Values 0000-0010 are not supported and should not be used." start="0" size="4">
        <Enum name="4_BIT_TRANSFER" description="4-bit transfer" start="0x3" />
        <Enum name="5_BIT_TRANSFER" description="5-bit transfer" start="0x4" />
        <Enum name="6_BIT_TRANSFER" description="6-bit transfer" start="0x5" />
        <Enum name="7_BIT_TRANSFER" description="7-bit transfer" start="0x6" />
        <Enum name="8_BIT_TRANSFER" description="8-bit transfer" start="0x7" />
        <Enum name="9_BIT_TRANSFER" description="9-bit transfer" start="0x8" />
        <Enum name="10_BIT_TRANSFER" description="10-bit transfer" start="0x9" />
        <Enum name="11_BIT_TRANSFER" description="11-bit transfer" start="0xA" />
        <Enum name="12_BIT_TRANSFER" description="12-bit transfer" start="0xB" />
        <Enum name="13_BIT_TRANSFER" description="13-bit transfer" start="0xC" />
        <Enum name="14_BIT_TRANSFER" description="14-bit transfer" start="0xD" />
        <Enum name="15_BIT_TRANSFER" description="15-bit transfer" start="0xE" />
        <Enum name="16_BIT_TRANSFER" description="16-bit transfer" start="0xF" />
      </BitField>
      <BitField name="FRF" description="Frame Format." start="4" size="2">
        <Enum name="SPI" description="SPI" start="0x0" />
        <Enum name="TI" description="TI" start="0x1" />
        <Enum name="MICROWIRE" description="Microwire" start="0x2" />
        <Enum name="THIS_COMBINATION_IS_" description="This combination is not supported and should not be used." start="0x3" />
      </BitField>
      <BitField name="CPOL" description="Clock Out Polarity. This bit is only used in SPI mode." start="6" size="1">
        <Enum name="BUS_LOW" description="SSP controller maintains the bus clock low between frames." start="0" />
        <Enum name="BUS_HIGH" description="SSP controller maintains the bus clock high between frames." start="1" />
      </BitField>
      <BitField name="CPHA" description="Clock Out Phase. This bit is only used in SPI mode." start="7" size="1">
        <Enum name="FIRST_CLOCK" description="SSP controller captures serial data on the first clock transition of the frame, that is, the transition away from the inter-frame state of the clock line." start="0" />
        <Enum name="SECOND_CLOCK" description="SSP controller captures serial data on the second clock transition of the frame, that is, the transition back to the inter-frame state of the clock line." start="1" />
      </BitField>
      <BitField name="SCR" description="Serial Clock Rate. The number of prescaler-output clocks per bit on the bus, minus one. Given that CPSDVSR is the prescale divider, and the APB clock PCLK clocks the prescaler, the bit frequency is PCLK / (CPSDVSR X [SCR+1])." start="8" size="8" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="16" size="16" />
    </Register>
    <Register name="CR1" description="Control Register 1. Selects master/slave and other modes." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="LBM" description="Loop Back Mode." start="0" size="1">
        <Enum name="NORMAL" description="During normal operation." start="0" />
        <Enum name="OUPTU" description="Serial input is taken from the serial output (MOSI or MISO) rather than the serial input pin (MISO or MOSI respectively)." start="1" />
      </BitField>
      <BitField name="SSE" description="SSP Enable." start="1" size="1">
        <Enum name="DISABLED" description="The SSP controller is disabled." start="0" />
        <Enum name="ENABLED" description="The SSP controller will interact with other devices on the serial bus. Software should write the appropriate control information to the other SSP registers and interrupt controller registers, before setting this bit." start="1" />
      </BitField>
      <BitField name="MS" description="Master/Slave Mode.This bit can only be written when the SSE bit is 0." start="2" size="1">
        <Enum name="MASTER" description="The SSP controller acts as a master on the bus, driving the SCLK, MOSI, and SSEL lines and receiving the MISO line." start="0" />
        <Enum name="SLAVE" description="The SSP controller acts as a slave on the bus, driving MISO line and receiving SCLK, MOSI, and SSEL lines." start="1" />
      </BitField>
      <BitField name="SOD" description="Slave Output Disable. This bit is relevant only in slave mode (MS = 1). If it is 1, this blocks this SSP controller from driving the transmit data line (MISO)." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="DR" description="Data Register. Writes fill the transmit FIFO, and reads empty the receive FIFO." start="+0x008" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="Write: software can write data to be sent in a future frame to this register whenever the TNF bit in the Status register is 1, indicating that the Tx FIFO is not full. If the Tx FIFO was previously empty and the SSP controller is not busy on the bus, transmission of the data will begin immediately. Otherwise the data written to this register will be sent as soon as all previous data has been sent (and received). If the data length is less than 16 bits, software must right-justify the data written to this register. Read: software can read data from this register whenever the RNE bit in the Status register is 1, indicating that the Rx FIFO is not empty. When software reads this register, the SSP controller returns data from the least recent frame in the Rx FIFO. If the data length is less than 16 bits, the data is right-justified in this field with higher order bits filled with 0s." start="0" size="16" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="16" size="16" />
    </Register>
    <Register name="SR" description="Status Register" start="+0x00C" access="ReadOnly" reset_value="0x00000003" reset_mask="0xFFFFFFFF">
      <BitField name="TFE" description="Transmit FIFO Empty. This bit is 1 is the Transmit FIFO is empty, 0 if not." start="0" size="1" />
      <BitField name="TNF" description="Transmit FIFO Not Full. This bit is 0 if the Tx FIFO is full, 1 if not." start="1" size="1" />
      <BitField name="RNE" description="Receive FIFO Not Empty. This bit is 0 if the Receive FIFO is empty, 1 if not." start="2" size="1" />
      <BitField name="RFF" description="Receive FIFO Full. This bit is 1 if the Receive FIFO is full, 0 if not." start="3" size="1" />
      <BitField name="BSY" description="Busy. This bit is 0 if the SSPn controller is idle, or 1 if it is currently sending/receiving a frame and/or the Tx FIFO is not empty." start="4" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="CPSR" description="Clock Prescale Register" start="+0x010" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CPSDVSR" description="This even value between 2 and 254, by which PCLK is divided to yield the prescaler output clock. Bit 0 always reads as 0." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="IMSC" description="Interrupt Mask Set and Clear Register" start="+0x014" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RORIM" description="Software should set this bit to enable interrupt when a Receive Overrun occurs, that is, when the Rx FIFO is full and another frame is completely received. The ARM spec implies that the preceding frame data is overwritten by the new frame data when this occurs." start="0" size="1" />
      <BitField name="RTIM" description="Software should set this bit to enable interrupt when a Receive Time-out condition occurs. A Receive Time-out occurs when the Rx FIFO is not empty, and no has not been read for a time-out period. The time-out period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR X [SCR+1])." start="1" size="1" />
      <BitField name="RXIM" description="Software should set this bit to enable interrupt when the Rx FIFO is at least half full." start="2" size="1" />
      <BitField name="TXIM" description="Software should set this bit to enable interrupt when the Tx FIFO is at least half empty." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="RIS" description="Raw Interrupt Status Register" start="+0x018" access="ReadOnly" reset_value="0x00000008" reset_mask="0xFFFFFFFF">
      <BitField name="RORRIS" description="This bit is 1 if another frame was completely received while the RxFIFO was full. The ARM spec implies that the preceding frame data is overwritten by the new frame data when this occurs." start="0" size="1" />
      <BitField name="RTRIS" description="This bit is 1 if the Rx FIFO is not empty, and has not been read for a time-out period. The time-out period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR X [SCR+1])." start="1" size="1" />
      <BitField name="RXRIS" description="This bit is 1 if the Rx FIFO is at least half full." start="2" size="1" />
      <BitField name="TXRIS" description="This bit is 1 if the Tx FIFO is at least half empty." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="MIS" description="Masked Interrupt Status Register" start="+0x01C" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RORMIS" description="This bit is 1 if another frame was completely received while the RxFIFO was full, and this interrupt is enabled." start="0" size="1" />
      <BitField name="RTMIS" description="This bit is 1 if the Rx FIFO is not empty, has not been read for a time-out period, and this interrupt is enabled. The time-out period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR X [SCR+1])." start="1" size="1" />
      <BitField name="RXMIS" description="This bit is 1 if the Rx FIFO is at least half full, and this interrupt is enabled." start="2" size="1" />
      <BitField name="TXMIS" description="This bit is 1 if the Tx FIFO is at least half empty, and this interrupt is enabled." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="ICR" description="SSPICR Interrupt Clear Register" start="+0x020" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RORIC" description="Writing a 1 to this bit clears the   frame was received when RxFIFO was full interrupt." start="0" size="1" />
      <BitField name="RTIC" description="Writing a 1 to this bit clears the Rx FIFO was not empty and has not been read for a time-out period interrupt. The time-out period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR / [SCR+1])." start="1" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="2" size="30" />
    </Register>
    <Register name="DMACR" description="SSP0 DMA control register" start="+0x024" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RXDMAE" description="Receive DMA Enable. When this bit is set to one 1, DMA for the receive FIFO is enabled, otherwise receive DMA is disabled." start="0" size="1" />
      <BitField name="TXDMAE" description="Transmit DMA Enable. When this bit is set to one 1, DMA for the transmit FIFO is enabled, otherwise transmit DMA is disabled" start="1" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="2" size="30" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC" description="Analog-to-Digital Converter (ADC) " start="0x40034000">
    <Register name="CR" description="A/D Control Register. The ADCR register must be written to select the operating mode before A/D conversion can occur." start="+0x000" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="SEL" description="Selects which of the AD0[7:0] pins is (are) to be sampled and converted. For AD0, bit 0 selects Pin AD0[0], and bit 7 selects pin AD0[7]. In software-controlled mode, only one of these bits should be 1. In hardware scan mode, any value containing 1 to 8 ones is allowed. All zeroes is equivalent to 0x01." start="0" size="8" />
      <BitField name="CLKDIV" description="The APB clock (PCLK) is divided by (this value plus one) to produce the clock for the A/D converter, which should be less than or equal to 12.4 MHz. Typically, software should program the smallest value in this field that yields a clock of 12.4 MHz or slightly less, but in certain cases (such as a high-impedance analog source) a slower clock may be desirable." start="8" size="8" />
      <BitField name="BURST" description="Burst mode" start="16" size="1">
        <Enum name="BURST" description="The AD converter does repeated conversions at up to 400 kHz, scanning (if necessary) through the pins selected by bits set to ones in the SEL field. The first conversion after the start corresponds to the least-significant 1 in the SEL field, then higher numbered 1-bits (pins) if applicable. Repeated conversions can be terminated by clearing this bit, but the conversion that's in progress when this bit is cleared will be completed. START bits must be 000 when BURST = 1 or conversions will not start." start="1" />
        <Enum name="SW" description="Conversions are software controlled and require 31 clocks." start="0" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="17" size="4" />
      <BitField name="PDN" description="Power down mode" start="21" size="1">
        <Enum name="POWERED" description="The A/D converter is operational." start="1" />
        <Enum name="POWERDOWN" description="The A/D converter is in power-down mode." start="0" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="22" size="2" />
      <BitField name="START" description="When the BURST bit is 0, these bits control whether and when an A/D conversion is started:" start="24" size="3">
        <Enum name="NO_START_THIS_VALUE" description="No start (this value should be used when clearing PDN to 0)." start="0x0" />
        <Enum name="START_CONVERSION_NOW" description="Start conversion now." start="0x1" />
        <Enum name="P2_10" description="Start conversion when the edge selected by bit 27 occurs on the P2[10] pin." start="0x2" />
        <Enum name="P1_27" description="Start conversion when the edge selected by bit 27 occurs on the P1[27] pin." start="0x3" />
        <Enum name="MAT0_1" description="Start conversion when the edge selected by bit 27 occurs on MAT0.1. Note that this does not require that the MAT0.1 function appear on a device pin." start="0x4" />
        <Enum name="MAT0_3" description="Start conversion when the edge selected by bit 27 occurs on MAT0.3. Note that it is not possible to cause the MAT0.3 function to appear on a device pin." start="0x5" />
        <Enum name="MAT1_0" description="Start conversion when the edge selected by bit 27 occurs on MAT1.0. Note that this does not require that the MAT1.0 function appear on a device pin." start="0x6" />
        <Enum name="MAT1_1" description="Start conversion when the edge selected by bit 27 occurs on MAT1.1. Note that this does not require that the MAT1.1 function appear on a device pin." start="0x7" />
      </BitField>
      <BitField name="EDGE" description="This bit is significant only when the START field contains 010-111. In these cases:" start="27" size="1">
        <Enum name="FALLLING" description="Start conversion on a falling edge on the selected CAP/MAT signal." start="1" />
        <Enum name="RISING" description="Start conversion on a rising edge on the selected CAP/MAT signal." start="0" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="28" size="4" />
    </Register>
    <Register name="GDR" description="A/D Global Data Register. This register contains the ADC's DONE bit and the result of the most recent A/D conversion." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="4" />
      <BitField name="RESULT" description="When DONE is 1, this field contains a binary fraction representing the voltage on the AD0[n] pin selected by the SEL field, as it falls within the range of VREFP to VSS. Zero in the field indicates that the voltage on the input pin was less than, equal to, or close to that on VSS, while 0xFFF indicates that the voltage on the input was close to, equal to, or greater than that on VREFP." start="4" size="12" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="8" />
      <BitField name="CHN" description="These bits contain the channel from which the RESULT bits were converted (e.g. 000 identifies channel 0, 001 channel 1...)." start="24" size="3" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="27" size="3" />
      <BitField name="OVERRUN" description="This bit is 1 in burst mode if the results of one or more conversions was (were) lost and overwritten before the conversion that produced the result in the RESULT bits. This bit is cleared by reading this register." start="30" size="1" />
      <BitField name="DONE" description="This bit is set to 1 when an A/D conversion completes. It is cleared when this register is read and when the ADCR is written. If the ADCR is written while a conversion is still in progress, this bit is set and a new conversion is started." start="31" size="1" />
    </Register>
    <Register name="INTEN" description="A/D Interrupt Enable Register. This register contains enable bits that allow the DONE flag of each A/D channel to be included or excluded from contributing to the generation of an A/D interrupt." start="+0x00C" access="Read/Write" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField name="ADINTEN0" description="Interrupt enable" start="0" size="1">
        <Enum name="DISABLE" description="Completion of a conversion on ADC channel 0 will not generate an interrupt." start="0" />
        <Enum name="ENABLE" description="Completion of a conversion on ADC channel 0 will generate an interrupt." start="1" />
      </BitField>
      <BitField name="ADINTEN1" description="Interrupt enable" start="1" size="1">
        <Enum name="DISABLE" description="Completion of a conversion on ADC channel 1 will not generate an interrupt." start="0" />
        <Enum name="ENABLE" description="Completion of a conversion on ADC channel 1 will generate an interrupt." start="1" />
      </BitField>
      <BitField name="ADINTEN2" description="Interrupt enable" start="2" size="1">
        <Enum name="DISABLE" description="Completion of a conversion on ADC channel 2 will not generate an interrupt." start="0" />
        <Enum name="ENABLE" description="Completion of a conversion on ADC channel 2 will generate an interrupt." start="1" />
      </BitField>
      <BitField name="ADINTEN3" description="Interrupt enable" start="3" size="1">
        <Enum name="DISABLE" description="Completion of a conversion on ADC channel 3 will not generate an interrupt." start="0" />
        <Enum name="ENABLE" description="Completion of a conversion on ADC channel 3 will generate an interrupt." start="1" />
      </BitField>
      <BitField name="ADINTEN4" description="Interrupt enable" start="4" size="1">
        <Enum name="DISABLE" description="Completion of a conversion on ADC channel 4 will not generate an interrupt." start="0" />
        <Enum name="ENABLE" description="Completion of a conversion on ADC channel 4 will generate an interrupt." start="1" />
      </BitField>
      <BitField name="ADINTEN5" description="Interrupt enable" start="5" size="1">
        <Enum name="DISABLE" description="Completion of a conversion on ADC channel 5 will not generate an interrupt." start="0" />
        <Enum name="ENABLE" description="Completion of a conversion on ADC channel 5 will generate an interrupt." start="1" />
      </BitField>
      <BitField name="ADINTEN6" description="Interrupt enable" start="6" size="1">
        <Enum name="DISABLE" description="Completion of a conversion on ADC channel 6 will not generate an interrupt." start="0" />
        <Enum name="ENABLE" description="Completion of a conversion on ADC channel 6 will generate an interrupt." start="1" />
      </BitField>
      <BitField name="ADINTEN7" description="Interrupt enable" start="7" size="1">
        <Enum name="DISABLE" description="Completion of a conversion on ADC channel 7 will not generate an interrupt." start="0" />
        <Enum name="ENABLE" description="Completion of a conversion on ADC channel 7 will generate an interrupt." start="1" />
      </BitField>
      <BitField name="ADGINTEN" description="Interrupt enable" start="8" size="1">
        <Enum name="CHANNELS" description="Only the individual ADC channels enabled by ADINTEN7:0 will generate interrupts." start="0" />
        <Enum name="GLOBAL" description="The global DONE flag in ADDR is enabled to generate an interrupt in addition to any individual ADC channels that are enabled to generate interrupts." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="9" size="23" />
    </Register>
    <Register name="DR[0]" description="A/D Channel 0 Data Register. This register contains the result of the most recent conversion completed on channel 0." start="+0x010+0" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="4" />
      <BitField name="RESULT" description="When DONE is 1, this field contains a binary fraction representing the voltage on the AD0[n] pin, as it falls within the range of VREFP to V SS. Zero in the field indicates that the voltage on the input pin was less than, equal to, or close to that on VSS, while 0xFFF indicates that the voltage on the input was close to, equal to, or greater than that on VREFP." start="4" size="12" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="14" />
      <BitField name="OVERRUN" description="This bit is 1 in burst mode if the results of one or more conversions was (were) lost and overwritten before the conversion that produced the result in the RESULT bits.This bit is cleared by reading this register." start="30" size="1" />
      <BitField name="DONE" description="This bit is set to 1 when an A/D conversion completes. It is cleared when this register is read." start="31" size="1" />
    </Register>
    <Register name="DR[1]" description="A/D Channel 0 Data Register. This register contains the result of the most recent conversion completed on channel 0." start="+0x010+4" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="4" />
      <BitField name="RESULT" description="When DONE is 1, this field contains a binary fraction representing the voltage on the AD0[n] pin, as it falls within the range of VREFP to V SS. Zero in the field indicates that the voltage on the input pin was less than, equal to, or close to that on VSS, while 0xFFF indicates that the voltage on the input was close to, equal to, or greater than that on VREFP." start="4" size="12" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="14" />
      <BitField name="OVERRUN" description="This bit is 1 in burst mode if the results of one or more conversions was (were) lost and overwritten before the conversion that produced the result in the RESULT bits.This bit is cleared by reading this register." start="30" size="1" />
      <BitField name="DONE" description="This bit is set to 1 when an A/D conversion completes. It is cleared when this register is read." start="31" size="1" />
    </Register>
    <Register name="DR[2]" description="A/D Channel 0 Data Register. This register contains the result of the most recent conversion completed on channel 0." start="+0x010+8" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="4" />
      <BitField name="RESULT" description="When DONE is 1, this field contains a binary fraction representing the voltage on the AD0[n] pin, as it falls within the range of VREFP to V SS. Zero in the field indicates that the voltage on the input pin was less than, equal to, or close to that on VSS, while 0xFFF indicates that the voltage on the input was close to, equal to, or greater than that on VREFP." start="4" size="12" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="14" />
      <BitField name="OVERRUN" description="This bit is 1 in burst mode if the results of one or more conversions was (were) lost and overwritten before the conversion that produced the result in the RESULT bits.This bit is cleared by reading this register." start="30" size="1" />
      <BitField name="DONE" description="This bit is set to 1 when an A/D conversion completes. It is cleared when this register is read." start="31" size="1" />
    </Register>
    <Register name="DR[3]" description="A/D Channel 0 Data Register. This register contains the result of the most recent conversion completed on channel 0." start="+0x010+12" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="4" />
      <BitField name="RESULT" description="When DONE is 1, this field contains a binary fraction representing the voltage on the AD0[n] pin, as it falls within the range of VREFP to V SS. Zero in the field indicates that the voltage on the input pin was less than, equal to, or close to that on VSS, while 0xFFF indicates that the voltage on the input was close to, equal to, or greater than that on VREFP." start="4" size="12" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="14" />
      <BitField name="OVERRUN" description="This bit is 1 in burst mode if the results of one or more conversions was (were) lost and overwritten before the conversion that produced the result in the RESULT bits.This bit is cleared by reading this register." start="30" size="1" />
      <BitField name="DONE" description="This bit is set to 1 when an A/D conversion completes. It is cleared when this register is read." start="31" size="1" />
    </Register>
    <Register name="DR[4]" description="A/D Channel 0 Data Register. This register contains the result of the most recent conversion completed on channel 0." start="+0x010+16" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="4" />
      <BitField name="RESULT" description="When DONE is 1, this field contains a binary fraction representing the voltage on the AD0[n] pin, as it falls within the range of VREFP to V SS. Zero in the field indicates that the voltage on the input pin was less than, equal to, or close to that on VSS, while 0xFFF indicates that the voltage on the input was close to, equal to, or greater than that on VREFP." start="4" size="12" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="14" />
      <BitField name="OVERRUN" description="This bit is 1 in burst mode if the results of one or more conversions was (were) lost and overwritten before the conversion that produced the result in the RESULT bits.This bit is cleared by reading this register." start="30" size="1" />
      <BitField name="DONE" description="This bit is set to 1 when an A/D conversion completes. It is cleared when this register is read." start="31" size="1" />
    </Register>
    <Register name="DR[5]" description="A/D Channel 0 Data Register. This register contains the result of the most recent conversion completed on channel 0." start="+0x010+20" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="4" />
      <BitField name="RESULT" description="When DONE is 1, this field contains a binary fraction representing the voltage on the AD0[n] pin, as it falls within the range of VREFP to V SS. Zero in the field indicates that the voltage on the input pin was less than, equal to, or close to that on VSS, while 0xFFF indicates that the voltage on the input was close to, equal to, or greater than that on VREFP." start="4" size="12" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="14" />
      <BitField name="OVERRUN" description="This bit is 1 in burst mode if the results of one or more conversions was (were) lost and overwritten before the conversion that produced the result in the RESULT bits.This bit is cleared by reading this register." start="30" size="1" />
      <BitField name="DONE" description="This bit is set to 1 when an A/D conversion completes. It is cleared when this register is read." start="31" size="1" />
    </Register>
    <Register name="DR[6]" description="A/D Channel 0 Data Register. This register contains the result of the most recent conversion completed on channel 0." start="+0x010+24" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="4" />
      <BitField name="RESULT" description="When DONE is 1, this field contains a binary fraction representing the voltage on the AD0[n] pin, as it falls within the range of VREFP to V SS. Zero in the field indicates that the voltage on the input pin was less than, equal to, or close to that on VSS, while 0xFFF indicates that the voltage on the input was close to, equal to, or greater than that on VREFP." start="4" size="12" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="14" />
      <BitField name="OVERRUN" description="This bit is 1 in burst mode if the results of one or more conversions was (were) lost and overwritten before the conversion that produced the result in the RESULT bits.This bit is cleared by reading this register." start="30" size="1" />
      <BitField name="DONE" description="This bit is set to 1 when an A/D conversion completes. It is cleared when this register is read." start="31" size="1" />
    </Register>
    <Register name="DR[7]" description="A/D Channel 0 Data Register. This register contains the result of the most recent conversion completed on channel 0." start="+0x010+28" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="4" />
      <BitField name="RESULT" description="When DONE is 1, this field contains a binary fraction representing the voltage on the AD0[n] pin, as it falls within the range of VREFP to V SS. Zero in the field indicates that the voltage on the input pin was less than, equal to, or close to that on VSS, while 0xFFF indicates that the voltage on the input was close to, equal to, or greater than that on VREFP." start="4" size="12" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="14" />
      <BitField name="OVERRUN" description="This bit is 1 in burst mode if the results of one or more conversions was (were) lost and overwritten before the conversion that produced the result in the RESULT bits.This bit is cleared by reading this register." start="30" size="1" />
      <BitField name="DONE" description="This bit is set to 1 when an A/D conversion completes. It is cleared when this register is read." start="31" size="1" />
    </Register>
    <Register name="STAT" description="A/D Status Register. This register contains DONE and OVERRUN flags for all of the A/D channels, as well as the A/D interrupt/DMA flag." start="+0x030" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DONE0" description="This bit mirrors the DONE status flag from the result register for A/D channel 0." start="0" size="1" />
      <BitField name="DONE1" description="This bit mirrors the DONE status flag from the result register for A/D channel 1." start="1" size="1" />
      <BitField name="DONE2" description="This bit mirrors the DONE status flag from the result register for A/D channel 2." start="2" size="1" />
      <BitField name="DONE3" description="This bit mirrors the DONE status flag from the result register for A/D channel 3." start="3" size="1" />
      <BitField name="DONE4" description="This bit mirrors the DONE status flag from the result register for A/D channel 4." start="4" size="1" />
      <BitField name="DONE5" description="This bit mirrors the DONE status flag from the result register for A/D channel 5." start="5" size="1" />
      <BitField name="DONE6" description="This bit mirrors the DONE status flag from the result register for A/D channel 6." start="6" size="1" />
      <BitField name="DONE7" description="This bit mirrors the DONE status flag from the result register for A/D channel 7." start="7" size="1" />
      <BitField name="OVERRUN0" description="This bit mirrors the OVERRRUN status flag from the result register for A/D channel 0." start="8" size="1" />
      <BitField name="OVERRUN1" description="This bit mirrors the OVERRRUN status flag from the result register for A/D channel 1." start="9" size="1" />
      <BitField name="OVERRUN2" description="This bit mirrors the OVERRRUN status flag from the result register for A/D channel 2." start="10" size="1" />
      <BitField name="OVERRUN3" description="This bit mirrors the OVERRRUN status flag from the result register for A/D channel 3." start="11" size="1" />
      <BitField name="OVERRUN4" description="This bit mirrors the OVERRRUN status flag from the result register for A/D channel 4." start="12" size="1" />
      <BitField name="OVERRUN5" description="This bit mirrors the OVERRRUN status flag from the result register for A/D channel 5." start="13" size="1" />
      <BitField name="OVERRUN6" description="This bit mirrors the OVERRRUN status flag from the result register for A/D channel 6." start="14" size="1" />
      <BitField name="OVERRUN7" description="This bit mirrors the OVERRRUN status flag from the result register for A/D channel 7." start="15" size="1" />
      <BitField name="ADINT" description="This bit is the A/D interrupt flag. It is one when any of the individual A/D channel Done flags is asserted and enabled to contribute to the A/D interrupt via the ADINTEN register." start="16" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="17" size="15" />
    </Register>
    <Register name="TRM" description="ADC trim register." start="+0x034" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="4" />
      <BitField name="ADCOFFS" description="Offset trim bits for ADC operation. Initialized by the boot code. Can be overwritten by the user." start="4" size="4" />
      <BitField name="TRIM" description="written-to by boot code. Can not be overwritten by the user. These bits are locked after boot code write." start="8" size="4" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="12" size="20" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CANAFRAM" description="CAN acceptance filter RAM" start="0x40038000">
    <Register name="MASK[0]" description="CAN AF ram access register" start="+0x000+0" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[1]" description="CAN AF ram access register" start="+0x000+4" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[2]" description="CAN AF ram access register" start="+0x000+8" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[3]" description="CAN AF ram access register" start="+0x000+12" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[4]" description="CAN AF ram access register" start="+0x000+16" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[5]" description="CAN AF ram access register" start="+0x000+20" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[6]" description="CAN AF ram access register" start="+0x000+24" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[7]" description="CAN AF ram access register" start="+0x000+28" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[8]" description="CAN AF ram access register" start="+0x000+32" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[9]" description="CAN AF ram access register" start="+0x000+36" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[10]" description="CAN AF ram access register" start="+0x000+40" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[11]" description="CAN AF ram access register" start="+0x000+44" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[12]" description="CAN AF ram access register" start="+0x000+48" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[13]" description="CAN AF ram access register" start="+0x000+52" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[14]" description="CAN AF ram access register" start="+0x000+56" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[15]" description="CAN AF ram access register" start="+0x000+60" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[16]" description="CAN AF ram access register" start="+0x000+64" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[17]" description="CAN AF ram access register" start="+0x000+68" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[18]" description="CAN AF ram access register" start="+0x000+72" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[19]" description="CAN AF ram access register" start="+0x000+76" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[20]" description="CAN AF ram access register" start="+0x000+80" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[21]" description="CAN AF ram access register" start="+0x000+84" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[22]" description="CAN AF ram access register" start="+0x000+88" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[23]" description="CAN AF ram access register" start="+0x000+92" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[24]" description="CAN AF ram access register" start="+0x000+96" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[25]" description="CAN AF ram access register" start="+0x000+100" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[26]" description="CAN AF ram access register" start="+0x000+104" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[27]" description="CAN AF ram access register" start="+0x000+108" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[28]" description="CAN AF ram access register" start="+0x000+112" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[29]" description="CAN AF ram access register" start="+0x000+116" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[30]" description="CAN AF ram access register" start="+0x000+120" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[31]" description="CAN AF ram access register" start="+0x000+124" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[32]" description="CAN AF ram access register" start="+0x000+128" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[33]" description="CAN AF ram access register" start="+0x000+132" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[34]" description="CAN AF ram access register" start="+0x000+136" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[35]" description="CAN AF ram access register" start="+0x000+140" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[36]" description="CAN AF ram access register" start="+0x000+144" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[37]" description="CAN AF ram access register" start="+0x000+148" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[38]" description="CAN AF ram access register" start="+0x000+152" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[39]" description="CAN AF ram access register" start="+0x000+156" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[40]" description="CAN AF ram access register" start="+0x000+160" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[41]" description="CAN AF ram access register" start="+0x000+164" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[42]" description="CAN AF ram access register" start="+0x000+168" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[43]" description="CAN AF ram access register" start="+0x000+172" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[44]" description="CAN AF ram access register" start="+0x000+176" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[45]" description="CAN AF ram access register" start="+0x000+180" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[46]" description="CAN AF ram access register" start="+0x000+184" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[47]" description="CAN AF ram access register" start="+0x000+188" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[48]" description="CAN AF ram access register" start="+0x000+192" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[49]" description="CAN AF ram access register" start="+0x000+196" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[50]" description="CAN AF ram access register" start="+0x000+200" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[51]" description="CAN AF ram access register" start="+0x000+204" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[52]" description="CAN AF ram access register" start="+0x000+208" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[53]" description="CAN AF ram access register" start="+0x000+212" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[54]" description="CAN AF ram access register" start="+0x000+216" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[55]" description="CAN AF ram access register" start="+0x000+220" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[56]" description="CAN AF ram access register" start="+0x000+224" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[57]" description="CAN AF ram access register" start="+0x000+228" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[58]" description="CAN AF ram access register" start="+0x000+232" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[59]" description="CAN AF ram access register" start="+0x000+236" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[60]" description="CAN AF ram access register" start="+0x000+240" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[61]" description="CAN AF ram access register" start="+0x000+244" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[62]" description="CAN AF ram access register" start="+0x000+248" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[63]" description="CAN AF ram access register" start="+0x000+252" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[64]" description="CAN AF ram access register" start="+0x000+256" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[65]" description="CAN AF ram access register" start="+0x000+260" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[66]" description="CAN AF ram access register" start="+0x000+264" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[67]" description="CAN AF ram access register" start="+0x000+268" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[68]" description="CAN AF ram access register" start="+0x000+272" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[69]" description="CAN AF ram access register" start="+0x000+276" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[70]" description="CAN AF ram access register" start="+0x000+280" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[71]" description="CAN AF ram access register" start="+0x000+284" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[72]" description="CAN AF ram access register" start="+0x000+288" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[73]" description="CAN AF ram access register" start="+0x000+292" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[74]" description="CAN AF ram access register" start="+0x000+296" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[75]" description="CAN AF ram access register" start="+0x000+300" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[76]" description="CAN AF ram access register" start="+0x000+304" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[77]" description="CAN AF ram access register" start="+0x000+308" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[78]" description="CAN AF ram access register" start="+0x000+312" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[79]" description="CAN AF ram access register" start="+0x000+316" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[80]" description="CAN AF ram access register" start="+0x000+320" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[81]" description="CAN AF ram access register" start="+0x000+324" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[82]" description="CAN AF ram access register" start="+0x000+328" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[83]" description="CAN AF ram access register" start="+0x000+332" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[84]" description="CAN AF ram access register" start="+0x000+336" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[85]" description="CAN AF ram access register" start="+0x000+340" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[86]" description="CAN AF ram access register" start="+0x000+344" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[87]" description="CAN AF ram access register" start="+0x000+348" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[88]" description="CAN AF ram access register" start="+0x000+352" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[89]" description="CAN AF ram access register" start="+0x000+356" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[90]" description="CAN AF ram access register" start="+0x000+360" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[91]" description="CAN AF ram access register" start="+0x000+364" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[92]" description="CAN AF ram access register" start="+0x000+368" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[93]" description="CAN AF ram access register" start="+0x000+372" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[94]" description="CAN AF ram access register" start="+0x000+376" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[95]" description="CAN AF ram access register" start="+0x000+380" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[96]" description="CAN AF ram access register" start="+0x000+384" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[97]" description="CAN AF ram access register" start="+0x000+388" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[98]" description="CAN AF ram access register" start="+0x000+392" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[99]" description="CAN AF ram access register" start="+0x000+396" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[100]" description="CAN AF ram access register" start="+0x000+400" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[101]" description="CAN AF ram access register" start="+0x000+404" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[102]" description="CAN AF ram access register" start="+0x000+408" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[103]" description="CAN AF ram access register" start="+0x000+412" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[104]" description="CAN AF ram access register" start="+0x000+416" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[105]" description="CAN AF ram access register" start="+0x000+420" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[106]" description="CAN AF ram access register" start="+0x000+424" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[107]" description="CAN AF ram access register" start="+0x000+428" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[108]" description="CAN AF ram access register" start="+0x000+432" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[109]" description="CAN AF ram access register" start="+0x000+436" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[110]" description="CAN AF ram access register" start="+0x000+440" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[111]" description="CAN AF ram access register" start="+0x000+444" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[112]" description="CAN AF ram access register" start="+0x000+448" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[113]" description="CAN AF ram access register" start="+0x000+452" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[114]" description="CAN AF ram access register" start="+0x000+456" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[115]" description="CAN AF ram access register" start="+0x000+460" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[116]" description="CAN AF ram access register" start="+0x000+464" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[117]" description="CAN AF ram access register" start="+0x000+468" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[118]" description="CAN AF ram access register" start="+0x000+472" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[119]" description="CAN AF ram access register" start="+0x000+476" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[120]" description="CAN AF ram access register" start="+0x000+480" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[121]" description="CAN AF ram access register" start="+0x000+484" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[122]" description="CAN AF ram access register" start="+0x000+488" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[123]" description="CAN AF ram access register" start="+0x000+492" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[124]" description="CAN AF ram access register" start="+0x000+496" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[125]" description="CAN AF ram access register" start="+0x000+500" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[126]" description="CAN AF ram access register" start="+0x000+504" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[127]" description="CAN AF ram access register" start="+0x000+508" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[128]" description="CAN AF ram access register" start="+0x000+512" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[129]" description="CAN AF ram access register" start="+0x000+516" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[130]" description="CAN AF ram access register" start="+0x000+520" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[131]" description="CAN AF ram access register" start="+0x000+524" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[132]" description="CAN AF ram access register" start="+0x000+528" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[133]" description="CAN AF ram access register" start="+0x000+532" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[134]" description="CAN AF ram access register" start="+0x000+536" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[135]" description="CAN AF ram access register" start="+0x000+540" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[136]" description="CAN AF ram access register" start="+0x000+544" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[137]" description="CAN AF ram access register" start="+0x000+548" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[138]" description="CAN AF ram access register" start="+0x000+552" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[139]" description="CAN AF ram access register" start="+0x000+556" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[140]" description="CAN AF ram access register" start="+0x000+560" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[141]" description="CAN AF ram access register" start="+0x000+564" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[142]" description="CAN AF ram access register" start="+0x000+568" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[143]" description="CAN AF ram access register" start="+0x000+572" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[144]" description="CAN AF ram access register" start="+0x000+576" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[145]" description="CAN AF ram access register" start="+0x000+580" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[146]" description="CAN AF ram access register" start="+0x000+584" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[147]" description="CAN AF ram access register" start="+0x000+588" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[148]" description="CAN AF ram access register" start="+0x000+592" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[149]" description="CAN AF ram access register" start="+0x000+596" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[150]" description="CAN AF ram access register" start="+0x000+600" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[151]" description="CAN AF ram access register" start="+0x000+604" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[152]" description="CAN AF ram access register" start="+0x000+608" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[153]" description="CAN AF ram access register" start="+0x000+612" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[154]" description="CAN AF ram access register" start="+0x000+616" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[155]" description="CAN AF ram access register" start="+0x000+620" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[156]" description="CAN AF ram access register" start="+0x000+624" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[157]" description="CAN AF ram access register" start="+0x000+628" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[158]" description="CAN AF ram access register" start="+0x000+632" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[159]" description="CAN AF ram access register" start="+0x000+636" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[160]" description="CAN AF ram access register" start="+0x000+640" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[161]" description="CAN AF ram access register" start="+0x000+644" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[162]" description="CAN AF ram access register" start="+0x000+648" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[163]" description="CAN AF ram access register" start="+0x000+652" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[164]" description="CAN AF ram access register" start="+0x000+656" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[165]" description="CAN AF ram access register" start="+0x000+660" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[166]" description="CAN AF ram access register" start="+0x000+664" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[167]" description="CAN AF ram access register" start="+0x000+668" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[168]" description="CAN AF ram access register" start="+0x000+672" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[169]" description="CAN AF ram access register" start="+0x000+676" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[170]" description="CAN AF ram access register" start="+0x000+680" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[171]" description="CAN AF ram access register" start="+0x000+684" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[172]" description="CAN AF ram access register" start="+0x000+688" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[173]" description="CAN AF ram access register" start="+0x000+692" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[174]" description="CAN AF ram access register" start="+0x000+696" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[175]" description="CAN AF ram access register" start="+0x000+700" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[176]" description="CAN AF ram access register" start="+0x000+704" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[177]" description="CAN AF ram access register" start="+0x000+708" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[178]" description="CAN AF ram access register" start="+0x000+712" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[179]" description="CAN AF ram access register" start="+0x000+716" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[180]" description="CAN AF ram access register" start="+0x000+720" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[181]" description="CAN AF ram access register" start="+0x000+724" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[182]" description="CAN AF ram access register" start="+0x000+728" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[183]" description="CAN AF ram access register" start="+0x000+732" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[184]" description="CAN AF ram access register" start="+0x000+736" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[185]" description="CAN AF ram access register" start="+0x000+740" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[186]" description="CAN AF ram access register" start="+0x000+744" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[187]" description="CAN AF ram access register" start="+0x000+748" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[188]" description="CAN AF ram access register" start="+0x000+752" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[189]" description="CAN AF ram access register" start="+0x000+756" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[190]" description="CAN AF ram access register" start="+0x000+760" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[191]" description="CAN AF ram access register" start="+0x000+764" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[192]" description="CAN AF ram access register" start="+0x000+768" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[193]" description="CAN AF ram access register" start="+0x000+772" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[194]" description="CAN AF ram access register" start="+0x000+776" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[195]" description="CAN AF ram access register" start="+0x000+780" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[196]" description="CAN AF ram access register" start="+0x000+784" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[197]" description="CAN AF ram access register" start="+0x000+788" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[198]" description="CAN AF ram access register" start="+0x000+792" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[199]" description="CAN AF ram access register" start="+0x000+796" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[200]" description="CAN AF ram access register" start="+0x000+800" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[201]" description="CAN AF ram access register" start="+0x000+804" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[202]" description="CAN AF ram access register" start="+0x000+808" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[203]" description="CAN AF ram access register" start="+0x000+812" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[204]" description="CAN AF ram access register" start="+0x000+816" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[205]" description="CAN AF ram access register" start="+0x000+820" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[206]" description="CAN AF ram access register" start="+0x000+824" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[207]" description="CAN AF ram access register" start="+0x000+828" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[208]" description="CAN AF ram access register" start="+0x000+832" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[209]" description="CAN AF ram access register" start="+0x000+836" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[210]" description="CAN AF ram access register" start="+0x000+840" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[211]" description="CAN AF ram access register" start="+0x000+844" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[212]" description="CAN AF ram access register" start="+0x000+848" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[213]" description="CAN AF ram access register" start="+0x000+852" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[214]" description="CAN AF ram access register" start="+0x000+856" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[215]" description="CAN AF ram access register" start="+0x000+860" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[216]" description="CAN AF ram access register" start="+0x000+864" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[217]" description="CAN AF ram access register" start="+0x000+868" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[218]" description="CAN AF ram access register" start="+0x000+872" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[219]" description="CAN AF ram access register" start="+0x000+876" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[220]" description="CAN AF ram access register" start="+0x000+880" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[221]" description="CAN AF ram access register" start="+0x000+884" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[222]" description="CAN AF ram access register" start="+0x000+888" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[223]" description="CAN AF ram access register" start="+0x000+892" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[224]" description="CAN AF ram access register" start="+0x000+896" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[225]" description="CAN AF ram access register" start="+0x000+900" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[226]" description="CAN AF ram access register" start="+0x000+904" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[227]" description="CAN AF ram access register" start="+0x000+908" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[228]" description="CAN AF ram access register" start="+0x000+912" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[229]" description="CAN AF ram access register" start="+0x000+916" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[230]" description="CAN AF ram access register" start="+0x000+920" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[231]" description="CAN AF ram access register" start="+0x000+924" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[232]" description="CAN AF ram access register" start="+0x000+928" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[233]" description="CAN AF ram access register" start="+0x000+932" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[234]" description="CAN AF ram access register" start="+0x000+936" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[235]" description="CAN AF ram access register" start="+0x000+940" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[236]" description="CAN AF ram access register" start="+0x000+944" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[237]" description="CAN AF ram access register" start="+0x000+948" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[238]" description="CAN AF ram access register" start="+0x000+952" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[239]" description="CAN AF ram access register" start="+0x000+956" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[240]" description="CAN AF ram access register" start="+0x000+960" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[241]" description="CAN AF ram access register" start="+0x000+964" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[242]" description="CAN AF ram access register" start="+0x000+968" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[243]" description="CAN AF ram access register" start="+0x000+972" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[244]" description="CAN AF ram access register" start="+0x000+976" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[245]" description="CAN AF ram access register" start="+0x000+980" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[246]" description="CAN AF ram access register" start="+0x000+984" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[247]" description="CAN AF ram access register" start="+0x000+988" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[248]" description="CAN AF ram access register" start="+0x000+992" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[249]" description="CAN AF ram access register" start="+0x000+996" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[250]" description="CAN AF ram access register" start="+0x000+1000" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[251]" description="CAN AF ram access register" start="+0x000+1004" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[252]" description="CAN AF ram access register" start="+0x000+1008" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[253]" description="CAN AF ram access register" start="+0x000+1012" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[254]" description="CAN AF ram access register" start="+0x000+1016" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[255]" description="CAN AF ram access register" start="+0x000+1020" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[256]" description="CAN AF ram access register" start="+0x000+1024" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[257]" description="CAN AF ram access register" start="+0x000+1028" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[258]" description="CAN AF ram access register" start="+0x000+1032" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[259]" description="CAN AF ram access register" start="+0x000+1036" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[260]" description="CAN AF ram access register" start="+0x000+1040" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[261]" description="CAN AF ram access register" start="+0x000+1044" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[262]" description="CAN AF ram access register" start="+0x000+1048" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[263]" description="CAN AF ram access register" start="+0x000+1052" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[264]" description="CAN AF ram access register" start="+0x000+1056" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[265]" description="CAN AF ram access register" start="+0x000+1060" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[266]" description="CAN AF ram access register" start="+0x000+1064" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[267]" description="CAN AF ram access register" start="+0x000+1068" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[268]" description="CAN AF ram access register" start="+0x000+1072" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[269]" description="CAN AF ram access register" start="+0x000+1076" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[270]" description="CAN AF ram access register" start="+0x000+1080" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[271]" description="CAN AF ram access register" start="+0x000+1084" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[272]" description="CAN AF ram access register" start="+0x000+1088" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[273]" description="CAN AF ram access register" start="+0x000+1092" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[274]" description="CAN AF ram access register" start="+0x000+1096" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[275]" description="CAN AF ram access register" start="+0x000+1100" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[276]" description="CAN AF ram access register" start="+0x000+1104" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[277]" description="CAN AF ram access register" start="+0x000+1108" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[278]" description="CAN AF ram access register" start="+0x000+1112" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[279]" description="CAN AF ram access register" start="+0x000+1116" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[280]" description="CAN AF ram access register" start="+0x000+1120" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[281]" description="CAN AF ram access register" start="+0x000+1124" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[282]" description="CAN AF ram access register" start="+0x000+1128" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[283]" description="CAN AF ram access register" start="+0x000+1132" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[284]" description="CAN AF ram access register" start="+0x000+1136" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[285]" description="CAN AF ram access register" start="+0x000+1140" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[286]" description="CAN AF ram access register" start="+0x000+1144" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[287]" description="CAN AF ram access register" start="+0x000+1148" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[288]" description="CAN AF ram access register" start="+0x000+1152" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[289]" description="CAN AF ram access register" start="+0x000+1156" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[290]" description="CAN AF ram access register" start="+0x000+1160" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[291]" description="CAN AF ram access register" start="+0x000+1164" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[292]" description="CAN AF ram access register" start="+0x000+1168" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[293]" description="CAN AF ram access register" start="+0x000+1172" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[294]" description="CAN AF ram access register" start="+0x000+1176" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[295]" description="CAN AF ram access register" start="+0x000+1180" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[296]" description="CAN AF ram access register" start="+0x000+1184" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[297]" description="CAN AF ram access register" start="+0x000+1188" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[298]" description="CAN AF ram access register" start="+0x000+1192" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[299]" description="CAN AF ram access register" start="+0x000+1196" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[300]" description="CAN AF ram access register" start="+0x000+1200" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[301]" description="CAN AF ram access register" start="+0x000+1204" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[302]" description="CAN AF ram access register" start="+0x000+1208" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[303]" description="CAN AF ram access register" start="+0x000+1212" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[304]" description="CAN AF ram access register" start="+0x000+1216" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[305]" description="CAN AF ram access register" start="+0x000+1220" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[306]" description="CAN AF ram access register" start="+0x000+1224" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[307]" description="CAN AF ram access register" start="+0x000+1228" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[308]" description="CAN AF ram access register" start="+0x000+1232" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[309]" description="CAN AF ram access register" start="+0x000+1236" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[310]" description="CAN AF ram access register" start="+0x000+1240" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[311]" description="CAN AF ram access register" start="+0x000+1244" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[312]" description="CAN AF ram access register" start="+0x000+1248" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[313]" description="CAN AF ram access register" start="+0x000+1252" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[314]" description="CAN AF ram access register" start="+0x000+1256" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[315]" description="CAN AF ram access register" start="+0x000+1260" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[316]" description="CAN AF ram access register" start="+0x000+1264" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[317]" description="CAN AF ram access register" start="+0x000+1268" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[318]" description="CAN AF ram access register" start="+0x000+1272" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[319]" description="CAN AF ram access register" start="+0x000+1276" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[320]" description="CAN AF ram access register" start="+0x000+1280" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[321]" description="CAN AF ram access register" start="+0x000+1284" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[322]" description="CAN AF ram access register" start="+0x000+1288" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[323]" description="CAN AF ram access register" start="+0x000+1292" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[324]" description="CAN AF ram access register" start="+0x000+1296" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[325]" description="CAN AF ram access register" start="+0x000+1300" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[326]" description="CAN AF ram access register" start="+0x000+1304" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[327]" description="CAN AF ram access register" start="+0x000+1308" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[328]" description="CAN AF ram access register" start="+0x000+1312" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[329]" description="CAN AF ram access register" start="+0x000+1316" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[330]" description="CAN AF ram access register" start="+0x000+1320" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[331]" description="CAN AF ram access register" start="+0x000+1324" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[332]" description="CAN AF ram access register" start="+0x000+1328" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[333]" description="CAN AF ram access register" start="+0x000+1332" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[334]" description="CAN AF ram access register" start="+0x000+1336" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[335]" description="CAN AF ram access register" start="+0x000+1340" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[336]" description="CAN AF ram access register" start="+0x000+1344" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[337]" description="CAN AF ram access register" start="+0x000+1348" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[338]" description="CAN AF ram access register" start="+0x000+1352" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[339]" description="CAN AF ram access register" start="+0x000+1356" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[340]" description="CAN AF ram access register" start="+0x000+1360" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[341]" description="CAN AF ram access register" start="+0x000+1364" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[342]" description="CAN AF ram access register" start="+0x000+1368" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[343]" description="CAN AF ram access register" start="+0x000+1372" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[344]" description="CAN AF ram access register" start="+0x000+1376" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[345]" description="CAN AF ram access register" start="+0x000+1380" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[346]" description="CAN AF ram access register" start="+0x000+1384" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[347]" description="CAN AF ram access register" start="+0x000+1388" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[348]" description="CAN AF ram access register" start="+0x000+1392" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[349]" description="CAN AF ram access register" start="+0x000+1396" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[350]" description="CAN AF ram access register" start="+0x000+1400" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[351]" description="CAN AF ram access register" start="+0x000+1404" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[352]" description="CAN AF ram access register" start="+0x000+1408" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[353]" description="CAN AF ram access register" start="+0x000+1412" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[354]" description="CAN AF ram access register" start="+0x000+1416" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[355]" description="CAN AF ram access register" start="+0x000+1420" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[356]" description="CAN AF ram access register" start="+0x000+1424" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[357]" description="CAN AF ram access register" start="+0x000+1428" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[358]" description="CAN AF ram access register" start="+0x000+1432" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[359]" description="CAN AF ram access register" start="+0x000+1436" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[360]" description="CAN AF ram access register" start="+0x000+1440" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[361]" description="CAN AF ram access register" start="+0x000+1444" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[362]" description="CAN AF ram access register" start="+0x000+1448" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[363]" description="CAN AF ram access register" start="+0x000+1452" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[364]" description="CAN AF ram access register" start="+0x000+1456" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[365]" description="CAN AF ram access register" start="+0x000+1460" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[366]" description="CAN AF ram access register" start="+0x000+1464" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[367]" description="CAN AF ram access register" start="+0x000+1468" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[368]" description="CAN AF ram access register" start="+0x000+1472" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[369]" description="CAN AF ram access register" start="+0x000+1476" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[370]" description="CAN AF ram access register" start="+0x000+1480" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[371]" description="CAN AF ram access register" start="+0x000+1484" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[372]" description="CAN AF ram access register" start="+0x000+1488" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[373]" description="CAN AF ram access register" start="+0x000+1492" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[374]" description="CAN AF ram access register" start="+0x000+1496" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[375]" description="CAN AF ram access register" start="+0x000+1500" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[376]" description="CAN AF ram access register" start="+0x000+1504" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[377]" description="CAN AF ram access register" start="+0x000+1508" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[378]" description="CAN AF ram access register" start="+0x000+1512" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[379]" description="CAN AF ram access register" start="+0x000+1516" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[380]" description="CAN AF ram access register" start="+0x000+1520" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[381]" description="CAN AF ram access register" start="+0x000+1524" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[382]" description="CAN AF ram access register" start="+0x000+1528" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[383]" description="CAN AF ram access register" start="+0x000+1532" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[384]" description="CAN AF ram access register" start="+0x000+1536" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[385]" description="CAN AF ram access register" start="+0x000+1540" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[386]" description="CAN AF ram access register" start="+0x000+1544" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[387]" description="CAN AF ram access register" start="+0x000+1548" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[388]" description="CAN AF ram access register" start="+0x000+1552" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[389]" description="CAN AF ram access register" start="+0x000+1556" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[390]" description="CAN AF ram access register" start="+0x000+1560" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[391]" description="CAN AF ram access register" start="+0x000+1564" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[392]" description="CAN AF ram access register" start="+0x000+1568" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[393]" description="CAN AF ram access register" start="+0x000+1572" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[394]" description="CAN AF ram access register" start="+0x000+1576" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[395]" description="CAN AF ram access register" start="+0x000+1580" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[396]" description="CAN AF ram access register" start="+0x000+1584" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[397]" description="CAN AF ram access register" start="+0x000+1588" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[398]" description="CAN AF ram access register" start="+0x000+1592" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[399]" description="CAN AF ram access register" start="+0x000+1596" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[400]" description="CAN AF ram access register" start="+0x000+1600" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[401]" description="CAN AF ram access register" start="+0x000+1604" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[402]" description="CAN AF ram access register" start="+0x000+1608" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[403]" description="CAN AF ram access register" start="+0x000+1612" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[404]" description="CAN AF ram access register" start="+0x000+1616" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[405]" description="CAN AF ram access register" start="+0x000+1620" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[406]" description="CAN AF ram access register" start="+0x000+1624" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[407]" description="CAN AF ram access register" start="+0x000+1628" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[408]" description="CAN AF ram access register" start="+0x000+1632" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[409]" description="CAN AF ram access register" start="+0x000+1636" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[410]" description="CAN AF ram access register" start="+0x000+1640" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[411]" description="CAN AF ram access register" start="+0x000+1644" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[412]" description="CAN AF ram access register" start="+0x000+1648" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[413]" description="CAN AF ram access register" start="+0x000+1652" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[414]" description="CAN AF ram access register" start="+0x000+1656" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[415]" description="CAN AF ram access register" start="+0x000+1660" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[416]" description="CAN AF ram access register" start="+0x000+1664" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[417]" description="CAN AF ram access register" start="+0x000+1668" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[418]" description="CAN AF ram access register" start="+0x000+1672" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[419]" description="CAN AF ram access register" start="+0x000+1676" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[420]" description="CAN AF ram access register" start="+0x000+1680" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[421]" description="CAN AF ram access register" start="+0x000+1684" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[422]" description="CAN AF ram access register" start="+0x000+1688" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[423]" description="CAN AF ram access register" start="+0x000+1692" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[424]" description="CAN AF ram access register" start="+0x000+1696" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[425]" description="CAN AF ram access register" start="+0x000+1700" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[426]" description="CAN AF ram access register" start="+0x000+1704" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[427]" description="CAN AF ram access register" start="+0x000+1708" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[428]" description="CAN AF ram access register" start="+0x000+1712" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[429]" description="CAN AF ram access register" start="+0x000+1716" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[430]" description="CAN AF ram access register" start="+0x000+1720" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[431]" description="CAN AF ram access register" start="+0x000+1724" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[432]" description="CAN AF ram access register" start="+0x000+1728" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[433]" description="CAN AF ram access register" start="+0x000+1732" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[434]" description="CAN AF ram access register" start="+0x000+1736" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[435]" description="CAN AF ram access register" start="+0x000+1740" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[436]" description="CAN AF ram access register" start="+0x000+1744" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[437]" description="CAN AF ram access register" start="+0x000+1748" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[438]" description="CAN AF ram access register" start="+0x000+1752" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[439]" description="CAN AF ram access register" start="+0x000+1756" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[440]" description="CAN AF ram access register" start="+0x000+1760" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[441]" description="CAN AF ram access register" start="+0x000+1764" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[442]" description="CAN AF ram access register" start="+0x000+1768" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[443]" description="CAN AF ram access register" start="+0x000+1772" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[444]" description="CAN AF ram access register" start="+0x000+1776" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[445]" description="CAN AF ram access register" start="+0x000+1780" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[446]" description="CAN AF ram access register" start="+0x000+1784" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[447]" description="CAN AF ram access register" start="+0x000+1788" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[448]" description="CAN AF ram access register" start="+0x000+1792" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[449]" description="CAN AF ram access register" start="+0x000+1796" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[450]" description="CAN AF ram access register" start="+0x000+1800" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[451]" description="CAN AF ram access register" start="+0x000+1804" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[452]" description="CAN AF ram access register" start="+0x000+1808" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[453]" description="CAN AF ram access register" start="+0x000+1812" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[454]" description="CAN AF ram access register" start="+0x000+1816" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[455]" description="CAN AF ram access register" start="+0x000+1820" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[456]" description="CAN AF ram access register" start="+0x000+1824" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[457]" description="CAN AF ram access register" start="+0x000+1828" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[458]" description="CAN AF ram access register" start="+0x000+1832" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[459]" description="CAN AF ram access register" start="+0x000+1836" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[460]" description="CAN AF ram access register" start="+0x000+1840" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[461]" description="CAN AF ram access register" start="+0x000+1844" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[462]" description="CAN AF ram access register" start="+0x000+1848" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[463]" description="CAN AF ram access register" start="+0x000+1852" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[464]" description="CAN AF ram access register" start="+0x000+1856" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[465]" description="CAN AF ram access register" start="+0x000+1860" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[466]" description="CAN AF ram access register" start="+0x000+1864" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[467]" description="CAN AF ram access register" start="+0x000+1868" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[468]" description="CAN AF ram access register" start="+0x000+1872" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[469]" description="CAN AF ram access register" start="+0x000+1876" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[470]" description="CAN AF ram access register" start="+0x000+1880" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[471]" description="CAN AF ram access register" start="+0x000+1884" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[472]" description="CAN AF ram access register" start="+0x000+1888" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[473]" description="CAN AF ram access register" start="+0x000+1892" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[474]" description="CAN AF ram access register" start="+0x000+1896" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[475]" description="CAN AF ram access register" start="+0x000+1900" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[476]" description="CAN AF ram access register" start="+0x000+1904" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[477]" description="CAN AF ram access register" start="+0x000+1908" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[478]" description="CAN AF ram access register" start="+0x000+1912" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[479]" description="CAN AF ram access register" start="+0x000+1916" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[480]" description="CAN AF ram access register" start="+0x000+1920" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[481]" description="CAN AF ram access register" start="+0x000+1924" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[482]" description="CAN AF ram access register" start="+0x000+1928" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[483]" description="CAN AF ram access register" start="+0x000+1932" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[484]" description="CAN AF ram access register" start="+0x000+1936" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[485]" description="CAN AF ram access register" start="+0x000+1940" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[486]" description="CAN AF ram access register" start="+0x000+1944" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[487]" description="CAN AF ram access register" start="+0x000+1948" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[488]" description="CAN AF ram access register" start="+0x000+1952" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[489]" description="CAN AF ram access register" start="+0x000+1956" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[490]" description="CAN AF ram access register" start="+0x000+1960" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[491]" description="CAN AF ram access register" start="+0x000+1964" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[492]" description="CAN AF ram access register" start="+0x000+1968" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[493]" description="CAN AF ram access register" start="+0x000+1972" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[494]" description="CAN AF ram access register" start="+0x000+1976" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[495]" description="CAN AF ram access register" start="+0x000+1980" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[496]" description="CAN AF ram access register" start="+0x000+1984" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[497]" description="CAN AF ram access register" start="+0x000+1988" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[498]" description="CAN AF ram access register" start="+0x000+1992" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[499]" description="CAN AF ram access register" start="+0x000+1996" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[500]" description="CAN AF ram access register" start="+0x000+2000" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[501]" description="CAN AF ram access register" start="+0x000+2004" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[502]" description="CAN AF ram access register" start="+0x000+2008" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[503]" description="CAN AF ram access register" start="+0x000+2012" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[504]" description="CAN AF ram access register" start="+0x000+2016" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[505]" description="CAN AF ram access register" start="+0x000+2020" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[506]" description="CAN AF ram access register" start="+0x000+2024" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[507]" description="CAN AF ram access register" start="+0x000+2028" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[508]" description="CAN AF ram access register" start="+0x000+2032" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[509]" description="CAN AF ram access register" start="+0x000+2036" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[510]" description="CAN AF ram access register" start="+0x000+2040" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
    <Register name="MASK[511]" description="CAN AF ram access register" start="+0x000+2044" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="MASK" description="CAN AF RAM mask" start="0" size="32" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CANAF" description=" CAN controller acceptance filter " start="0x4003C000">
    <Register name="AFMR" description="Acceptance Filter Register" start="+0x000" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="ACCOFF" description="if AccBP is 0, the Acceptance Filter is not operational. All Rx messages on all CAN buses are ignored." start="0" size="1" />
      <BitField name="ACCBP" description="All Rx messages are accepted on enabled CAN controllers. Software must set this bit before modifying the contents of any of the registers described below, and before modifying the contents of Lookup Table RAM in any way other than setting or clearing Disable bits in Standard Identifier entries. When both this bit and AccOff are 0, the Acceptance filter operates to screen received CAN Identifiers." start="1" size="1" />
      <BitField name="EFCAN" description="FullCAN mode" start="2" size="1">
        <Enum name="SOFTWARE_MUST_READ_A" description="Software must read all messages for all enabled IDs on all enabled CAN buses, from the receiving CAN controllers." start="0" />
        <Enum name="THE_ACCEPTANCE_FILTE" description="The Acceptance Filter itself will take care of receiving and storing messages for selected Standard ID values on selected CAN buses. See Section 21.16 FullCAN mode on page 576." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="3" size="29" />
    </Register>
    <Register name="SFF_SA" description="Standard Frame Individual Start Address Register" start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="2" />
      <BitField name="SFF_SA" description="The start address of the table of individual Standard Identifiers in AF Lookup RAM. If the table is empty, write the same value in this register and the SFF_GRP_sa register described below. For compatibility with possible future devices, write zeroes in bits 31:11 and 1:0 of this register. If the eFCAN bit in the AFMR is 1, this value also indicates the size of the table of Standard IDs which the Acceptance Filter will search and (if found) automatically store received messages in Acceptance Filter RAM." start="2" size="9" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="11" size="21" />
    </Register>
    <Register name="SFF_GRP_SA" description="Standard Frame Group Start Address Register" start="+0x008" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="2" />
      <BitField name="SFF_GRP_SA" description="The start address of the table of grouped Standard Identifiers in AF Lookup RAM. If the table is empty, write the same value in this register and the EFF_sa register described below. The largest value that should be written to this register is 0x800, when only the Standard Individual table is used, and the last word (address 0x7FC) in AF Lookup Table RAM is used. For compatibility with possible future devices, please write zeroes in bits 31:12 and 1:0 of this register." start="2" size="10" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="12" size="20" />
    </Register>
    <Register name="EFF_SA" description="Extended Frame Start Address Register" start="+0x00C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="2" />
      <BitField name="EFF_SA" description="The start address of the table of individual Extended Identifiers in AF Lookup RAM. If the table is empty, write the same value in this register and the EFF_GRP_sa register described below. The largest value that should be written to this register is 0x800, when both Extended Tables are empty and the last word (address 0x7FC) in AF Lookup Table RAM is used. For compatibility with possible future devices, please write zeroes in bits 31:11 and 1:0 of this register." start="2" size="9" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="11" size="21" />
    </Register>
    <Register name="EFF_GRP_SA" description="Extended Frame Group Start Address Register" start="+0x010" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="2" />
      <BitField name="EFF_GRP_SA" description="The start address of the table of grouped Extended Identifiers in AF Lookup RAM. If the table is empty, write the same value in this register and the ENDofTable register described below. The largest value that should be written to this register is 0x800, when this table is empty and the last word (address 0x7FC) in AF Lookup Table RAM is used. For compatibility with possible future devices, please write zeroes in bits 31:12 and 1:0 of this register." start="2" size="10" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="12" size="20" />
    </Register>
    <Register name="ENDOFTABLE" description="End of AF Tables register" start="+0x014" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="2" />
      <BitField name="ENDOFTABLE" description="The address above the last active address in the last active AF table. For compatibility with possible future devices, please write zeroes in bits 31:12 and 1:0 of this register. If the eFCAN bit in the AFMR is 0, the largest value that should be written to this register is 0x800, which allows the last word (address 0x7FC) in AF Lookup Table RAM to be used. If the eFCAN bit in the AFMR is 1, this value marks the start of the area of Acceptance Filter RAM, into which the Acceptance Filter will automatically receive messages for selected IDs on selected CAN buses. In this case, the maximum value that should be written to this register is 0x800 minus 6 times the value in SFF_sa. This allows 12 bytes of message storage between this address and the end of Acceptance Filter RAM, for each Standard ID that is specified between the start of Acceptance Filter RAM, and the next active AF table." start="2" size="10" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="12" size="20" />
    </Register>
    <Register name="LUTERRAD" description="LUT Error Address register" start="+0x018" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="2" />
      <BitField name="LUTERRAD" description="It the LUT Error bit (below) is 1, this read-only field contains the address in AF Lookup Table RAM, at which the Acceptance Filter encountered an error in the content of the tables." start="2" size="9" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="11" size="21" />
    </Register>
    <Register name="LUTERR" description="LUT Error Register" start="+0x01C" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="LUTERR" description="This read-only bit is set to 1 if the Acceptance Filter encounters an error in the content of the tables in AF RAM. It is cleared when software reads the LUTerrAd register. This condition is ORed with the other CAN interrupts from the CAN controllers, to produce the request that is connected to the NVIC." start="0" size="1" />
      <BitField name="RESERVED" description="Reserved, the value read from a reserved bit is not defined." start="1" size="31" />
    </Register>
    <Register name="FCANIE" description="FullCAN interrupt enable register" start="+0x020" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FCANIE" description="Global FullCAN Interrupt Enable. When 1, this interrupt is enabled." start="0" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="1" size="31" />
    </Register>
    <Register name="FCANIC0" description="FullCAN interrupt and capture register0" start="+0x024" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INTPND" description="FullCan Interrupt Pending 0 = FullCan Interrupt Pending bit 0. 1 = FullCan Interrupt Pending bit 1. ... 31 = FullCan Interrupt Pending bit 31." start="0" size="32" />
    </Register>
    <Register name="FCANIC1" description="FullCAN interrupt and capture register1" start="+0x028" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="IntPnd32" description="FullCan Interrupt Pending bit 32. 0 = FullCan Interrupt Pending bit 32. 1 = FullCan Interrupt Pending bit 33. ... 31 = FullCan Interrupt Pending bit 63." start="0" size="32" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CCAN" description="Central CAN controller " start="0x40040000">
    <Register name="TXSR" description="CAN Central Transmit Status Register" start="+0x000" access="ReadOnly" reset_value="0x00030300" reset_mask="0xFFFFFFFF">
      <BitField name="TS1" description="When 1, the CAN controller 1 is sending a message (same as TS in the CAN1GSR)." start="0" size="1" />
      <BitField name="TS2" description="When 1, the CAN controller 2 is sending a message (same as TS in the CAN2GSR)" start="1" size="1" />
      <BitField name="RESERVED" description="Reserved, the value read from a reserved bit is not defined." start="2" size="6" />
      <BitField name="TBS1" description="When 1, all 3 Tx Buffers of the CAN1 controller are available to the CPU (same as TBS in CAN1GSR)." start="8" size="1" />
      <BitField name="TBS2" description="When 1, all 3 Tx Buffers of the CAN2 controller are available to the CPU (same as TBS in CAN2GSR)." start="9" size="1" />
      <BitField name="RESERVED" description="Reserved, the value read from a reserved bit is not defined." start="10" size="6" />
      <BitField name="TCS1" description="When 1, all requested transmissions have been completed successfully by the CAN1 controller (same as TCS in CAN1GSR)." start="16" size="1" />
      <BitField name="TCS2" description="When 1, all requested transmissions have been completed successfully by the CAN2 controller (same as TCS in CAN2GSR)." start="17" size="1" />
      <BitField name="RESERVED" description="Reserved, the value read from a reserved bit is not defined." start="18" size="14" />
    </Register>
    <Register name="RXSR" description="CAN Central Receive Status Register" start="+0x004" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RS1" description="When 1, CAN1 is receiving a message (same as RS in CAN1GSR)." start="0" size="1" />
      <BitField name="RS2" description="When 1, CAN2 is receiving a message (same as RS in CAN2GSR)." start="1" size="1" />
      <BitField name="RESERVED" description="Reserved, the value read from a reserved bit is not defined." start="2" size="6" />
      <BitField name="RB1" description="When 1, a received message is available in the CAN1 controller (same as RBS in CAN1GSR)." start="8" size="1" />
      <BitField name="RB2" description="When 1, a received message is available in the CAN2 controller (same as RBS in CAN2GSR)." start="9" size="1" />
      <BitField name="RESERVED" description="Reserved, the value read from a reserved bit is not defined." start="10" size="6" />
      <BitField name="DOS1" description="When 1, a message was lost because the preceding message to CAN1 controller was not read out quickly enough (same as DOS in CAN1GSR)." start="16" size="1" />
      <BitField name="DOS2" description="When 1, a message was lost because the preceding message to CAN2 controller was not read out quickly enough (same as DOS in CAN2GSR)." start="17" size="1" />
      <BitField name="RESERVED" description="Reserved, the value read from a reserved bit is not defined." start="18" size="14" />
    </Register>
    <Register name="MSR" description="CAN Central Miscellaneous Register" start="+0x008" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="E1" description="When 1, one or both of the CAN1 Tx and Rx Error Counters has reached the limit set in the CAN1EWL register (same as ES in CAN1GSR)" start="0" size="1" />
      <BitField name="E2" description="When 1, one or both of the CAN2 Tx and Rx Error Counters has reached the limit set in the CAN2EWL register (same as ES in CAN2GSR)" start="1" size="1" />
      <BitField name="RESERVED" description="Reserved, the value read from a reserved bit is not defined." start="2" size="6" />
      <BitField name="BS1" description="When 1, the CAN1 controller is currently involved in bus activities (same as BS in CAN1GSR)." start="8" size="1" />
      <BitField name="BS2" description="When 1, the CAN2 controller is currently involved in bus activities (same as BS in CAN2GSR)." start="9" size="1" />
      <BitField name="RESERVED" description="Reserved, the value read from a reserved bit is not defined." start="10" size="22" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CAN1" description="CAN1 controller " start="0x40044000">
    <Register name="MOD" description="Controls the operating mode of the CAN Controller." start="+0x000" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="RM" description="Reset Mode." start="0" size="1">
        <Enum name="NORMAL_THE_CAN_CONTR" description="Normal.The CAN Controller is in the Operating Mode, and certain registers can not be written." start="0" />
        <Enum name="RESET_CAN_OPERATION" description="Reset. CAN operation is disabled, writable registers can be written and the current transmission/reception of a message is aborted." start="1" />
      </BitField>
      <BitField name="LOM" description="Listen Only Mode." start="1" size="1">
        <Enum name="NORMAL_THE_CAN_CONT" description="Normal. The CAN controller acknowledges a successfully received message on the CAN bus. The error counters are stopped at the current value." start="0" />
        <Enum name="LISTEN_ONLY_THE_CON" description="Listen only. The controller gives no acknowledgment, even if a message is successfully received. Messages cannot be sent, and the controller operates in error passive mode. This mode is intended for software bit rate detection and hot plugging." start="1" />
      </BitField>
      <BitField name="STM" description="Self Test Mode." start="2" size="1">
        <Enum name="NORMAL_A_TRANSMITTE" description="Normal. A transmitted message must be acknowledged to be considered successful." start="0" />
        <Enum name="SELF_TEST_THE_CONTR" description="Self test. The controller will consider a Tx message successful even if there is no acknowledgment received. In this mode a full node test is possible without any other active node on the bus using the SRR bit in CANxCMR." start="1" />
      </BitField>
      <BitField name="TPM" description="Transmit Priority Mode." start="3" size="1">
        <Enum name="CAN_ID_THE_TRANSMIT" description="CAN ID. The transmit priority for 3 Transmit Buffers depends on the CAN Identifier." start="0" />
        <Enum name="LOCAL_PRIORITY_THE_" description="Local priority. The transmit priority for 3 Transmit Buffers depends on the contents of the Tx Priority register within the Transmit Buffer." start="1" />
      </BitField>
      <BitField name="SM" description="Sleep Mode." start="4" size="1">
        <Enum name="WAKE_UP_NORMAL_OPER" description="Wake-up. Normal operation." start="0" />
        <Enum name="SLEEP_THE_CAN_CONTR" description="Sleep. The CAN controller enters Sleep Mode if no CAN interrupt is pending and there is no bus activity. See the Sleep Mode description Section 21.8.2 on page 565." start="1" />
      </BitField>
      <BitField name="RPM" description="Receive Polarity Mode." start="5" size="1">
        <Enum name="LOW_ACTIVE_RD_INPUT" description="Low active. RD input is active Low (dominant bit = 0)." start="0" />
        <Enum name="HIGH_ACTIVE_RD_INPU" description="High active. RD input is active High (dominant bit = 1) -- reverse polarity." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="1" />
      <BitField name="TM" description="Test Mode." start="7" size="1">
        <Enum name="DISABLED_NORMAL_OPE" description="Disabled. Normal operation." start="0" />
        <Enum name="ENABLED_THE_TD_PIN_" description="Enabled. The TD pin will reflect the bit, detected on RD pin, with the next positive edge of the system clock." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="CMR" description="Command bits that affect the state of the CAN Controller" start="+0x004" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TR" description="Transmission Request." start="0" size="1">
        <Enum name="ABSENT_NO_TRANSMISSI" description="Absent.No transmission request." start="0" />
        <Enum name="PRESENT_THE_MESSAGE" description="Present. The message, previously written to the CANxTFI, CANxTID, and optionally the CANxTDA and CANxTDB registers, is queued for transmission from the selected Transmit Buffer. If at two or all three of STB1, STB2 and STB3 bits are selected when TR=1 is written, Transmit Buffer will be selected based on the chosen priority scheme (for details see Section 21.5.3 Transmit Buffers (TXB))" start="1" />
      </BitField>
      <BitField name="AT" description="Abort Transmission." start="1" size="1">
        <Enum name="NO_ACTION_DO_NOT_AB" description="No action. Do not abort the transmission." start="0" />
        <Enum name="PRESENT_IF_NOT_ALRE" description="Present. if not already in progress, a pending Transmission Request for the selected Transmit Buffer is cancelled." start="1" />
      </BitField>
      <BitField name="RRB" description="Release Receive Buffer." start="2" size="1">
        <Enum name="NO_ACTION_DO_NOT_RE" description="No action. Do not release the receive buffer." start="0" />
        <Enum name="RELEASED_THE_INFORM" description="Released. The information in the Receive Buffer (consisting of CANxRFS, CANxRID, and if applicable the CANxRDA and CANxRDB registers) is released, and becomes eligible for replacement by the next received frame. If the next received frame is not available, writing this command clears the RBS bit in the Status Register(s)." start="1" />
      </BitField>
      <BitField name="CDO" description="Clear Data Overrun." start="3" size="1">
        <Enum name="NO_ACTION_DO_NOT_CL" description="No action. Do not clear the data overrun bit." start="0" />
        <Enum name="CLEAR_THE_DATA_OVER" description="Clear. The Data Overrun bit in Status Register(s) is cleared." start="1" />
      </BitField>
      <BitField name="SRR" description="Self Reception Request." start="4" size="1">
        <Enum name="ABSENT_NO_SELF_RECE" description="Absent. No self reception request." start="0" />
        <Enum name="PRESENT_THE_MESSAGE" description="Present. The message, previously written to the CANxTFS, CANxTID, and optionally the CANxTDA and CANxTDB registers, is queued for transmission from the selected Transmit Buffer and received simultaneously. This differs from the TR bit above in that the receiver is not disabled during the transmission, so that it receives the message if its Identifier is recognized by the Acceptance Filter." start="1" />
      </BitField>
      <BitField name="STB1" description="Select Tx Buffer 1." start="5" size="1">
        <Enum name="NOT_SELECTED_TX_BUF" description="Not selected. Tx Buffer 1 is not selected for transmission." start="0" />
        <Enum name="SELECTED_TX_BUFFER_" description="Selected. Tx Buffer 1 is selected for transmission." start="1" />
      </BitField>
      <BitField name="STB2" description="Select Tx Buffer 2." start="6" size="1">
        <Enum name="NOT_SELECTED_TX_BUF" description="Not selected. Tx Buffer 2 is not selected for transmission." start="0" />
        <Enum name="SELECTED_TX_BUFFER_" description="Selected. Tx Buffer 2 is selected for transmission." start="1" />
      </BitField>
      <BitField name="STB3" description="Select Tx Buffer 3." start="7" size="1">
        <Enum name="NOT_SELECTED_TX_BUF" description="Not selected. Tx Buffer 3 is not selected for transmission." start="0" />
        <Enum name="SELECTED_TX_BUFFER_" description="Selected. Tx Buffer 3 is selected for transmission." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="GSR" description="Global Controller Status and Error Counters. The error counters can only be written when RM in CANMOD is 1." start="+0x008" access="ReadOnly" reset_value="0x3C" reset_mask="0xFFFFFFFF">
      <BitField name="RBS" description="Receive Buffer Status. After reading all messages and releasing their memory space with the command 'Release Receive Buffer,' this bit is cleared." start="0" size="1">
        <Enum name="EMPTY_NO_MESSAGE_IS" description="Empty. No message is available." start="0" />
        <Enum name="FULL_AT_LEAST_ONE_C" description="Full. At least one complete message is received by the Double Receive Buffer and available in the CANxRFS, CANxRID, and if applicable the CANxRDA and CANxRDB registers. This bit is cleared by the Release Receive Buffer command in CANxCMR, if no subsequent received message is available." start="1" />
      </BitField>
      <BitField name="DOS" description="Data Overrun Status. If there is not enough space to store the message within the Receive Buffer, that message is dropped and the Data Overrun condition is signalled to the CPU in the moment this message becomes valid. If this message is not completed successfully (e.g. because of an error), no overrun condition is signalled." start="1" size="1">
        <Enum name="ABSENT_NO_DATA_OVER" description="Absent. No data overrun has occurred since the last Clear Data Overrun command was given/written to CANxCMR (or since Reset)." start="0" />
        <Enum name="OVERRUN_A_MESSAGE_W" description="Overrun. A message was lost because the preceding message to this CAN controller was not read and released quickly enough (there was not enough space for a new message in the Double Receive Buffer)." start="1" />
      </BitField>
      <BitField name="TBS" description="Transmit Buffer Status." start="2" size="1">
        <Enum name="LOCKED_AT_LEAST_ONE" description="Locked. At least one of the Transmit Buffers is not available for the CPU, i.e. at least one previously queued message for this CAN controller has not yet been sent, and therefore software should not write to the CANxTFI, CANxTID, CANxTDA, nor CANxTDB registers of that (those) Tx buffer(s)." start="0" />
        <Enum name="RELEASED_ALL_THREE_" description="Released. All three Transmit Buffers are available for the CPU. No transmit message is pending for this CAN controller (in any of the 3 Tx buffers), and software may write to any of the CANxTFI, CANxTID, CANxTDA, and CANxTDB registers." start="1" />
      </BitField>
      <BitField name="TCS" description="Transmit Complete Status. The Transmission Complete Status bit is set '0' (incomplete) whenever the Transmission Request bit or the Self Reception Request bit is set '1' at least for one of the three Transmit Buffers. The Transmission Complete Status bit will remain '0' until all messages are transmitted successfully." start="3" size="1">
        <Enum name="INCOMPLETE_AT_LEAST" description="Incomplete. At least one requested transmission has not been successfully completed yet." start="0" />
        <Enum name="COMPLETE_ALL_REQUES" description="Complete. All requested transmission(s) has (have) been successfully completed." start="1" />
      </BitField>
      <BitField name="RS" description="Receive Status. If both the Receive Status and the Transmit Status bits are '0' (idle), the CAN-Bus is idle. If both bits are set, the controller is waiting to become idle again. After hardware reset 11 consecutive recessive bits have to be detected until idle status is reached. After Bus-off this will take 128 times of 11 consecutive recessive bits." start="4" size="1">
        <Enum name="IDLE_THE_CAN_CONTRO" description="Idle. The CAN controller is idle." start="0" />
        <Enum name="RECEIVE_THE_CAN_CON" description="Receive. The CAN controller is receiving a message." start="1" />
      </BitField>
      <BitField name="TS" description="Transmit Status. If both the Receive Status and the Transmit Status bits are '0' (idle), the CAN-Bus is idle. If both bits are set, the controller is waiting to become idle again. After hardware reset 11 consecutive recessive bits have to be detected until idle status is reached. After Bus-off this will take 128 times of 11 consecutive recessive bits." start="5" size="1">
        <Enum name="IDLE_THE_CAN_CONTRO" description="Idle. The CAN controller is idle." start="0" />
        <Enum name="TRANSMIT_THE_CAN_CO" description="Transmit. The CAN controller is sending a message." start="1" />
      </BitField>
      <BitField name="ES" description="Error Status. Errors detected during reception or transmission will effect the error counters according to the CAN specification. The Error Status bit is set when at least one of the error counters has reached or exceeded the Error Warning Limit. An Error Warning Interrupt is generated, if enabled. The default value of the Error Warning Limit after hardware reset is 96 decimal, see also Section 21.7.7 CAN Error Warning Limit register (CAN1EWL - 0x4004 4018, CAN2EWL - 0x4004 8018)." start="6" size="1">
        <Enum name="OK_BOTH_ERROR_COUNT" description="OK. Both error counters are below the Error Warning Limit." start="0" />
        <Enum name="ERROR_ONE_OR_BOTH_O" description="Error. One or both of the Transmit and Receive Error Counters has reached the limit set in the Error Warning Limit register." start="1" />
      </BitField>
      <BitField name="BS" description="Bus Status. Mode bit '1' (present) and an Error Warning Interrupt is generated, if enabled. Afterwards the Transmit Error Counter is set to '127', and the Receive Error Counter is cleared. It will stay in this mode until the CPU clears the Reset Mode bit. Once this is completed the CAN Controller will wait the minimum protocol-defined time (128 occurrences of the Bus-Free signal) counting down the Transmit Error Counter. After that, the Bus Status bit is cleared (Bus-On), the Error Status bit is set '0' (ok), the Error Counters are reset, and an Error Warning Interrupt is generated, if enabled. Reading the TX Error Counter during this time gives information about the status of the Bus-Off recovery." start="7" size="1">
        <Enum name="BUS_ON_THE_CAN_CONT" description="Bus-on. The CAN Controller is involved in bus activities" start="0" />
        <Enum name="BUS_OFF_THE_CAN_CON" description="Bus-off. The CAN controller is currently not involved/prohibited from bus activity because the Transmit Error Counter reached its limiting value of 255." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="8" />
      <BitField name="RXERR" description="The current value of the Rx Error Counter (an 8-bit value)." start="16" size="8" />
      <BitField name="TXERR" description="The current value of the Tx Error Counter (an 8-bit value)." start="24" size="8" />
    </Register>
    <Register name="ICR" description="Interrupt status, Arbitration Lost Capture, Error Code Capture" start="+0x00C" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RI" description="Receive Interrupt. This bit is set whenever the RBS bit in CANxSR and the RIE bit in CANxIER are both 1, indicating that a new message was received and stored in the Receive Buffer. The Receive Interrupt Bit is not cleared upon a read access to the Interrupt Register. Giving the Command Release Receive Buffer will clear RI temporarily. If there is another message available within the Receive Buffer after the release command, RI is set again. Otherwise RI remains cleared." start="0" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="TI1" description="Transmit Interrupt 1. This bit is set when the TBS1 bit in CANxSR goes from 0 to 1 (whenever a message out of TXB1 was successfully transmitted or aborted), indicating that Transmit buffer 1 is available, and the TIE1 bit in CANxIER is 1." start="1" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="EI" description="Error Warning Interrupt. This bit is set on every change (set or clear) of either the Error Status or Bus Status bit in CANxSR and the EIE bit bit is set within the Interrupt Enable Register at the time of the change." start="2" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="DOI" description="Data Overrun Interrupt. This bit is set when the DOS bit in CANxSR goes from 0 to 1 and the DOIE bit in CANxIER is 1." start="3" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="WUI" description="Wake-Up Interrupt. This bit is set if the CAN controller is sleeping and bus activity is detected and the WUIE bit in CANxIER is 1. A Wake-Up Interrupt is also generated if the CPU tries to set the Sleep bit while the CAN controller is involved in bus activities or a CAN Interrupt is pending. The WUI flag can also get asserted when the according enable bit WUIE is not set. In this case a Wake-Up Interrupt does not get asserted." start="4" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="EPI" description="Error Passive Interrupt. This bit is set if the EPIE bit in CANxIER is 1, and the CAN controller switches between Error Passive and Error Active mode in either direction. This is the case when the CAN Controller has reached the Error Passive Status (at least one error counter exceeds the CAN protocol defined level of 127) or if the CAN Controller is in Error Passive Status and enters the Error Active Status again." start="5" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="ALI" description="Arbitration Lost Interrupt. This bit is set if the ALIE bit in CANxIER is 1, and the CAN controller loses arbitration while attempting to transmit. In this case the CAN node becomes a receiver." start="6" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="BEI" description="Bus Error Interrupt -- this bit is set if the BEIE bit in CANxIER is 1, and the CAN controller detects an error on the bus." start="7" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="IDI" description="ID Ready Interrupt -- this bit is set if the IDIE bit in CANxIER is 1, and a CAN Identifier has been received (a message was successfully transmitted or aborted). This bit is set whenever a message was successfully transmitted or aborted and the IDIE bit is set in the IER register." start="8" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="TI2" description="Transmit Interrupt 2. This bit is set when the TBS2 bit in CANxSR goes from 0 to 1 (whenever a message out of TXB2 was successfully transmitted or aborted), indicating that Transmit buffer 2 is available, and the TIE2 bit in CANxIER is 1." start="9" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="TI3" description="Transmit Interrupt 3. This bit is set when the TBS3 bit in CANxSR goes from 0 to 1 (whenever a message out of TXB3 was successfully transmitted or aborted), indicating that Transmit buffer 3 is available, and the TIE3 bit in CANxIER is 1." start="10" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="11" size="5" />
      <BitField name="ERRBIT4_0" description="Error Code Capture: when the CAN controller detects a bus error, the location of the error within the frame is captured in this field. The value reflects an internal state variable, and as a result is not very linear: 00011 = Start of Frame 00010 = ID28 ... ID21 00110 = ID20 ... ID18 00100 = SRTR Bit 00101 = IDE bit 00111 = ID17 ... 13 01111 = ID12 ... ID5 01110 = ID4 ... ID0 01100 = RTR Bit 01101 = Reserved Bit 1 01001 = Reserved Bit 0 01011 = Data Length Code 01010 = Data Field 01000 = CRC Sequence 11000 = CRC Delimiter 11001 = Acknowledge Slot 11011 = Acknowledge Delimiter 11010 = End of Frame 10010 = Intermission Whenever a bus error occurs, the corresponding bus error interrupt is forced, if enabled. At the same time, the current position of the Bit Stream Processor is captured into the Error Code Capture Register. The content within this register is fixed until the user software has read out its content once. From now on, the capture mechanism is activated again, i.e. reading the CANxICR enables another Bus Error Interrupt." start="16" size="5" />
      <BitField name="ERRDIR" description="When the CAN controller detects a bus error, the direction of the current bit is captured in this bit." start="21" size="1">
        <Enum name="ERROR_OCCURRED_DURIN" description="Error occurred during transmitting." start="0" />
        <Enum name="ERROR_OCCURRED_DURIN" description="Error occurred during receiving." start="1" />
      </BitField>
      <BitField name="ERRC1_0" description="When the CAN controller detects a bus error, the type of error is captured in this field:" start="22" size="2">
        <Enum name="BIT_ERROR" description="Bit error" start="0x0" />
        <Enum name="FORM_ERROR" description="Form error" start="0x1" />
        <Enum name="STUFF_ERROR" description="Stuff error" start="0x2" />
        <Enum name="OTHER_ERROR" description="Other error" start="0x3" />
      </BitField>
      <BitField name="ALCBIT" description="Each time arbitration is lost while trying to send on the CAN, the bit number within the frame is captured into this field. After the content of ALCBIT is read, the ALI bit is cleared and a new Arbitration Lost interrupt can occur. 00 = arbitration lost in the first bit (MS) of identifier ... 11 = arbitration lost in SRTS bit (RTR bit for standard frame messages) 12 = arbitration lost in IDE bit 13 = arbitration lost in 12th bit of identifier (extended frame only) ... 30 = arbitration lost in last bit of identifier (extended frame only) 31 = arbitration lost in RTR bit (extended frame only) On arbitration lost, the corresponding arbitration lost interrupt is forced, if enabled. At that time, the current bit position of the Bit Stream Processor is captured into the Arbitration Lost Capture Register. The content within this register is fixed until the user application has read out its contents once. From now on, the capture mechanism is activated again." start="24" size="8" />
    </Register>
    <Register name="IER" description="Interrupt Enable" start="+0x010" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RIE" description="Receiver Interrupt Enable. When the Receive Buffer Status is 'full', the CAN Controller requests the respective interrupt." start="0" size="1" />
      <BitField name="TIE1" description="Transmit Interrupt Enable for Buffer1. When a message has been successfully transmitted out of TXB1 or Transmit Buffer 1 is accessible again (e.g. after an Abort Transmission command), the CAN Controller requests the respective interrupt." start="1" size="1" />
      <BitField name="EIE" description="Error Warning Interrupt Enable. If the Error or Bus Status change (see Status Register), the CAN Controller requests the respective interrupt." start="2" size="1" />
      <BitField name="DOIE" description="Data Overrun Interrupt Enable. If the Data Overrun Status bit is set (see Status Register), the CAN Controller requests the respective interrupt." start="3" size="1" />
      <BitField name="WUIE" description="Wake-Up Interrupt Enable. If the sleeping CAN controller wakes up, the respective interrupt is requested." start="4" size="1" />
      <BitField name="EPIE" description="Error Passive Interrupt Enable. If the error status of the CAN Controller changes from error active to error passive or vice versa, the respective interrupt is requested." start="5" size="1" />
      <BitField name="ALIE" description="Arbitration Lost Interrupt Enable. If the CAN Controller has lost arbitration, the respective interrupt is requested." start="6" size="1" />
      <BitField name="BEIE" description="Bus Error Interrupt Enable. If a bus error has been detected, the CAN Controller requests the respective interrupt." start="7" size="1" />
      <BitField name="IDIE" description="ID Ready Interrupt Enable. When a CAN identifier has been received, the CAN Controller requests the respective interrupt." start="8" size="1" />
      <BitField name="TIE2" description="Transmit Interrupt Enable for Buffer2. When a message has been successfully transmitted out of TXB2 or Transmit Buffer 2 is accessible again (e.g. after an Abort Transmission command), the CAN Controller requests the respective interrupt." start="9" size="1" />
      <BitField name="TIE3" description="Transmit Interrupt Enable for Buffer3. When a message has been successfully transmitted out of TXB3 or Transmit Buffer 3 is accessible again (e.g. after an Abort Transmission command), the CAN Controller requests the respective interrupt." start="10" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="11" size="21" />
    </Register>
    <Register name="BTR" description="Bus Timing. Can only be written when RM in CANMOD is 1." start="+0x014" access="Read/Write" reset_value="0x1C0000" reset_mask="0xFFFFFFFF">
      <BitField name="BRP" description="Baud Rate Prescaler. The APB clock is divided by (this value plus one) to produce the CAN clock." start="0" size="10" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="4" />
      <BitField name="SJW" description="The Synchronization Jump Width is (this value plus one) CAN clocks." start="14" size="2" />
      <BitField name="TESG1" description="The delay from the nominal Sync point to the sample point is (this value plus one) CAN clocks." start="16" size="4" />
      <BitField name="TESG2" description="The delay from the sample point to the next nominal sync point is (this value plus one) CAN clocks. The nominal CAN bit time is (this value plus the value in TSEG1 plus 3) CAN clocks." start="20" size="3" />
      <BitField name="SAM" description="Sampling" start="23" size="1">
        <Enum name="THE_BUS_IS_SAMPLED_O" description="The bus is sampled once (recommended for high speed buses)" start="0" />
        <Enum name="THE_BUS_IS_SAMPLED_3" description="The bus is sampled 3 times (recommended for low to medium speed buses to filter spikes on the bus-line)" start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="24" size="8" />
    </Register>
    <Register name="EWL" description="Error Warning Limit. Can only be written when RM in CANMOD is 1." start="+0x018" access="Read/Write" reset_value="0x60" reset_mask="0xFFFFFFFF">
      <BitField name="EWL" description="During CAN operation, this value is compared to both the Tx and Rx Error Counters. If either of these counter matches this value, the Error Status (ES) bit in CANSR is set." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="SR" description="Status Register" start="+0x01C" access="ReadOnly" reset_value="0x3C3C3C" reset_mask="0xFFFFFFFF">
      <BitField name="RBS_1" description="Receive Buffer Status. This bit is identical to the RBS bit in the CANxGSR." start="0" size="1" />
      <BitField name="DOS_1" description="Data Overrun Status. This bit is identical to the DOS bit in the CANxGSR." start="1" size="1" />
      <BitField name="TBS1_1" description="Transmit Buffer Status 1." start="2" size="1">
        <Enum name="LOCKED_SOFTWARE_CAN" description="Locked. Software cannot access the Tx Buffer 1 nor write to the corresponding CANxTFI, CANxTID, CANxTDA, and CANxTDB registers because a message is either waiting for transmission or is in transmitting process." start="0" />
        <Enum name="RELEASED_SOFTWARE_M" description="Released. Software may write a message into the Transmit Buffer 1 and its CANxTFI, CANxTID, CANxTDA, and CANxTDB registers." start="1" />
      </BitField>
      <BitField name="TCS1_1" description="Transmission Complete Status." start="3" size="1">
        <Enum name="INCOMPLETE_THE_PREV" description="Incomplete. The previously requested transmission for Tx Buffer 1 is not complete." start="0" />
        <Enum name="COMPLETE_THE_PREVIO" description="Complete. The previously requested transmission for Tx Buffer 1 has been successfully completed." start="1" />
      </BitField>
      <BitField name="RS_1" description="Receive Status. This bit is identical to the RS bit in the GSR." start="4" size="1" />
      <BitField name="TS1_1" description="Transmit Status 1." start="5" size="1">
        <Enum name="IDLE_THERE_IS_NO_TR" description="Idle. There is no transmission from Tx Buffer 1." start="0" />
        <Enum name="TRANSMIT_THE_CAN_CO" description="Transmit. The CAN Controller is transmitting a message from Tx Buffer 1." start="1" />
      </BitField>
      <BitField name="ES_1" description="Error Status. This bit is identical to the ES bit in the CANxGSR." start="6" size="1" />
      <BitField name="BS_1" description="Bus Status. This bit is identical to the BS bit in the CANxGSR." start="7" size="1" />
      <BitField name="RBS_2" description="Receive Buffer Status. This bit is identical to the RBS bit in the CANxGSR." start="8" size="1" />
      <BitField name="DOS_2" description="Data Overrun Status. This bit is identical to the DOS bit in the CANxGSR." start="9" size="1" />
      <BitField name="TBS2_2" description="Transmit Buffer Status 2." start="10" size="1">
        <Enum name="LOCKED_SOFTWARE_CAN" description="Locked. Software cannot access the Tx Buffer 2 nor write to the corresponding CANxTFI, CANxTID, CANxTDA, and CANxTDB registers because a message is either waiting for transmission or is in transmitting process." start="0" />
        <Enum name="RELEASED_SOFTWARE_M" description="Released. Software may write a message into the Transmit Buffer 2 and its CANxTFI, CANxTID, CANxTDA, and CANxTDB registers." start="1" />
      </BitField>
      <BitField name="TCS2_2" description="Transmission Complete Status." start="11" size="1">
        <Enum name="INCOMPLETE_THE_PREV" description="Incomplete. The previously requested transmission for Tx Buffer 2 is not complete." start="0" />
        <Enum name="COMPLETE_THE_PREVIO" description="Complete. The previously requested transmission for Tx Buffer 2 has been successfully completed." start="1" />
      </BitField>
      <BitField name="RS_2" description="Receive Status. This bit is identical to the RS bit in the GSR." start="12" size="1" />
      <BitField name="TS2_2" description="Transmit Status 2." start="13" size="1">
        <Enum name="IDLE_THERE_IS_NO_TR" description="Idle. There is no transmission from Tx Buffer 2." start="0" />
        <Enum name="TRANSMIT_THE_CAN_CO" description="Transmit. The CAN Controller is transmitting a message from Tx Buffer 2." start="1" />
      </BitField>
      <BitField name="ES_2" description="Error Status. This bit is identical to the ES bit in the CANxGSR." start="14" size="1" />
      <BitField name="BS_2" description="Bus Status. This bit is identical to the BS bit in the CANxGSR." start="15" size="1" />
      <BitField name="RBS_3" description="Receive Buffer Status. This bit is identical to the RBS bit in the CANxGSR." start="16" size="1" />
      <BitField name="DOS_3" description="Data Overrun Status. This bit is identical to the DOS bit in the CANxGSR." start="17" size="1" />
      <BitField name="TBS3_3" description="Transmit Buffer Status 3." start="18" size="1">
        <Enum name="LOCKED_SOFTWARE_CAN" description="Locked. Software cannot access the Tx Buffer 3 nor write to the corresponding CANxTFI, CANxTID, CANxTDA, and CANxTDB registers because a message is either waiting for transmission or is in transmitting process." start="0" />
        <Enum name="RELEASED_SOFTWARE_M" description="Released. Software may write a message into the Transmit Buffer 3 and its CANxTFI, CANxTID, CANxTDA, and CANxTDB registers." start="1" />
      </BitField>
      <BitField name="TCS3_3" description="Transmission Complete Status." start="19" size="1">
        <Enum name="INCOMPLETE_THE_PREV" description="Incomplete. The previously requested transmission for Tx Buffer 3 is not complete." start="0" />
        <Enum name="COMPLETE_THE_PREVIO" description="Complete. The previously requested transmission for Tx Buffer 3 has been successfully completed." start="1" />
      </BitField>
      <BitField name="RS_3" description="Receive Status. This bit is identical to the RS bit in the GSR." start="20" size="1" />
      <BitField name="TS3_3" description="Transmit Status 3." start="21" size="1">
        <Enum name="IDLE_THERE_IS_NO_TR" description="Idle. There is no transmission from Tx Buffer 3." start="0" />
        <Enum name="TRANSMIT_THE_CAN_CO" description="Transmit. The CAN Controller is transmitting a message from Tx Buffer 3." start="1" />
      </BitField>
      <BitField name="ES_3" description="Error Status. This bit is identical to the ES bit in the CANxGSR." start="22" size="1" />
      <BitField name="BS_3" description="Bus Status. This bit is identical to the BS bit in the CANxGSR." start="23" size="1" />
      <BitField name="RESERVED" description="Reserved, the value read from a reserved bit is not defined." start="24" size="8" />
    </Register>
    <Register name="RFS" description="Receive frame status. Can only be written when RM in CANMOD is 1." start="+0x020" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="IDINDEX" description="ID Index. If the BP bit (below) is 0, this value is the zero-based number of the Lookup Table RAM entry at which the Acceptance Filter matched the received Identifier. Disabled entries in the Standard tables are included in this numbering, but will not be matched. See Section 21.17 Examples of acceptance filter tables and ID index values on page 587 for examples of ID Index values." start="0" size="10" />
      <BitField name="BP" description="If this bit is 1, the current message was received in AF Bypass mode, and the ID Index field (above) is meaningless." start="10" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="11" size="5" />
      <BitField name="DLC" description="The field contains the Data Length Code (DLC) field of the current received message. When RTR = 0, this is related to the number of data bytes available in the CANRDA and CANRDB registers as follows: 0000-0111 = 0 to 7 bytes1000-1111 = 8 bytes With RTR = 1, this value indicates the number of data bytes requested to be sent back, with the same encoding." start="16" size="4" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="20" size="10" />
      <BitField name="RTR" description="This bit contains the Remote Transmission Request bit of the current received message. 0 indicates a Data Frame, in which (if DLC is non-zero) data can be read from the CANRDA and possibly the CANRDB registers. 1 indicates a Remote frame, in which case the DLC value identifies the number of data bytes requested to be sent using the same Identifier." start="30" size="1" />
      <BitField name="FF" description="A 0 in this bit indicates that the current received message included an 11-bit Identifier, while a 1 indicates a 29-bit Identifier. This affects the contents of the CANid register described below." start="31" size="1" />
    </Register>
    <Register name="RID" description="Received Identifier. Can only be written when RM in CANMOD is 1." start="+0x024" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ID" description="The 11-bit Identifier field of the current received message. In CAN 2.0A, these bits are called ID10-0, while in CAN 2.0B they're called ID29-18." start="0" size="11" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="11" size="21" />
    </Register>
    <Register name="RDA" description="Received data bytes 1-4. Can only be written when RM in CANMOD is 1." start="+0x028" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA1" description="Data 1. If the DLC field in CANRFS &gt;= 0001, this contains the first Data byte of the current received message." start="0" size="8" />
      <BitField name="DATA2" description="Data 2. If the DLC field in CANRFS &gt;= 0010, this contains the first Data byte of the current received message." start="8" size="8" />
      <BitField name="DATA3" description="Data 3. If the DLC field in CANRFS &gt;= 0011, this contains the first Data byte of the current received message." start="16" size="8" />
      <BitField name="DATA4" description="Data 4. If the DLC field in CANRFS &gt;= 0100, this contains the first Data byte of the current received message." start="24" size="8" />
    </Register>
    <Register name="RDB" description="Received data bytes 5-8. Can only be written when RM in CANMOD is 1." start="+0x02C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA5" description="Data 5. If the DLC field in CANRFS &gt;= 0101, this contains the first Data byte of the current received message." start="0" size="8" />
      <BitField name="DATA6" description="Data 6. If the DLC field in CANRFS &gt;= 0110, this contains the first Data byte of the current received message." start="8" size="8" />
      <BitField name="DATA7" description="Data 7. If the DLC field in CANRFS &gt;= 0111, this contains the first Data byte of the current received message." start="16" size="8" />
      <BitField name="DATA8" description="Data 8. If the DLC field in CANRFS &gt;= 1000, this contains the first Data byte of the current received message." start="24" size="8" />
    </Register>
    <Register name="TFI0" description="Transmit&#xa;frame info (Tx Buffer )" start="+0x030+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PRIO" description="If the TPM (Transmit Priority Mode) bit in the CANxMOD register is set to 1, enabled Tx Buffers contend for the right to send their messages based on this field. The buffer with the lowest TX Priority value wins the prioritization and is sent first." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="8" />
      <BitField name="DLC" description="Data Length Code. This value is sent in the DLC field of the next transmit message. In addition, if RTR = 0, this value controls the number of Data bytes sent in the next transmit message, from the CANxTDA and CANxTDB registers: 0000-0111 = 0-7 bytes 1xxx = 8 bytes" start="16" size="4" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="20" size="10" />
      <BitField name="RTR" description="This value is sent in the RTR bit of the next transmit message. If this bit is 0, the number of data bytes called out by the DLC field are sent from the CANxTDA and CANxTDB registers. If this bit is 1, a Remote Frame is sent, containing a request for that number of bytes." start="30" size="1" />
      <BitField name="FF" description="If this bit is 0, the next transmit message will be sent with an 11-bit Identifier (standard frame format), while if it's 1, the message will be sent with a 29-bit Identifier (extended frame format)." start="31" size="1" />
    </Register>
    <Register name="TFI1" description="Transmit&#xa;frame info (Tx Buffer )" start="+0x030+16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PRIO" description="If the TPM (Transmit Priority Mode) bit in the CANxMOD register is set to 1, enabled Tx Buffers contend for the right to send their messages based on this field. The buffer with the lowest TX Priority value wins the prioritization and is sent first." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="8" />
      <BitField name="DLC" description="Data Length Code. This value is sent in the DLC field of the next transmit message. In addition, if RTR = 0, this value controls the number of Data bytes sent in the next transmit message, from the CANxTDA and CANxTDB registers: 0000-0111 = 0-7 bytes 1xxx = 8 bytes" start="16" size="4" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="20" size="10" />
      <BitField name="RTR" description="This value is sent in the RTR bit of the next transmit message. If this bit is 0, the number of data bytes called out by the DLC field are sent from the CANxTDA and CANxTDB registers. If this bit is 1, a Remote Frame is sent, containing a request for that number of bytes." start="30" size="1" />
      <BitField name="FF" description="If this bit is 0, the next transmit message will be sent with an 11-bit Identifier (standard frame format), while if it's 1, the message will be sent with a 29-bit Identifier (extended frame format)." start="31" size="1" />
    </Register>
    <Register name="TFI2" description="Transmit&#xa;frame info (Tx Buffer )" start="+0x030+32" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PRIO" description="If the TPM (Transmit Priority Mode) bit in the CANxMOD register is set to 1, enabled Tx Buffers contend for the right to send their messages based on this field. The buffer with the lowest TX Priority value wins the prioritization and is sent first." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="8" />
      <BitField name="DLC" description="Data Length Code. This value is sent in the DLC field of the next transmit message. In addition, if RTR = 0, this value controls the number of Data bytes sent in the next transmit message, from the CANxTDA and CANxTDB registers: 0000-0111 = 0-7 bytes 1xxx = 8 bytes" start="16" size="4" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="20" size="10" />
      <BitField name="RTR" description="This value is sent in the RTR bit of the next transmit message. If this bit is 0, the number of data bytes called out by the DLC field are sent from the CANxTDA and CANxTDB registers. If this bit is 1, a Remote Frame is sent, containing a request for that number of bytes." start="30" size="1" />
      <BitField name="FF" description="If this bit is 0, the next transmit message will be sent with an 11-bit Identifier (standard frame format), while if it's 1, the message will be sent with a 29-bit Identifier (extended frame format)." start="31" size="1" />
    </Register>
    <Register name="TID0" description="Transmit&#xa;Identifier (Tx Buffer)" start="+0x034+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ID" description="The 11-bit Identifier to be sent in the next transmit message." start="0" size="11" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="11" size="21" />
    </Register>
    <Register name="TID1" description="Transmit&#xa;Identifier (Tx Buffer)" start="+0x034+16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ID" description="The 11-bit Identifier to be sent in the next transmit message." start="0" size="11" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="11" size="21" />
    </Register>
    <Register name="TID2" description="Transmit&#xa;Identifier (Tx Buffer)" start="+0x034+32" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ID" description="The 11-bit Identifier to be sent in the next transmit message." start="0" size="11" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="11" size="21" />
    </Register>
    <Register name="TDA0" description="Transmit&#xa;data bytes 1-4 (Tx Buffer)" start="+0x038+0" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="DATA1" description="Data 1. If RTR = 0 and DLC &gt;= 0001 in the corresponding CANxTFI, this byte is sent as the first Data byte of the next transmit message." start="0" size="8" />
      <BitField name="DATA2" description="Data 2. If RTR = 0 and DLC &gt;= 0010 in the corresponding CANxTFI, this byte is sent as the 2nd Data byte of the next transmit message." start="8" size="8" />
      <BitField name="DATA3" description="Data 3. If RTR = 0 and DLC &gt;= 0011 in the corresponding CANxTFI, this byte is sent as the 3rd Data byte of the next transmit message." start="16" size="8" />
      <BitField name="DATA4" description="Data 4. If RTR = 0 and DLC &gt;= 0100 in the corresponding CANxTFI, this byte is sent as the 4th Data byte of the next transmit message." start="24" size="8" />
    </Register>
    <Register name="TDA1" description="Transmit&#xa;data bytes 1-4 (Tx Buffer)" start="+0x038+16" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="DATA1" description="Data 1. If RTR = 0 and DLC &gt;= 0001 in the corresponding CANxTFI, this byte is sent as the first Data byte of the next transmit message." start="0" size="8" />
      <BitField name="DATA2" description="Data 2. If RTR = 0 and DLC &gt;= 0010 in the corresponding CANxTFI, this byte is sent as the 2nd Data byte of the next transmit message." start="8" size="8" />
      <BitField name="DATA3" description="Data 3. If RTR = 0 and DLC &gt;= 0011 in the corresponding CANxTFI, this byte is sent as the 3rd Data byte of the next transmit message." start="16" size="8" />
      <BitField name="DATA4" description="Data 4. If RTR = 0 and DLC &gt;= 0100 in the corresponding CANxTFI, this byte is sent as the 4th Data byte of the next transmit message." start="24" size="8" />
    </Register>
    <Register name="TDA2" description="Transmit&#xa;data bytes 1-4 (Tx Buffer)" start="+0x038+32" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="DATA1" description="Data 1. If RTR = 0 and DLC &gt;= 0001 in the corresponding CANxTFI, this byte is sent as the first Data byte of the next transmit message." start="0" size="8" />
      <BitField name="DATA2" description="Data 2. If RTR = 0 and DLC &gt;= 0010 in the corresponding CANxTFI, this byte is sent as the 2nd Data byte of the next transmit message." start="8" size="8" />
      <BitField name="DATA3" description="Data 3. If RTR = 0 and DLC &gt;= 0011 in the corresponding CANxTFI, this byte is sent as the 3rd Data byte of the next transmit message." start="16" size="8" />
      <BitField name="DATA4" description="Data 4. If RTR = 0 and DLC &gt;= 0100 in the corresponding CANxTFI, this byte is sent as the 4th Data byte of the next transmit message." start="24" size="8" />
    </Register>
    <Register name="TDB0" description="Transmit&#xa;data bytes 5-8 (Tx Buffer )" start="+0x03C+0" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="DATA5" description="Data 5. If RTR = 0 and DLC &gt;= 0101 in the corresponding CANTFI, this byte is sent as the 5th Data byte of the next transmit message." start="0" size="8" />
      <BitField name="DATA6" description="Data 6. If RTR = 0 and DLC &gt;= 0110 in the corresponding CANTFI, this byte is sent as the 6th Data byte of the next transmit message." start="8" size="8" />
      <BitField name="DATA7" description="Data 7. If RTR = 0 and DLC &gt;= 0111 in the corresponding CANTFI, this byte is sent as the 7th Data byte of the next transmit message." start="16" size="8" />
      <BitField name="DATA8" description="Data 8. If RTR = 0 and DLC &gt;= 1000 in the corresponding CANTFI, this byte is sent as the 8th Data byte of the next transmit message." start="24" size="8" />
    </Register>
    <Register name="TDB1" description="Transmit&#xa;data bytes 5-8 (Tx Buffer )" start="+0x03C+16" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="DATA5" description="Data 5. If RTR = 0 and DLC &gt;= 0101 in the corresponding CANTFI, this byte is sent as the 5th Data byte of the next transmit message." start="0" size="8" />
      <BitField name="DATA6" description="Data 6. If RTR = 0 and DLC &gt;= 0110 in the corresponding CANTFI, this byte is sent as the 6th Data byte of the next transmit message." start="8" size="8" />
      <BitField name="DATA7" description="Data 7. If RTR = 0 and DLC &gt;= 0111 in the corresponding CANTFI, this byte is sent as the 7th Data byte of the next transmit message." start="16" size="8" />
      <BitField name="DATA8" description="Data 8. If RTR = 0 and DLC &gt;= 1000 in the corresponding CANTFI, this byte is sent as the 8th Data byte of the next transmit message." start="24" size="8" />
    </Register>
    <Register name="TDB2" description="Transmit&#xa;data bytes 5-8 (Tx Buffer )" start="+0x03C+32" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="DATA5" description="Data 5. If RTR = 0 and DLC &gt;= 0101 in the corresponding CANTFI, this byte is sent as the 5th Data byte of the next transmit message." start="0" size="8" />
      <BitField name="DATA6" description="Data 6. If RTR = 0 and DLC &gt;= 0110 in the corresponding CANTFI, this byte is sent as the 6th Data byte of the next transmit message." start="8" size="8" />
      <BitField name="DATA7" description="Data 7. If RTR = 0 and DLC &gt;= 0111 in the corresponding CANTFI, this byte is sent as the 7th Data byte of the next transmit message." start="16" size="8" />
      <BitField name="DATA8" description="Data 8. If RTR = 0 and DLC &gt;= 1000 in the corresponding CANTFI, this byte is sent as the 8th Data byte of the next transmit message." start="24" size="8" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CAN2" description="CAN1 controller " start="0x40048000">
    <Register name="MOD" description="Controls the operating mode of the CAN Controller." start="+0x000" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="RM" description="Reset Mode." start="0" size="1">
        <Enum name="NORMAL_THE_CAN_CONTR" description="Normal.The CAN Controller is in the Operating Mode, and certain registers can not be written." start="0" />
        <Enum name="RESET_CAN_OPERATION" description="Reset. CAN operation is disabled, writable registers can be written and the current transmission/reception of a message is aborted." start="1" />
      </BitField>
      <BitField name="LOM" description="Listen Only Mode." start="1" size="1">
        <Enum name="NORMAL_THE_CAN_CONT" description="Normal. The CAN controller acknowledges a successfully received message on the CAN bus. The error counters are stopped at the current value." start="0" />
        <Enum name="LISTEN_ONLY_THE_CON" description="Listen only. The controller gives no acknowledgment, even if a message is successfully received. Messages cannot be sent, and the controller operates in error passive mode. This mode is intended for software bit rate detection and hot plugging." start="1" />
      </BitField>
      <BitField name="STM" description="Self Test Mode." start="2" size="1">
        <Enum name="NORMAL_A_TRANSMITTE" description="Normal. A transmitted message must be acknowledged to be considered successful." start="0" />
        <Enum name="SELF_TEST_THE_CONTR" description="Self test. The controller will consider a Tx message successful even if there is no acknowledgment received. In this mode a full node test is possible without any other active node on the bus using the SRR bit in CANxCMR." start="1" />
      </BitField>
      <BitField name="TPM" description="Transmit Priority Mode." start="3" size="1">
        <Enum name="CAN_ID_THE_TRANSMIT" description="CAN ID. The transmit priority for 3 Transmit Buffers depends on the CAN Identifier." start="0" />
        <Enum name="LOCAL_PRIORITY_THE_" description="Local priority. The transmit priority for 3 Transmit Buffers depends on the contents of the Tx Priority register within the Transmit Buffer." start="1" />
      </BitField>
      <BitField name="SM" description="Sleep Mode." start="4" size="1">
        <Enum name="WAKE_UP_NORMAL_OPER" description="Wake-up. Normal operation." start="0" />
        <Enum name="SLEEP_THE_CAN_CONTR" description="Sleep. The CAN controller enters Sleep Mode if no CAN interrupt is pending and there is no bus activity. See the Sleep Mode description Section 21.8.2 on page 565." start="1" />
      </BitField>
      <BitField name="RPM" description="Receive Polarity Mode." start="5" size="1">
        <Enum name="LOW_ACTIVE_RD_INPUT" description="Low active. RD input is active Low (dominant bit = 0)." start="0" />
        <Enum name="HIGH_ACTIVE_RD_INPU" description="High active. RD input is active High (dominant bit = 1) -- reverse polarity." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="1" />
      <BitField name="TM" description="Test Mode." start="7" size="1">
        <Enum name="DISABLED_NORMAL_OPE" description="Disabled. Normal operation." start="0" />
        <Enum name="ENABLED_THE_TD_PIN_" description="Enabled. The TD pin will reflect the bit, detected on RD pin, with the next positive edge of the system clock." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="CMR" description="Command bits that affect the state of the CAN Controller" start="+0x004" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TR" description="Transmission Request." start="0" size="1">
        <Enum name="ABSENT_NO_TRANSMISSI" description="Absent.No transmission request." start="0" />
        <Enum name="PRESENT_THE_MESSAGE" description="Present. The message, previously written to the CANxTFI, CANxTID, and optionally the CANxTDA and CANxTDB registers, is queued for transmission from the selected Transmit Buffer. If at two or all three of STB1, STB2 and STB3 bits are selected when TR=1 is written, Transmit Buffer will be selected based on the chosen priority scheme (for details see Section 21.5.3 Transmit Buffers (TXB))" start="1" />
      </BitField>
      <BitField name="AT" description="Abort Transmission." start="1" size="1">
        <Enum name="NO_ACTION_DO_NOT_AB" description="No action. Do not abort the transmission." start="0" />
        <Enum name="PRESENT_IF_NOT_ALRE" description="Present. if not already in progress, a pending Transmission Request for the selected Transmit Buffer is cancelled." start="1" />
      </BitField>
      <BitField name="RRB" description="Release Receive Buffer." start="2" size="1">
        <Enum name="NO_ACTION_DO_NOT_RE" description="No action. Do not release the receive buffer." start="0" />
        <Enum name="RELEASED_THE_INFORM" description="Released. The information in the Receive Buffer (consisting of CANxRFS, CANxRID, and if applicable the CANxRDA and CANxRDB registers) is released, and becomes eligible for replacement by the next received frame. If the next received frame is not available, writing this command clears the RBS bit in the Status Register(s)." start="1" />
      </BitField>
      <BitField name="CDO" description="Clear Data Overrun." start="3" size="1">
        <Enum name="NO_ACTION_DO_NOT_CL" description="No action. Do not clear the data overrun bit." start="0" />
        <Enum name="CLEAR_THE_DATA_OVER" description="Clear. The Data Overrun bit in Status Register(s) is cleared." start="1" />
      </BitField>
      <BitField name="SRR" description="Self Reception Request." start="4" size="1">
        <Enum name="ABSENT_NO_SELF_RECE" description="Absent. No self reception request." start="0" />
        <Enum name="PRESENT_THE_MESSAGE" description="Present. The message, previously written to the CANxTFS, CANxTID, and optionally the CANxTDA and CANxTDB registers, is queued for transmission from the selected Transmit Buffer and received simultaneously. This differs from the TR bit above in that the receiver is not disabled during the transmission, so that it receives the message if its Identifier is recognized by the Acceptance Filter." start="1" />
      </BitField>
      <BitField name="STB1" description="Select Tx Buffer 1." start="5" size="1">
        <Enum name="NOT_SELECTED_TX_BUF" description="Not selected. Tx Buffer 1 is not selected for transmission." start="0" />
        <Enum name="SELECTED_TX_BUFFER_" description="Selected. Tx Buffer 1 is selected for transmission." start="1" />
      </BitField>
      <BitField name="STB2" description="Select Tx Buffer 2." start="6" size="1">
        <Enum name="NOT_SELECTED_TX_BUF" description="Not selected. Tx Buffer 2 is not selected for transmission." start="0" />
        <Enum name="SELECTED_TX_BUFFER_" description="Selected. Tx Buffer 2 is selected for transmission." start="1" />
      </BitField>
      <BitField name="STB3" description="Select Tx Buffer 3." start="7" size="1">
        <Enum name="NOT_SELECTED_TX_BUF" description="Not selected. Tx Buffer 3 is not selected for transmission." start="0" />
        <Enum name="SELECTED_TX_BUFFER_" description="Selected. Tx Buffer 3 is selected for transmission." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="GSR" description="Global Controller Status and Error Counters. The error counters can only be written when RM in CANMOD is 1." start="+0x008" access="ReadOnly" reset_value="0x3C" reset_mask="0xFFFFFFFF">
      <BitField name="RBS" description="Receive Buffer Status. After reading all messages and releasing their memory space with the command 'Release Receive Buffer,' this bit is cleared." start="0" size="1">
        <Enum name="EMPTY_NO_MESSAGE_IS" description="Empty. No message is available." start="0" />
        <Enum name="FULL_AT_LEAST_ONE_C" description="Full. At least one complete message is received by the Double Receive Buffer and available in the CANxRFS, CANxRID, and if applicable the CANxRDA and CANxRDB registers. This bit is cleared by the Release Receive Buffer command in CANxCMR, if no subsequent received message is available." start="1" />
      </BitField>
      <BitField name="DOS" description="Data Overrun Status. If there is not enough space to store the message within the Receive Buffer, that message is dropped and the Data Overrun condition is signalled to the CPU in the moment this message becomes valid. If this message is not completed successfully (e.g. because of an error), no overrun condition is signalled." start="1" size="1">
        <Enum name="ABSENT_NO_DATA_OVER" description="Absent. No data overrun has occurred since the last Clear Data Overrun command was given/written to CANxCMR (or since Reset)." start="0" />
        <Enum name="OVERRUN_A_MESSAGE_W" description="Overrun. A message was lost because the preceding message to this CAN controller was not read and released quickly enough (there was not enough space for a new message in the Double Receive Buffer)." start="1" />
      </BitField>
      <BitField name="TBS" description="Transmit Buffer Status." start="2" size="1">
        <Enum name="LOCKED_AT_LEAST_ONE" description="Locked. At least one of the Transmit Buffers is not available for the CPU, i.e. at least one previously queued message for this CAN controller has not yet been sent, and therefore software should not write to the CANxTFI, CANxTID, CANxTDA, nor CANxTDB registers of that (those) Tx buffer(s)." start="0" />
        <Enum name="RELEASED_ALL_THREE_" description="Released. All three Transmit Buffers are available for the CPU. No transmit message is pending for this CAN controller (in any of the 3 Tx buffers), and software may write to any of the CANxTFI, CANxTID, CANxTDA, and CANxTDB registers." start="1" />
      </BitField>
      <BitField name="TCS" description="Transmit Complete Status. The Transmission Complete Status bit is set '0' (incomplete) whenever the Transmission Request bit or the Self Reception Request bit is set '1' at least for one of the three Transmit Buffers. The Transmission Complete Status bit will remain '0' until all messages are transmitted successfully." start="3" size="1">
        <Enum name="INCOMPLETE_AT_LEAST" description="Incomplete. At least one requested transmission has not been successfully completed yet." start="0" />
        <Enum name="COMPLETE_ALL_REQUES" description="Complete. All requested transmission(s) has (have) been successfully completed." start="1" />
      </BitField>
      <BitField name="RS" description="Receive Status. If both the Receive Status and the Transmit Status bits are '0' (idle), the CAN-Bus is idle. If both bits are set, the controller is waiting to become idle again. After hardware reset 11 consecutive recessive bits have to be detected until idle status is reached. After Bus-off this will take 128 times of 11 consecutive recessive bits." start="4" size="1">
        <Enum name="IDLE_THE_CAN_CONTRO" description="Idle. The CAN controller is idle." start="0" />
        <Enum name="RECEIVE_THE_CAN_CON" description="Receive. The CAN controller is receiving a message." start="1" />
      </BitField>
      <BitField name="TS" description="Transmit Status. If both the Receive Status and the Transmit Status bits are '0' (idle), the CAN-Bus is idle. If both bits are set, the controller is waiting to become idle again. After hardware reset 11 consecutive recessive bits have to be detected until idle status is reached. After Bus-off this will take 128 times of 11 consecutive recessive bits." start="5" size="1">
        <Enum name="IDLE_THE_CAN_CONTRO" description="Idle. The CAN controller is idle." start="0" />
        <Enum name="TRANSMIT_THE_CAN_CO" description="Transmit. The CAN controller is sending a message." start="1" />
      </BitField>
      <BitField name="ES" description="Error Status. Errors detected during reception or transmission will effect the error counters according to the CAN specification. The Error Status bit is set when at least one of the error counters has reached or exceeded the Error Warning Limit. An Error Warning Interrupt is generated, if enabled. The default value of the Error Warning Limit after hardware reset is 96 decimal, see also Section 21.7.7 CAN Error Warning Limit register (CAN1EWL - 0x4004 4018, CAN2EWL - 0x4004 8018)." start="6" size="1">
        <Enum name="OK_BOTH_ERROR_COUNT" description="OK. Both error counters are below the Error Warning Limit." start="0" />
        <Enum name="ERROR_ONE_OR_BOTH_O" description="Error. One or both of the Transmit and Receive Error Counters has reached the limit set in the Error Warning Limit register." start="1" />
      </BitField>
      <BitField name="BS" description="Bus Status. Mode bit '1' (present) and an Error Warning Interrupt is generated, if enabled. Afterwards the Transmit Error Counter is set to '127', and the Receive Error Counter is cleared. It will stay in this mode until the CPU clears the Reset Mode bit. Once this is completed the CAN Controller will wait the minimum protocol-defined time (128 occurrences of the Bus-Free signal) counting down the Transmit Error Counter. After that, the Bus Status bit is cleared (Bus-On), the Error Status bit is set '0' (ok), the Error Counters are reset, and an Error Warning Interrupt is generated, if enabled. Reading the TX Error Counter during this time gives information about the status of the Bus-Off recovery." start="7" size="1">
        <Enum name="BUS_ON_THE_CAN_CONT" description="Bus-on. The CAN Controller is involved in bus activities" start="0" />
        <Enum name="BUS_OFF_THE_CAN_CON" description="Bus-off. The CAN controller is currently not involved/prohibited from bus activity because the Transmit Error Counter reached its limiting value of 255." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="8" />
      <BitField name="RXERR" description="The current value of the Rx Error Counter (an 8-bit value)." start="16" size="8" />
      <BitField name="TXERR" description="The current value of the Tx Error Counter (an 8-bit value)." start="24" size="8" />
    </Register>
    <Register name="ICR" description="Interrupt status, Arbitration Lost Capture, Error Code Capture" start="+0x00C" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RI" description="Receive Interrupt. This bit is set whenever the RBS bit in CANxSR and the RIE bit in CANxIER are both 1, indicating that a new message was received and stored in the Receive Buffer. The Receive Interrupt Bit is not cleared upon a read access to the Interrupt Register. Giving the Command Release Receive Buffer will clear RI temporarily. If there is another message available within the Receive Buffer after the release command, RI is set again. Otherwise RI remains cleared." start="0" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="TI1" description="Transmit Interrupt 1. This bit is set when the TBS1 bit in CANxSR goes from 0 to 1 (whenever a message out of TXB1 was successfully transmitted or aborted), indicating that Transmit buffer 1 is available, and the TIE1 bit in CANxIER is 1." start="1" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="EI" description="Error Warning Interrupt. This bit is set on every change (set or clear) of either the Error Status or Bus Status bit in CANxSR and the EIE bit bit is set within the Interrupt Enable Register at the time of the change." start="2" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="DOI" description="Data Overrun Interrupt. This bit is set when the DOS bit in CANxSR goes from 0 to 1 and the DOIE bit in CANxIER is 1." start="3" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="WUI" description="Wake-Up Interrupt. This bit is set if the CAN controller is sleeping and bus activity is detected and the WUIE bit in CANxIER is 1. A Wake-Up Interrupt is also generated if the CPU tries to set the Sleep bit while the CAN controller is involved in bus activities or a CAN Interrupt is pending. The WUI flag can also get asserted when the according enable bit WUIE is not set. In this case a Wake-Up Interrupt does not get asserted." start="4" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="EPI" description="Error Passive Interrupt. This bit is set if the EPIE bit in CANxIER is 1, and the CAN controller switches between Error Passive and Error Active mode in either direction. This is the case when the CAN Controller has reached the Error Passive Status (at least one error counter exceeds the CAN protocol defined level of 127) or if the CAN Controller is in Error Passive Status and enters the Error Active Status again." start="5" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="ALI" description="Arbitration Lost Interrupt. This bit is set if the ALIE bit in CANxIER is 1, and the CAN controller loses arbitration while attempting to transmit. In this case the CAN node becomes a receiver." start="6" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="BEI" description="Bus Error Interrupt -- this bit is set if the BEIE bit in CANxIER is 1, and the CAN controller detects an error on the bus." start="7" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="IDI" description="ID Ready Interrupt -- this bit is set if the IDIE bit in CANxIER is 1, and a CAN Identifier has been received (a message was successfully transmitted or aborted). This bit is set whenever a message was successfully transmitted or aborted and the IDIE bit is set in the IER register." start="8" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="TI2" description="Transmit Interrupt 2. This bit is set when the TBS2 bit in CANxSR goes from 0 to 1 (whenever a message out of TXB2 was successfully transmitted or aborted), indicating that Transmit buffer 2 is available, and the TIE2 bit in CANxIER is 1." start="9" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="TI3" description="Transmit Interrupt 3. This bit is set when the TBS3 bit in CANxSR goes from 0 to 1 (whenever a message out of TXB3 was successfully transmitted or aborted), indicating that Transmit buffer 3 is available, and the TIE3 bit in CANxIER is 1." start="10" size="1">
        <Enum name="RESET" description="Reset" start="0" />
        <Enum name="SET" description="Set" start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="11" size="5" />
      <BitField name="ERRBIT4_0" description="Error Code Capture: when the CAN controller detects a bus error, the location of the error within the frame is captured in this field. The value reflects an internal state variable, and as a result is not very linear: 00011 = Start of Frame 00010 = ID28 ... ID21 00110 = ID20 ... ID18 00100 = SRTR Bit 00101 = IDE bit 00111 = ID17 ... 13 01111 = ID12 ... ID5 01110 = ID4 ... ID0 01100 = RTR Bit 01101 = Reserved Bit 1 01001 = Reserved Bit 0 01011 = Data Length Code 01010 = Data Field 01000 = CRC Sequence 11000 = CRC Delimiter 11001 = Acknowledge Slot 11011 = Acknowledge Delimiter 11010 = End of Frame 10010 = Intermission Whenever a bus error occurs, the corresponding bus error interrupt is forced, if enabled. At the same time, the current position of the Bit Stream Processor is captured into the Error Code Capture Register. The content within this register is fixed until the user software has read out its content once. From now on, the capture mechanism is activated again, i.e. reading the CANxICR enables another Bus Error Interrupt." start="16" size="5" />
      <BitField name="ERRDIR" description="When the CAN controller detects a bus error, the direction of the current bit is captured in this bit." start="21" size="1">
        <Enum name="ERROR_OCCURRED_DURIN" description="Error occurred during transmitting." start="0" />
        <Enum name="ERROR_OCCURRED_DURIN" description="Error occurred during receiving." start="1" />
      </BitField>
      <BitField name="ERRC1_0" description="When the CAN controller detects a bus error, the type of error is captured in this field:" start="22" size="2">
        <Enum name="BIT_ERROR" description="Bit error" start="0x0" />
        <Enum name="FORM_ERROR" description="Form error" start="0x1" />
        <Enum name="STUFF_ERROR" description="Stuff error" start="0x2" />
        <Enum name="OTHER_ERROR" description="Other error" start="0x3" />
      </BitField>
      <BitField name="ALCBIT" description="Each time arbitration is lost while trying to send on the CAN, the bit number within the frame is captured into this field. After the content of ALCBIT is read, the ALI bit is cleared and a new Arbitration Lost interrupt can occur. 00 = arbitration lost in the first bit (MS) of identifier ... 11 = arbitration lost in SRTS bit (RTR bit for standard frame messages) 12 = arbitration lost in IDE bit 13 = arbitration lost in 12th bit of identifier (extended frame only) ... 30 = arbitration lost in last bit of identifier (extended frame only) 31 = arbitration lost in RTR bit (extended frame only) On arbitration lost, the corresponding arbitration lost interrupt is forced, if enabled. At that time, the current bit position of the Bit Stream Processor is captured into the Arbitration Lost Capture Register. The content within this register is fixed until the user application has read out its contents once. From now on, the capture mechanism is activated again." start="24" size="8" />
    </Register>
    <Register name="IER" description="Interrupt Enable" start="+0x010" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RIE" description="Receiver Interrupt Enable. When the Receive Buffer Status is 'full', the CAN Controller requests the respective interrupt." start="0" size="1" />
      <BitField name="TIE1" description="Transmit Interrupt Enable for Buffer1. When a message has been successfully transmitted out of TXB1 or Transmit Buffer 1 is accessible again (e.g. after an Abort Transmission command), the CAN Controller requests the respective interrupt." start="1" size="1" />
      <BitField name="EIE" description="Error Warning Interrupt Enable. If the Error or Bus Status change (see Status Register), the CAN Controller requests the respective interrupt." start="2" size="1" />
      <BitField name="DOIE" description="Data Overrun Interrupt Enable. If the Data Overrun Status bit is set (see Status Register), the CAN Controller requests the respective interrupt." start="3" size="1" />
      <BitField name="WUIE" description="Wake-Up Interrupt Enable. If the sleeping CAN controller wakes up, the respective interrupt is requested." start="4" size="1" />
      <BitField name="EPIE" description="Error Passive Interrupt Enable. If the error status of the CAN Controller changes from error active to error passive or vice versa, the respective interrupt is requested." start="5" size="1" />
      <BitField name="ALIE" description="Arbitration Lost Interrupt Enable. If the CAN Controller has lost arbitration, the respective interrupt is requested." start="6" size="1" />
      <BitField name="BEIE" description="Bus Error Interrupt Enable. If a bus error has been detected, the CAN Controller requests the respective interrupt." start="7" size="1" />
      <BitField name="IDIE" description="ID Ready Interrupt Enable. When a CAN identifier has been received, the CAN Controller requests the respective interrupt." start="8" size="1" />
      <BitField name="TIE2" description="Transmit Interrupt Enable for Buffer2. When a message has been successfully transmitted out of TXB2 or Transmit Buffer 2 is accessible again (e.g. after an Abort Transmission command), the CAN Controller requests the respective interrupt." start="9" size="1" />
      <BitField name="TIE3" description="Transmit Interrupt Enable for Buffer3. When a message has been successfully transmitted out of TXB3 or Transmit Buffer 3 is accessible again (e.g. after an Abort Transmission command), the CAN Controller requests the respective interrupt." start="10" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="11" size="21" />
    </Register>
    <Register name="BTR" description="Bus Timing. Can only be written when RM in CANMOD is 1." start="+0x014" access="Read/Write" reset_value="0x1C0000" reset_mask="0xFFFFFFFF">
      <BitField name="BRP" description="Baud Rate Prescaler. The APB clock is divided by (this value plus one) to produce the CAN clock." start="0" size="10" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="4" />
      <BitField name="SJW" description="The Synchronization Jump Width is (this value plus one) CAN clocks." start="14" size="2" />
      <BitField name="TESG1" description="The delay from the nominal Sync point to the sample point is (this value plus one) CAN clocks." start="16" size="4" />
      <BitField name="TESG2" description="The delay from the sample point to the next nominal sync point is (this value plus one) CAN clocks. The nominal CAN bit time is (this value plus the value in TSEG1 plus 3) CAN clocks." start="20" size="3" />
      <BitField name="SAM" description="Sampling" start="23" size="1">
        <Enum name="THE_BUS_IS_SAMPLED_O" description="The bus is sampled once (recommended for high speed buses)" start="0" />
        <Enum name="THE_BUS_IS_SAMPLED_3" description="The bus is sampled 3 times (recommended for low to medium speed buses to filter spikes on the bus-line)" start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="24" size="8" />
    </Register>
    <Register name="EWL" description="Error Warning Limit. Can only be written when RM in CANMOD is 1." start="+0x018" access="Read/Write" reset_value="0x60" reset_mask="0xFFFFFFFF">
      <BitField name="EWL" description="During CAN operation, this value is compared to both the Tx and Rx Error Counters. If either of these counter matches this value, the Error Status (ES) bit in CANSR is set." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="SR" description="Status Register" start="+0x01C" access="ReadOnly" reset_value="0x3C3C3C" reset_mask="0xFFFFFFFF">
      <BitField name="RBS_1" description="Receive Buffer Status. This bit is identical to the RBS bit in the CANxGSR." start="0" size="1" />
      <BitField name="DOS_1" description="Data Overrun Status. This bit is identical to the DOS bit in the CANxGSR." start="1" size="1" />
      <BitField name="TBS1_1" description="Transmit Buffer Status 1." start="2" size="1">
        <Enum name="LOCKED_SOFTWARE_CAN" description="Locked. Software cannot access the Tx Buffer 1 nor write to the corresponding CANxTFI, CANxTID, CANxTDA, and CANxTDB registers because a message is either waiting for transmission or is in transmitting process." start="0" />
        <Enum name="RELEASED_SOFTWARE_M" description="Released. Software may write a message into the Transmit Buffer 1 and its CANxTFI, CANxTID, CANxTDA, and CANxTDB registers." start="1" />
      </BitField>
      <BitField name="TCS1_1" description="Transmission Complete Status." start="3" size="1">
        <Enum name="INCOMPLETE_THE_PREV" description="Incomplete. The previously requested transmission for Tx Buffer 1 is not complete." start="0" />
        <Enum name="COMPLETE_THE_PREVIO" description="Complete. The previously requested transmission for Tx Buffer 1 has been successfully completed." start="1" />
      </BitField>
      <BitField name="RS_1" description="Receive Status. This bit is identical to the RS bit in the GSR." start="4" size="1" />
      <BitField name="TS1_1" description="Transmit Status 1." start="5" size="1">
        <Enum name="IDLE_THERE_IS_NO_TR" description="Idle. There is no transmission from Tx Buffer 1." start="0" />
        <Enum name="TRANSMIT_THE_CAN_CO" description="Transmit. The CAN Controller is transmitting a message from Tx Buffer 1." start="1" />
      </BitField>
      <BitField name="ES_1" description="Error Status. This bit is identical to the ES bit in the CANxGSR." start="6" size="1" />
      <BitField name="BS_1" description="Bus Status. This bit is identical to the BS bit in the CANxGSR." start="7" size="1" />
      <BitField name="RBS_2" description="Receive Buffer Status. This bit is identical to the RBS bit in the CANxGSR." start="8" size="1" />
      <BitField name="DOS_2" description="Data Overrun Status. This bit is identical to the DOS bit in the CANxGSR." start="9" size="1" />
      <BitField name="TBS2_2" description="Transmit Buffer Status 2." start="10" size="1">
        <Enum name="LOCKED_SOFTWARE_CAN" description="Locked. Software cannot access the Tx Buffer 2 nor write to the corresponding CANxTFI, CANxTID, CANxTDA, and CANxTDB registers because a message is either waiting for transmission or is in transmitting process." start="0" />
        <Enum name="RELEASED_SOFTWARE_M" description="Released. Software may write a message into the Transmit Buffer 2 and its CANxTFI, CANxTID, CANxTDA, and CANxTDB registers." start="1" />
      </BitField>
      <BitField name="TCS2_2" description="Transmission Complete Status." start="11" size="1">
        <Enum name="INCOMPLETE_THE_PREV" description="Incomplete. The previously requested transmission for Tx Buffer 2 is not complete." start="0" />
        <Enum name="COMPLETE_THE_PREVIO" description="Complete. The previously requested transmission for Tx Buffer 2 has been successfully completed." start="1" />
      </BitField>
      <BitField name="RS_2" description="Receive Status. This bit is identical to the RS bit in the GSR." start="12" size="1" />
      <BitField name="TS2_2" description="Transmit Status 2." start="13" size="1">
        <Enum name="IDLE_THERE_IS_NO_TR" description="Idle. There is no transmission from Tx Buffer 2." start="0" />
        <Enum name="TRANSMIT_THE_CAN_CO" description="Transmit. The CAN Controller is transmitting a message from Tx Buffer 2." start="1" />
      </BitField>
      <BitField name="ES_2" description="Error Status. This bit is identical to the ES bit in the CANxGSR." start="14" size="1" />
      <BitField name="BS_2" description="Bus Status. This bit is identical to the BS bit in the CANxGSR." start="15" size="1" />
      <BitField name="RBS_3" description="Receive Buffer Status. This bit is identical to the RBS bit in the CANxGSR." start="16" size="1" />
      <BitField name="DOS_3" description="Data Overrun Status. This bit is identical to the DOS bit in the CANxGSR." start="17" size="1" />
      <BitField name="TBS3_3" description="Transmit Buffer Status 3." start="18" size="1">
        <Enum name="LOCKED_SOFTWARE_CAN" description="Locked. Software cannot access the Tx Buffer 3 nor write to the corresponding CANxTFI, CANxTID, CANxTDA, and CANxTDB registers because a message is either waiting for transmission or is in transmitting process." start="0" />
        <Enum name="RELEASED_SOFTWARE_M" description="Released. Software may write a message into the Transmit Buffer 3 and its CANxTFI, CANxTID, CANxTDA, and CANxTDB registers." start="1" />
      </BitField>
      <BitField name="TCS3_3" description="Transmission Complete Status." start="19" size="1">
        <Enum name="INCOMPLETE_THE_PREV" description="Incomplete. The previously requested transmission for Tx Buffer 3 is not complete." start="0" />
        <Enum name="COMPLETE_THE_PREVIO" description="Complete. The previously requested transmission for Tx Buffer 3 has been successfully completed." start="1" />
      </BitField>
      <BitField name="RS_3" description="Receive Status. This bit is identical to the RS bit in the GSR." start="20" size="1" />
      <BitField name="TS3_3" description="Transmit Status 3." start="21" size="1">
        <Enum name="IDLE_THERE_IS_NO_TR" description="Idle. There is no transmission from Tx Buffer 3." start="0" />
        <Enum name="TRANSMIT_THE_CAN_CO" description="Transmit. The CAN Controller is transmitting a message from Tx Buffer 3." start="1" />
      </BitField>
      <BitField name="ES_3" description="Error Status. This bit is identical to the ES bit in the CANxGSR." start="22" size="1" />
      <BitField name="BS_3" description="Bus Status. This bit is identical to the BS bit in the CANxGSR." start="23" size="1" />
      <BitField name="RESERVED" description="Reserved, the value read from a reserved bit is not defined." start="24" size="8" />
    </Register>
    <Register name="RFS" description="Receive frame status. Can only be written when RM in CANMOD is 1." start="+0x020" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="IDINDEX" description="ID Index. If the BP bit (below) is 0, this value is the zero-based number of the Lookup Table RAM entry at which the Acceptance Filter matched the received Identifier. Disabled entries in the Standard tables are included in this numbering, but will not be matched. See Section 21.17 Examples of acceptance filter tables and ID index values on page 587 for examples of ID Index values." start="0" size="10" />
      <BitField name="BP" description="If this bit is 1, the current message was received in AF Bypass mode, and the ID Index field (above) is meaningless." start="10" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="11" size="5" />
      <BitField name="DLC" description="The field contains the Data Length Code (DLC) field of the current received message. When RTR = 0, this is related to the number of data bytes available in the CANRDA and CANRDB registers as follows: 0000-0111 = 0 to 7 bytes1000-1111 = 8 bytes With RTR = 1, this value indicates the number of data bytes requested to be sent back, with the same encoding." start="16" size="4" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="20" size="10" />
      <BitField name="RTR" description="This bit contains the Remote Transmission Request bit of the current received message. 0 indicates a Data Frame, in which (if DLC is non-zero) data can be read from the CANRDA and possibly the CANRDB registers. 1 indicates a Remote frame, in which case the DLC value identifies the number of data bytes requested to be sent using the same Identifier." start="30" size="1" />
      <BitField name="FF" description="A 0 in this bit indicates that the current received message included an 11-bit Identifier, while a 1 indicates a 29-bit Identifier. This affects the contents of the CANid register described below." start="31" size="1" />
    </Register>
    <Register name="RID" description="Received Identifier. Can only be written when RM in CANMOD is 1." start="+0x024" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ID" description="The 11-bit Identifier field of the current received message. In CAN 2.0A, these bits are called ID10-0, while in CAN 2.0B they're called ID29-18." start="0" size="11" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="11" size="21" />
    </Register>
    <Register name="RDA" description="Received data bytes 1-4. Can only be written when RM in CANMOD is 1." start="+0x028" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA1" description="Data 1. If the DLC field in CANRFS &gt;= 0001, this contains the first Data byte of the current received message." start="0" size="8" />
      <BitField name="DATA2" description="Data 2. If the DLC field in CANRFS &gt;= 0010, this contains the first Data byte of the current received message." start="8" size="8" />
      <BitField name="DATA3" description="Data 3. If the DLC field in CANRFS &gt;= 0011, this contains the first Data byte of the current received message." start="16" size="8" />
      <BitField name="DATA4" description="Data 4. If the DLC field in CANRFS &gt;= 0100, this contains the first Data byte of the current received message." start="24" size="8" />
    </Register>
    <Register name="RDB" description="Received data bytes 5-8. Can only be written when RM in CANMOD is 1." start="+0x02C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA5" description="Data 5. If the DLC field in CANRFS &gt;= 0101, this contains the first Data byte of the current received message." start="0" size="8" />
      <BitField name="DATA6" description="Data 6. If the DLC field in CANRFS &gt;= 0110, this contains the first Data byte of the current received message." start="8" size="8" />
      <BitField name="DATA7" description="Data 7. If the DLC field in CANRFS &gt;= 0111, this contains the first Data byte of the current received message." start="16" size="8" />
      <BitField name="DATA8" description="Data 8. If the DLC field in CANRFS &gt;= 1000, this contains the first Data byte of the current received message." start="24" size="8" />
    </Register>
    <Register name="TFI0" description="Transmit&#xa;frame info (Tx Buffer )" start="+0x030+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PRIO" description="If the TPM (Transmit Priority Mode) bit in the CANxMOD register is set to 1, enabled Tx Buffers contend for the right to send their messages based on this field. The buffer with the lowest TX Priority value wins the prioritization and is sent first." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="8" />
      <BitField name="DLC" description="Data Length Code. This value is sent in the DLC field of the next transmit message. In addition, if RTR = 0, this value controls the number of Data bytes sent in the next transmit message, from the CANxTDA and CANxTDB registers: 0000-0111 = 0-7 bytes 1xxx = 8 bytes" start="16" size="4" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="20" size="10" />
      <BitField name="RTR" description="This value is sent in the RTR bit of the next transmit message. If this bit is 0, the number of data bytes called out by the DLC field are sent from the CANxTDA and CANxTDB registers. If this bit is 1, a Remote Frame is sent, containing a request for that number of bytes." start="30" size="1" />
      <BitField name="FF" description="If this bit is 0, the next transmit message will be sent with an 11-bit Identifier (standard frame format), while if it's 1, the message will be sent with a 29-bit Identifier (extended frame format)." start="31" size="1" />
    </Register>
    <Register name="TFI1" description="Transmit&#xa;frame info (Tx Buffer )" start="+0x030+16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PRIO" description="If the TPM (Transmit Priority Mode) bit in the CANxMOD register is set to 1, enabled Tx Buffers contend for the right to send their messages based on this field. The buffer with the lowest TX Priority value wins the prioritization and is sent first." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="8" />
      <BitField name="DLC" description="Data Length Code. This value is sent in the DLC field of the next transmit message. In addition, if RTR = 0, this value controls the number of Data bytes sent in the next transmit message, from the CANxTDA and CANxTDB registers: 0000-0111 = 0-7 bytes 1xxx = 8 bytes" start="16" size="4" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="20" size="10" />
      <BitField name="RTR" description="This value is sent in the RTR bit of the next transmit message. If this bit is 0, the number of data bytes called out by the DLC field are sent from the CANxTDA and CANxTDB registers. If this bit is 1, a Remote Frame is sent, containing a request for that number of bytes." start="30" size="1" />
      <BitField name="FF" description="If this bit is 0, the next transmit message will be sent with an 11-bit Identifier (standard frame format), while if it's 1, the message will be sent with a 29-bit Identifier (extended frame format)." start="31" size="1" />
    </Register>
    <Register name="TFI2" description="Transmit&#xa;frame info (Tx Buffer )" start="+0x030+32" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PRIO" description="If the TPM (Transmit Priority Mode) bit in the CANxMOD register is set to 1, enabled Tx Buffers contend for the right to send their messages based on this field. The buffer with the lowest TX Priority value wins the prioritization and is sent first." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="8" />
      <BitField name="DLC" description="Data Length Code. This value is sent in the DLC field of the next transmit message. In addition, if RTR = 0, this value controls the number of Data bytes sent in the next transmit message, from the CANxTDA and CANxTDB registers: 0000-0111 = 0-7 bytes 1xxx = 8 bytes" start="16" size="4" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="20" size="10" />
      <BitField name="RTR" description="This value is sent in the RTR bit of the next transmit message. If this bit is 0, the number of data bytes called out by the DLC field are sent from the CANxTDA and CANxTDB registers. If this bit is 1, a Remote Frame is sent, containing a request for that number of bytes." start="30" size="1" />
      <BitField name="FF" description="If this bit is 0, the next transmit message will be sent with an 11-bit Identifier (standard frame format), while if it's 1, the message will be sent with a 29-bit Identifier (extended frame format)." start="31" size="1" />
    </Register>
    <Register name="TID0" description="Transmit&#xa;Identifier (Tx Buffer)" start="+0x034+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ID" description="The 11-bit Identifier to be sent in the next transmit message." start="0" size="11" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="11" size="21" />
    </Register>
    <Register name="TID1" description="Transmit&#xa;Identifier (Tx Buffer)" start="+0x034+16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ID" description="The 11-bit Identifier to be sent in the next transmit message." start="0" size="11" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="11" size="21" />
    </Register>
    <Register name="TID2" description="Transmit&#xa;Identifier (Tx Buffer)" start="+0x034+32" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ID" description="The 11-bit Identifier to be sent in the next transmit message." start="0" size="11" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="11" size="21" />
    </Register>
    <Register name="TDA0" description="Transmit&#xa;data bytes 1-4 (Tx Buffer)" start="+0x038+0" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="DATA1" description="Data 1. If RTR = 0 and DLC &gt;= 0001 in the corresponding CANxTFI, this byte is sent as the first Data byte of the next transmit message." start="0" size="8" />
      <BitField name="DATA2" description="Data 2. If RTR = 0 and DLC &gt;= 0010 in the corresponding CANxTFI, this byte is sent as the 2nd Data byte of the next transmit message." start="8" size="8" />
      <BitField name="DATA3" description="Data 3. If RTR = 0 and DLC &gt;= 0011 in the corresponding CANxTFI, this byte is sent as the 3rd Data byte of the next transmit message." start="16" size="8" />
      <BitField name="DATA4" description="Data 4. If RTR = 0 and DLC &gt;= 0100 in the corresponding CANxTFI, this byte is sent as the 4th Data byte of the next transmit message." start="24" size="8" />
    </Register>
    <Register name="TDA1" description="Transmit&#xa;data bytes 1-4 (Tx Buffer)" start="+0x038+16" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="DATA1" description="Data 1. If RTR = 0 and DLC &gt;= 0001 in the corresponding CANxTFI, this byte is sent as the first Data byte of the next transmit message." start="0" size="8" />
      <BitField name="DATA2" description="Data 2. If RTR = 0 and DLC &gt;= 0010 in the corresponding CANxTFI, this byte is sent as the 2nd Data byte of the next transmit message." start="8" size="8" />
      <BitField name="DATA3" description="Data 3. If RTR = 0 and DLC &gt;= 0011 in the corresponding CANxTFI, this byte is sent as the 3rd Data byte of the next transmit message." start="16" size="8" />
      <BitField name="DATA4" description="Data 4. If RTR = 0 and DLC &gt;= 0100 in the corresponding CANxTFI, this byte is sent as the 4th Data byte of the next transmit message." start="24" size="8" />
    </Register>
    <Register name="TDA2" description="Transmit&#xa;data bytes 1-4 (Tx Buffer)" start="+0x038+32" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="DATA1" description="Data 1. If RTR = 0 and DLC &gt;= 0001 in the corresponding CANxTFI, this byte is sent as the first Data byte of the next transmit message." start="0" size="8" />
      <BitField name="DATA2" description="Data 2. If RTR = 0 and DLC &gt;= 0010 in the corresponding CANxTFI, this byte is sent as the 2nd Data byte of the next transmit message." start="8" size="8" />
      <BitField name="DATA3" description="Data 3. If RTR = 0 and DLC &gt;= 0011 in the corresponding CANxTFI, this byte is sent as the 3rd Data byte of the next transmit message." start="16" size="8" />
      <BitField name="DATA4" description="Data 4. If RTR = 0 and DLC &gt;= 0100 in the corresponding CANxTFI, this byte is sent as the 4th Data byte of the next transmit message." start="24" size="8" />
    </Register>
    <Register name="TDB0" description="Transmit&#xa;data bytes 5-8 (Tx Buffer )" start="+0x03C+0" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="DATA5" description="Data 5. If RTR = 0 and DLC &gt;= 0101 in the corresponding CANTFI, this byte is sent as the 5th Data byte of the next transmit message." start="0" size="8" />
      <BitField name="DATA6" description="Data 6. If RTR = 0 and DLC &gt;= 0110 in the corresponding CANTFI, this byte is sent as the 6th Data byte of the next transmit message." start="8" size="8" />
      <BitField name="DATA7" description="Data 7. If RTR = 0 and DLC &gt;= 0111 in the corresponding CANTFI, this byte is sent as the 7th Data byte of the next transmit message." start="16" size="8" />
      <BitField name="DATA8" description="Data 8. If RTR = 0 and DLC &gt;= 1000 in the corresponding CANTFI, this byte is sent as the 8th Data byte of the next transmit message." start="24" size="8" />
    </Register>
    <Register name="TDB1" description="Transmit&#xa;data bytes 5-8 (Tx Buffer )" start="+0x03C+16" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="DATA5" description="Data 5. If RTR = 0 and DLC &gt;= 0101 in the corresponding CANTFI, this byte is sent as the 5th Data byte of the next transmit message." start="0" size="8" />
      <BitField name="DATA6" description="Data 6. If RTR = 0 and DLC &gt;= 0110 in the corresponding CANTFI, this byte is sent as the 6th Data byte of the next transmit message." start="8" size="8" />
      <BitField name="DATA7" description="Data 7. If RTR = 0 and DLC &gt;= 0111 in the corresponding CANTFI, this byte is sent as the 7th Data byte of the next transmit message." start="16" size="8" />
      <BitField name="DATA8" description="Data 8. If RTR = 0 and DLC &gt;= 1000 in the corresponding CANTFI, this byte is sent as the 8th Data byte of the next transmit message." start="24" size="8" />
    </Register>
    <Register name="TDB2" description="Transmit&#xa;data bytes 5-8 (Tx Buffer )" start="+0x03C+32" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="DATA5" description="Data 5. If RTR = 0 and DLC &gt;= 0101 in the corresponding CANTFI, this byte is sent as the 5th Data byte of the next transmit message." start="0" size="8" />
      <BitField name="DATA6" description="Data 6. If RTR = 0 and DLC &gt;= 0110 in the corresponding CANTFI, this byte is sent as the 6th Data byte of the next transmit message." start="8" size="8" />
      <BitField name="DATA7" description="Data 7. If RTR = 0 and DLC &gt;= 0111 in the corresponding CANTFI, this byte is sent as the 7th Data byte of the next transmit message." start="16" size="8" />
      <BitField name="DATA8" description="Data 8. If RTR = 0 and DLC &gt;= 1000 in the corresponding CANTFI, this byte is sent as the 8th Data byte of the next transmit message." start="24" size="8" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C1" description="I2C bus interface" start="0x4005C000">
    <Register name="CONSET" description="I2C Control Set Register. When a one is written to a bit of this register, the corresponding bit in the I2C control register is set. Writing a zero has no effect on the corresponding bit in the I2C control register." start="+0x000" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="0" size="2" />
      <BitField name="AA" description="Assert acknowledge flag." start="2" size="1" />
      <BitField name="SI" description="I2C interrupt flag." start="3" size="1" />
      <BitField name="STO" description="STOP flag." start="4" size="1" />
      <BitField name="STA" description="START flag." start="5" size="1" />
      <BitField name="I2EN" description="I2C interface enable." start="6" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="7" size="25" />
    </Register>
    <Register name="STAT" description="I2C Status Register. During I2C operation, this register provides detailed status codes that allow software to determine the next action needed." start="+0x004" access="ReadOnly" reset_value="0xF8" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="These bits are unused and are always 0." start="0" size="3" />
      <BitField name="Status" description="These bits give the actual status information about the I 2C interface." start="3" size="5" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="DAT" description="I2C Data Register. During master or slave transmit mode, data to be transmitted is written to this register. During master or slave receive mode, data that has been received may be read from this register." start="+0x008" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="Data" description="This register holds data values that have been received or are to be transmitted." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="ADR0" description="I2C Slave Address Register 0. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address." start="+0x00C" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="GC" description="General Call enable bit." start="0" size="1" />
      <BitField name="Address" description="The I2C device address for slave mode." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="SCLH" description="SCH Duty Cycle Register High Half Word. Determines the high time of the I2C clock." start="+0x010" access="Read/Write" reset_value="0x04" reset_mask="0xFFFFFFFF">
      <BitField name="SCLH" description="Count for SCL HIGH time period selection." start="0" size="16" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="16" size="16" />
    </Register>
    <Register name="SCLL" description="SCL Duty Cycle Register Low Half Word. Determines the low time of the I2C clock. SCLL and SCLH together determine the clock frequency generated by an I2C master and certain times used in slave mode." start="+0x014" access="Read/Write" reset_value="0x04" reset_mask="0xFFFFFFFF">
      <BitField name="SCLL" description="Count for SCL low time period selection." start="0" size="16" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="16" size="16" />
    </Register>
    <Register name="CONCLR" description="I2C Control Clear Register. When a one is written to a bit of this register, the corresponding bit in the I2C control register is cleared. Writing a zero has no effect on the corresponding bit in the I2C control register." start="+0x018" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="0" size="2" />
      <BitField name="AAC" description="Assert acknowledge Clear bit." start="2" size="1" />
      <BitField name="SIC" description="I2C interrupt Clear bit." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="1" />
      <BitField name="STAC" description="START flag Clear bit." start="5" size="1" />
      <BitField name="I2ENC" description="I2C interface Disable bit." start="6" size="1" />
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="7" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="MMCTRL" description="Monitor mode control register." start="+0x01C" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="MM_ENA" description="Monitor mode enable." start="0" size="1">
        <Enum name="MONITOR_MODE_DISABLE" description="Monitor mode disabled." start="0" />
        <Enum name="THE_I_2C_MODULE_WILL" description="The I 2C module will enter monitor mode. In this mode the SDA output will be forced high. This will prevent the I2C module from outputting data of any kind (including ACK) onto the I2C data bus. Depending on the state of the ENA_SCL bit, the output may be also forced high, preventing the module from having control over the I2C clock line." start="1" />
      </BitField>
      <BitField name="ENA_SCL" description="SCL output enable." start="1" size="1">
        <Enum name="WHEN_THIS_BIT_IS_CLE" description="When this bit is cleared to 0, the SCL output will be forced high when the module is in monitor mode. As described above, this will prevent the module from having any control over the I2C clock line." start="0" />
        <Enum name="WHEN_THIS_BIT_IS_SET" description="When this bit is set, the I2C module may exercise the same control over the clock line that it would in normal operation. This means that, acting as a slave peripheral, the I2C module can stretch the clock line (hold it low) until it has had time to respond to an I2C interrupt.[1]" start="1" />
      </BitField>
      <BitField name="MATCH_ALL" description="Select interrupt register match." start="2" size="1">
        <Enum name="WHEN_THIS_BIT_IS_CLE" description="When this bit is cleared, an interrupt will only be generated when a match occurs to one of the (up-to) four address registers described above.   That is, the module will respond as a normal slave as far as address-recognition is concerned." start="0" />
        <Enum name="WHEN_THIS_BIT_IS_SET" description="When this bit is set to 1 and the I2C is in monitor mode, an interrupt will be generated on ANY address received. This will enable the part to monitor all traffic on the bus." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. The value read from reserved bits is not defined." start="3" size="29" />
    </Register>
    <Register name="ADR0" description="I2C Slave Address Register. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address." start="+0x020+0" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="GC" description="General Call enable bit." start="0" size="1" />
      <BitField name="Address" description="The I2C device address for slave mode." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="ADR1" description="I2C Slave Address Register. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address." start="+0x020+4" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="GC" description="General Call enable bit." start="0" size="1" />
      <BitField name="Address" description="The I2C device address for slave mode." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="ADR2" description="I2C Slave Address Register. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address." start="+0x020+8" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="GC" description="General Call enable bit." start="0" size="1" />
      <BitField name="Address" description="The I2C device address for slave mode." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="DATA_BUFFER" description="Data buffer register. The contents of the 8 MSBs of the DAT shift register will be transferred to the DATA_BUFFER automatically after every nine bits (8 bits of data plus ACK or NACK) has been received on the bus." start="+0x02C" access="ReadOnly" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="Data" description="This register holds contents of the 8 MSBs of the DAT shift register." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="MASK[0]" description="I2C Slave address mask register" start="+0x030+0" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. This bit reads always back as 0." start="0" size="1" />
      <BitField name="MASK" description="Mask bits." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="MASK[1]" description="I2C Slave address mask register" start="+0x030+4" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. This bit reads always back as 0." start="0" size="1" />
      <BitField name="MASK" description="Mask bits." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="MASK[2]" description="I2C Slave address mask register" start="+0x030+8" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. This bit reads always back as 0." start="0" size="1" />
      <BitField name="MASK" description="Mask bits." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="MASK[3]" description="I2C Slave address mask register" start="+0x030+12" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. This bit reads always back as 0." start="0" size="1" />
      <BitField name="MASK" description="Mask bits." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SSP0" description="SSP controller" start="0x40088000">
    <Register name="CR0" description="Control Register 0. Selects the serial clock rate, bus type, and data size." start="+0x000" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DSS" description="Data Size Select. This field controls the number of bits transferred in each frame. Values 0000-0010 are not supported and should not be used." start="0" size="4">
        <Enum name="4_BIT_TRANSFER" description="4-bit transfer" start="0x3" />
        <Enum name="5_BIT_TRANSFER" description="5-bit transfer" start="0x4" />
        <Enum name="6_BIT_TRANSFER" description="6-bit transfer" start="0x5" />
        <Enum name="7_BIT_TRANSFER" description="7-bit transfer" start="0x6" />
        <Enum name="8_BIT_TRANSFER" description="8-bit transfer" start="0x7" />
        <Enum name="9_BIT_TRANSFER" description="9-bit transfer" start="0x8" />
        <Enum name="10_BIT_TRANSFER" description="10-bit transfer" start="0x9" />
        <Enum name="11_BIT_TRANSFER" description="11-bit transfer" start="0xA" />
        <Enum name="12_BIT_TRANSFER" description="12-bit transfer" start="0xB" />
        <Enum name="13_BIT_TRANSFER" description="13-bit transfer" start="0xC" />
        <Enum name="14_BIT_TRANSFER" description="14-bit transfer" start="0xD" />
        <Enum name="15_BIT_TRANSFER" description="15-bit transfer" start="0xE" />
        <Enum name="16_BIT_TRANSFER" description="16-bit transfer" start="0xF" />
      </BitField>
      <BitField name="FRF" description="Frame Format." start="4" size="2">
        <Enum name="SPI" description="SPI" start="0x0" />
        <Enum name="TI" description="TI" start="0x1" />
        <Enum name="MICROWIRE" description="Microwire" start="0x2" />
        <Enum name="THIS_COMBINATION_IS_" description="This combination is not supported and should not be used." start="0x3" />
      </BitField>
      <BitField name="CPOL" description="Clock Out Polarity. This bit is only used in SPI mode." start="6" size="1">
        <Enum name="BUS_LOW" description="SSP controller maintains the bus clock low between frames." start="0" />
        <Enum name="BUS_HIGH" description="SSP controller maintains the bus clock high between frames." start="1" />
      </BitField>
      <BitField name="CPHA" description="Clock Out Phase. This bit is only used in SPI mode." start="7" size="1">
        <Enum name="FIRST_CLOCK" description="SSP controller captures serial data on the first clock transition of the frame, that is, the transition away from the inter-frame state of the clock line." start="0" />
        <Enum name="SECOND_CLOCK" description="SSP controller captures serial data on the second clock transition of the frame, that is, the transition back to the inter-frame state of the clock line." start="1" />
      </BitField>
      <BitField name="SCR" description="Serial Clock Rate. The number of prescaler-output clocks per bit on the bus, minus one. Given that CPSDVSR is the prescale divider, and the APB clock PCLK clocks the prescaler, the bit frequency is PCLK / (CPSDVSR X [SCR+1])." start="8" size="8" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="16" size="16" />
    </Register>
    <Register name="CR1" description="Control Register 1. Selects master/slave and other modes." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="LBM" description="Loop Back Mode." start="0" size="1">
        <Enum name="NORMAL" description="During normal operation." start="0" />
        <Enum name="OUPTU" description="Serial input is taken from the serial output (MOSI or MISO) rather than the serial input pin (MISO or MOSI respectively)." start="1" />
      </BitField>
      <BitField name="SSE" description="SSP Enable." start="1" size="1">
        <Enum name="DISABLED" description="The SSP controller is disabled." start="0" />
        <Enum name="ENABLED" description="The SSP controller will interact with other devices on the serial bus. Software should write the appropriate control information to the other SSP registers and interrupt controller registers, before setting this bit." start="1" />
      </BitField>
      <BitField name="MS" description="Master/Slave Mode.This bit can only be written when the SSE bit is 0." start="2" size="1">
        <Enum name="MASTER" description="The SSP controller acts as a master on the bus, driving the SCLK, MOSI, and SSEL lines and receiving the MISO line." start="0" />
        <Enum name="SLAVE" description="The SSP controller acts as a slave on the bus, driving MISO line and receiving SCLK, MOSI, and SSEL lines." start="1" />
      </BitField>
      <BitField name="SOD" description="Slave Output Disable. This bit is relevant only in slave mode (MS = 1). If it is 1, this blocks this SSP controller from driving the transmit data line (MISO)." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="DR" description="Data Register. Writes fill the transmit FIFO, and reads empty the receive FIFO." start="+0x008" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="Write: software can write data to be sent in a future frame to this register whenever the TNF bit in the Status register is 1, indicating that the Tx FIFO is not full. If the Tx FIFO was previously empty and the SSP controller is not busy on the bus, transmission of the data will begin immediately. Otherwise the data written to this register will be sent as soon as all previous data has been sent (and received). If the data length is less than 16 bits, software must right-justify the data written to this register. Read: software can read data from this register whenever the RNE bit in the Status register is 1, indicating that the Rx FIFO is not empty. When software reads this register, the SSP controller returns data from the least recent frame in the Rx FIFO. If the data length is less than 16 bits, the data is right-justified in this field with higher order bits filled with 0s." start="0" size="16" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="16" size="16" />
    </Register>
    <Register name="SR" description="Status Register" start="+0x00C" access="ReadOnly" reset_value="0x00000003" reset_mask="0xFFFFFFFF">
      <BitField name="TFE" description="Transmit FIFO Empty. This bit is 1 is the Transmit FIFO is empty, 0 if not." start="0" size="1" />
      <BitField name="TNF" description="Transmit FIFO Not Full. This bit is 0 if the Tx FIFO is full, 1 if not." start="1" size="1" />
      <BitField name="RNE" description="Receive FIFO Not Empty. This bit is 0 if the Receive FIFO is empty, 1 if not." start="2" size="1" />
      <BitField name="RFF" description="Receive FIFO Full. This bit is 1 if the Receive FIFO is full, 0 if not." start="3" size="1" />
      <BitField name="BSY" description="Busy. This bit is 0 if the SSPn controller is idle, or 1 if it is currently sending/receiving a frame and/or the Tx FIFO is not empty." start="4" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="CPSR" description="Clock Prescale Register" start="+0x010" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CPSDVSR" description="This even value between 2 and 254, by which PCLK is divided to yield the prescaler output clock. Bit 0 always reads as 0." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="IMSC" description="Interrupt Mask Set and Clear Register" start="+0x014" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RORIM" description="Software should set this bit to enable interrupt when a Receive Overrun occurs, that is, when the Rx FIFO is full and another frame is completely received. The ARM spec implies that the preceding frame data is overwritten by the new frame data when this occurs." start="0" size="1" />
      <BitField name="RTIM" description="Software should set this bit to enable interrupt when a Receive Time-out condition occurs. A Receive Time-out occurs when the Rx FIFO is not empty, and no has not been read for a time-out period. The time-out period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR X [SCR+1])." start="1" size="1" />
      <BitField name="RXIM" description="Software should set this bit to enable interrupt when the Rx FIFO is at least half full." start="2" size="1" />
      <BitField name="TXIM" description="Software should set this bit to enable interrupt when the Tx FIFO is at least half empty." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="RIS" description="Raw Interrupt Status Register" start="+0x018" access="ReadOnly" reset_value="0x00000008" reset_mask="0xFFFFFFFF">
      <BitField name="RORRIS" description="This bit is 1 if another frame was completely received while the RxFIFO was full. The ARM spec implies that the preceding frame data is overwritten by the new frame data when this occurs." start="0" size="1" />
      <BitField name="RTRIS" description="This bit is 1 if the Rx FIFO is not empty, and has not been read for a time-out period. The time-out period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR X [SCR+1])." start="1" size="1" />
      <BitField name="RXRIS" description="This bit is 1 if the Rx FIFO is at least half full." start="2" size="1" />
      <BitField name="TXRIS" description="This bit is 1 if the Tx FIFO is at least half empty." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="MIS" description="Masked Interrupt Status Register" start="+0x01C" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RORMIS" description="This bit is 1 if another frame was completely received while the RxFIFO was full, and this interrupt is enabled." start="0" size="1" />
      <BitField name="RTMIS" description="This bit is 1 if the Rx FIFO is not empty, has not been read for a time-out period, and this interrupt is enabled. The time-out period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR X [SCR+1])." start="1" size="1" />
      <BitField name="RXMIS" description="This bit is 1 if the Rx FIFO is at least half full, and this interrupt is enabled." start="2" size="1" />
      <BitField name="TXMIS" description="This bit is 1 if the Tx FIFO is at least half empty, and this interrupt is enabled." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="ICR" description="SSPICR Interrupt Clear Register" start="+0x020" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RORIC" description="Writing a 1 to this bit clears the   frame was received when RxFIFO was full interrupt." start="0" size="1" />
      <BitField name="RTIC" description="Writing a 1 to this bit clears the Rx FIFO was not empty and has not been read for a time-out period interrupt. The time-out period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR / [SCR+1])." start="1" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="2" size="30" />
    </Register>
    <Register name="DMACR" description="SSP0 DMA control register" start="+0x024" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RXDMAE" description="Receive DMA Enable. When this bit is set to one 1, DMA for the receive FIFO is enabled, otherwise receive DMA is disabled." start="0" size="1" />
      <BitField name="TXDMAE" description="Transmit DMA Enable. When this bit is set to one 1, DMA for the transmit FIFO is enabled, otherwise transmit DMA is disabled" start="1" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="2" size="30" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DAC" description=" Digital-to-Analog Converter (DAC) " start="0x4008C000">
    <Register name="CR" description="D/A Converter Register. This register contains the digital value to be converted to analog and a power control bit." start="+0x000" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="6" />
      <BitField name="VALUE" description="After the selected settling time after this field is written with a new VALUE, the voltage on the DAC_OUT pin (with respect to VSSA) is VALUE  x ((VREFP - V REFN)/1024) + VREFN." start="6" size="10" />
      <BitField name="BIAS" description="Settling time  The settling times noted in the description of the BIAS bit are valid for a capacitance load on the DAC_OUT pin not exceeding 100 pF. A load impedance value greater than that value will cause settling time longer than the specified time. One or more graphs of load impedance vs. settling time will be included in the final data sheet." start="16" size="1">
        <Enum name="FAST" description="The settling time of the DAC is 1 us max, and the maximum current is 700 uA. This allows a maximum update rate of 1 MHz." start="0" />
        <Enum name="SLOW" description="The settling time of the DAC is 2.5 us and the maximum current is 350 uA. This allows a maximum update rate of 400 kHz." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="17" size="15" />
    </Register>
    <Register name="CTRL" description="DAC Control register. This register controls DMA and timer operation." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INT_DMA_REQ" description="DMA interrupt request" start="0" size="1">
        <Enum name="CLEAR_ON_ANY_WRITE_T" description="Clear on any write to the DACR register." start="0" />
        <Enum name="SET_BY_HARDWARE_WHEN" description="Set by hardware when the timer times out." start="1" />
      </BitField>
      <BitField name="DBLBUF_ENA" description="Double buffering" start="1" size="1">
        <Enum name="DISABLE" description="Disable" start="0" />
        <Enum name="ENABLE_WHEN_THIS_BI" description="Enable. When this bit and the CNT_ENA bit are both set, the double-buffering feature in the DACR register will be enabled. Writes to the DACR register are written to a pre-buffer and then transferred to the DACR on the next time-out of the counter." start="1" />
      </BitField>
      <BitField name="CNT_ENA" description="Time-out counter operation" start="2" size="1">
        <Enum name="DISABLE" description="Disable" start="0" />
        <Enum name="ENABLE" description="Enable" start="1" />
      </BitField>
      <BitField name="DMA_ENA" description="DMA access" start="3" size="1">
        <Enum name="DISABLE" description="Disable" start="0" />
        <Enum name="ENABLE_DMA_BURST_RE" description="Enable. DMA Burst Request Input 7 is enabled for the DAC (see Table 672)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="28" />
    </Register>
    <Register name="CNTVAL" description="DAC Counter Value register. This register contains the reload value for the DAC DMA/Interrupt timer." start="+0x008" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VALUE" description="16-bit reload value for the DAC interrupt/DMA timer." start="0" size="16" />
      <BitField name="RESERVED" description="Reserved" start="16" size="16" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIMER2" description="Timer0/1/2/3  " start="0x40090000">
    <Register name="IR" description="Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending." start="+0x000" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MR0INT" description="Interrupt flag for match channel 0." start="0" size="1" />
      <BitField name="MR1INT" description="Interrupt flag for match channel 1." start="1" size="1" />
      <BitField name="MR2INT" description="Interrupt flag for match channel 2." start="2" size="1" />
      <BitField name="MR3INT" description="Interrupt flag for match channel 3." start="3" size="1" />
      <BitField name="CR0INT" description="Interrupt flag for capture channel 0 event." start="4" size="1" />
      <BitField name="CR1INT" description="Interrupt flag for capture channel 1 event." start="5" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="26" />
    </Register>
    <Register name="TCR" description="Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CEN" description="When one, the Timer Counter and Prescale Counter are enabled for counting. When zero, the counters are disabled." start="0" size="1" />
      <BitField name="CRST" description="When one, the Timer Counter and the Prescale Counter are synchronously reset on the next positive edge of PCLK. The counters remain reset until TCR[1] is returned to zero." start="1" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="2" size="30" />
    </Register>
    <Register name="TC" description="Timer Counter. The 32 bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR." start="+0x008" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TC" description="Timer counter value." start="0" size="32" />
    </Register>
    <Register name="PR" description="Prescale Register. When the Prescale Counter (PC) is equal to this value, the next clock increments the TC and clears the PC." start="+0x00C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PM" description="Prescale counter maximum value." start="0" size="32" />
    </Register>
    <Register name="PC" description="Prescale Counter. The 32 bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface." start="+0x010" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PC" description="Prescale counter value." start="0" size="32" />
    </Register>
    <Register name="MCR" description="Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs." start="+0x014" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MR0I" description="Interrupt on MR0" start="0" size="1">
        <Enum name="INTERRUPT_IS_GENERAT" description="Interrupt is generated when MR0 matches the value in the TC." start="1" />
        <Enum name="INTERRUPT_IS_DISABLE" description="Interrupt is disabled" start="0" />
      </BitField>
      <BitField name="MR0R" description="Reset on MR0" start="1" size="1">
        <Enum name="TC_WILL_BE_RESET_IF_" description="TC will be reset if MR0 matches it." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR0S" description="Stop on MR0" start="2" size="1">
        <Enum name="TC_AND_PC_WILL_BE_ST" description="TC and PC will be stopped and TCR[0] will be set to 0 if MR0 matches the TC." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR1I" description="Interrupt on MR1" start="3" size="1">
        <Enum name="INTERRUPT_IS_GENERAT" description="Interrupt is generated when MR1 matches the value in the TC." start="1" />
        <Enum name="INTERRUPT_IS_DISABLE" description="Interrupt is disabled." start="0" />
      </BitField>
      <BitField name="MR1R" description="Reset on MR1" start="4" size="1">
        <Enum name="TC_WILL_BE_RESET_IF_" description="TC will be reset if MR1 matches it." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR1S" description="Stop on MR1" start="5" size="1">
        <Enum name="TC_AND_PC_WILL_BE_ST" description="TC and PC will be stopped and TCR[0] will be set to 0 if MR1 matches the TC." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR2I" description="Interrupt on MR2" start="6" size="1">
        <Enum name="INTERRUPT_IS_GENERAT" description="Interrupt is generated when MR2 matches the value in the TC." start="1" />
        <Enum name="INTERRUPT_IS_DISABLE" description="Interrupt is disabled" start="0" />
      </BitField>
      <BitField name="MR2R" description="Reset on MR2" start="7" size="1">
        <Enum name="TC_WILL_BE_RESET_IF_" description="TC will be reset if MR2 matches it." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR2S" description="Stop on MR2." start="8" size="1">
        <Enum name="TC_AND_PC_WILL_BE_ST" description="TC and PC will be stopped and TCR[0] will be set to 0 if MR2 matches the TC" start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR3I" description="Interrupt on MR3" start="9" size="1">
        <Enum name="INTERRUPT_IS_GENERAT" description="Interrupt is generated when MR3 matches the value in the TC." start="1" />
        <Enum name="THIS_INTERRUPT_IS_DI" description="This interrupt is disabled" start="0" />
      </BitField>
      <BitField name="MR3R" description="Reset on MR3" start="10" size="1">
        <Enum name="TC_WILL_BE_RESET_IF_" description="TC will be reset if MR3 matches it." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR3S" description="Stop on MR3" start="11" size="1">
        <Enum name="TC_AND_PC_WILL_BE_ST" description="TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="12" size="20" />
    </Register>
    <Register name="MR[0]" description="Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC." start="+0x018+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR[1]" description="Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC." start="+0x018+4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR[2]" description="Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC." start="+0x018+8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR[3]" description="Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC." start="+0x018+12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="CCR" description="Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place." start="+0x028" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CAP0RE" description="Capture on CAPn.0 rising edge" start="0" size="1">
        <Enum name="ENABLE" description="A sequence of 0 then 1 on CAPn.0 will cause CR0 to be loaded with the contents of TC." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="CAP0FE" description="Capture on CAPn.0 falling edge" start="1" size="1">
        <Enum name="ENABLE" description="A sequence of 1 then 0 on CAPn.0 will cause CR0 to be loaded with the contents of TC." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="CAP0I" description="Interrupt on CAPn.0 event" start="2" size="1">
        <Enum name="ENABLE" description="A CR0 load due to a CAPn.0 event will generate an interrupt." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="CAP1RE" description="Capture on CAPn.1 rising edge" start="3" size="1">
        <Enum name="ENABLE" description="A sequence of 0 then 1 on CAPn.1 will cause CR1 to be loaded with the contents of TC." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="CAP1FE" description="Capture on CAPn.1 falling edge" start="4" size="1">
        <Enum name="ENABLE" description="A sequence of 1 then 0 on CAPn.1 will cause CR1 to be loaded with the contents of TC." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="CAP1I" description="Interrupt on CAPn.1 event" start="5" size="1">
        <Enum name="ENABLE" description="A CR1 load due to a CAPn.1 event will generate an interrupt." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="26" />
    </Register>
    <Register name="CR[0]" description="Capture Register 0. CR0 is loaded with the value of TC when there is an event on the CAPn.0 input." start="+0x02C+0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CAP" description="Timer counter capture value." start="0" size="32" />
    </Register>
    <Register name="CR[1]" description="Capture Register 0. CR0 is loaded with the value of TC when there is an event on the CAPn.0 input." start="+0x02C+4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CAP" description="Timer counter capture value." start="0" size="32" />
    </Register>
    <Register name="EMR" description="External Match Register. The EMR controls the external match pins." start="+0x03C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EM0" description="External Match 0. When a match occurs between the TC and MR0, this bit can either toggle, go low, go high, or do nothing, depending on bits 5:4 of this register. This bit can be driven onto a MATn.0 pin, in a positive-logic manner (0 = low, 1 = high)." start="0" size="1" />
      <BitField name="EM1" description="External Match 1. When a match occurs between the TC and MR1, this bit can either toggle, go low, go high, or do nothing, depending on bits 7:6 of this register. This bit can be driven onto a MATn.1 pin, in a positive-logic manner (0 = low, 1 = high)." start="1" size="1" />
      <BitField name="EM2" description="External Match 2. When a match occurs between the TC and MR2, this bit can either toggle, go low, go high, or do nothing, depending on bits 9:8 of this register. This bit can be driven onto a MATn.0 pin, in a positive-logic manner (0 = low, 1 = high)." start="2" size="1" />
      <BitField name="EM3" description="External Match 3. When a match occurs between the TC and MR3, this bit can either toggle, go low, go high, or do nothing, depending on bits 11:10 of this register. This bit can be driven onto a MATn.0 pin, in a positive-logic manner (0 = low, 1 = high)." start="3" size="1" />
      <BitField name="EMC0" description="External Match Control 0. Determines the functionality of External Match 0." start="4" size="2">
        <Enum name="DO_NOTHING_" description="Do Nothing." start="0x0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding External Match bit/output to 0 (MATn.m pin is LOW if pinned out)." start="0x1" />
        <Enum name="SET_THE_CORRESPONDIN" description="Set the corresponding External Match bit/output to 1 (MATn.m pin is HIGH if pinned out)." start="0x2" />
        <Enum name="TOGGLE_THE_CORRESPON" description="Toggle the corresponding External Match bit/output." start="0x3" />
      </BitField>
      <BitField name="EMC1" description="External Match Control 1. Determines the functionality of External Match 1." start="6" size="2">
        <Enum name="DO_NOTHING_" description="Do Nothing." start="0x0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding External Match bit/output to 0 (MATn.m pin is LOW if pinned out)." start="0x1" />
        <Enum name="SET_THE_CORRESPONDIN" description="Set the corresponding External Match bit/output to 1 (MATn.m pin is HIGH if pinned out)." start="0x2" />
        <Enum name="TOGGLE_THE_CORRESPON" description="Toggle the corresponding External Match bit/output." start="0x3" />
      </BitField>
      <BitField name="EMC2" description="External Match Control 2. Determines the functionality of External Match 2." start="8" size="2">
        <Enum name="DO_NOTHING_" description="Do Nothing." start="0x0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding External Match bit/output to 0 (MATn.m pin is LOW if pinned out)." start="0x1" />
        <Enum name="SET_THE_CORRESPONDIN" description="Set the corresponding External Match bit/output to 1 (MATn.m pin is HIGH if pinned out)." start="0x2" />
        <Enum name="TOGGLE_THE_CORRESPON" description="Toggle the corresponding External Match bit/output." start="0x3" />
      </BitField>
      <BitField name="EMC3" description="External Match Control 3. Determines the functionality of External Match 3." start="10" size="2">
        <Enum name="DO_NOTHING_" description="Do Nothing." start="0x0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding External Match bit/output to 0 (MATn.m pin is LOW if pinned out)." start="0x1" />
        <Enum name="SET_THE_CORRESPONDIN" description="Set the corresponding External Match bit/output to 1 (MATn.m pin is HIGH if pinned out)." start="0x2" />
        <Enum name="TOGGLE_THE_CORRESPON" description="Toggle the corresponding External Match bit/output." start="0x3" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="12" size="20" />
    </Register>
    <Register name="CTCR" description="Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting." start="+0x070" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CTMODE" description="Counter/Timer Mode This field selects which rising PCLK edges can increment Timer's Prescale Counter (PC), or clear PC and increment Timer Counter (TC). Timer Mode: the TC is incremented when the Prescale Counter matches the Prescale Register." start="0" size="2">
        <Enum name="TIMER_MODE_EVERY_RI" description="Timer Mode: every rising PCLK edge" start="0x0" />
        <Enum name="RISING" description="Counter Mode: TC is incremented on rising edges on the CAP input selected by bits 3:2." start="0x1" />
        <Enum name="FALLING" description="Counter Mode: TC is incremented on falling edges on the CAP input selected by bits 3:2." start="0x2" />
        <Enum name="DUALEDGE" description="Counter Mode: TC is incremented on both edges on the CAP input selected by bits 3:2." start="0x3" />
      </BitField>
      <BitField name="CINSEL" description="Count Input Select When bits 1:0 in this register are not 00, these bits select which CAP pin is sampled for clocking. Note: If Counter mode is selected for a particular CAPn input in the TnCTCR, the 3 bits for that input in the Capture Control Register (TnCCR) must be programmed as 000. However, capture and/or interrupt can be selected for the other 3 CAPn inputs in the same timer." start="2" size="2">
        <Enum name="CAPN_0_FOR_TIMERN" description="CAPn.0 for TIMERn" start="0x0" />
        <Enum name="CAPN_1_FOR_TIMERN" description="CAPn.1 for TIMERn" start="0x1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="28" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIMER3" description="Timer0/1/2/3  " start="0x40094000">
    <Register name="IR" description="Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending." start="+0x000" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MR0INT" description="Interrupt flag for match channel 0." start="0" size="1" />
      <BitField name="MR1INT" description="Interrupt flag for match channel 1." start="1" size="1" />
      <BitField name="MR2INT" description="Interrupt flag for match channel 2." start="2" size="1" />
      <BitField name="MR3INT" description="Interrupt flag for match channel 3." start="3" size="1" />
      <BitField name="CR0INT" description="Interrupt flag for capture channel 0 event." start="4" size="1" />
      <BitField name="CR1INT" description="Interrupt flag for capture channel 1 event." start="5" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="26" />
    </Register>
    <Register name="TCR" description="Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CEN" description="When one, the Timer Counter and Prescale Counter are enabled for counting. When zero, the counters are disabled." start="0" size="1" />
      <BitField name="CRST" description="When one, the Timer Counter and the Prescale Counter are synchronously reset on the next positive edge of PCLK. The counters remain reset until TCR[1] is returned to zero." start="1" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="2" size="30" />
    </Register>
    <Register name="TC" description="Timer Counter. The 32 bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR." start="+0x008" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TC" description="Timer counter value." start="0" size="32" />
    </Register>
    <Register name="PR" description="Prescale Register. When the Prescale Counter (PC) is equal to this value, the next clock increments the TC and clears the PC." start="+0x00C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PM" description="Prescale counter maximum value." start="0" size="32" />
    </Register>
    <Register name="PC" description="Prescale Counter. The 32 bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface." start="+0x010" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PC" description="Prescale counter value." start="0" size="32" />
    </Register>
    <Register name="MCR" description="Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs." start="+0x014" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MR0I" description="Interrupt on MR0" start="0" size="1">
        <Enum name="INTERRUPT_IS_GENERAT" description="Interrupt is generated when MR0 matches the value in the TC." start="1" />
        <Enum name="INTERRUPT_IS_DISABLE" description="Interrupt is disabled" start="0" />
      </BitField>
      <BitField name="MR0R" description="Reset on MR0" start="1" size="1">
        <Enum name="TC_WILL_BE_RESET_IF_" description="TC will be reset if MR0 matches it." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR0S" description="Stop on MR0" start="2" size="1">
        <Enum name="TC_AND_PC_WILL_BE_ST" description="TC and PC will be stopped and TCR[0] will be set to 0 if MR0 matches the TC." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR1I" description="Interrupt on MR1" start="3" size="1">
        <Enum name="INTERRUPT_IS_GENERAT" description="Interrupt is generated when MR1 matches the value in the TC." start="1" />
        <Enum name="INTERRUPT_IS_DISABLE" description="Interrupt is disabled." start="0" />
      </BitField>
      <BitField name="MR1R" description="Reset on MR1" start="4" size="1">
        <Enum name="TC_WILL_BE_RESET_IF_" description="TC will be reset if MR1 matches it." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR1S" description="Stop on MR1" start="5" size="1">
        <Enum name="TC_AND_PC_WILL_BE_ST" description="TC and PC will be stopped and TCR[0] will be set to 0 if MR1 matches the TC." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR2I" description="Interrupt on MR2" start="6" size="1">
        <Enum name="INTERRUPT_IS_GENERAT" description="Interrupt is generated when MR2 matches the value in the TC." start="1" />
        <Enum name="INTERRUPT_IS_DISABLE" description="Interrupt is disabled" start="0" />
      </BitField>
      <BitField name="MR2R" description="Reset on MR2" start="7" size="1">
        <Enum name="TC_WILL_BE_RESET_IF_" description="TC will be reset if MR2 matches it." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR2S" description="Stop on MR2." start="8" size="1">
        <Enum name="TC_AND_PC_WILL_BE_ST" description="TC and PC will be stopped and TCR[0] will be set to 0 if MR2 matches the TC" start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR3I" description="Interrupt on MR3" start="9" size="1">
        <Enum name="INTERRUPT_IS_GENERAT" description="Interrupt is generated when MR3 matches the value in the TC." start="1" />
        <Enum name="THIS_INTERRUPT_IS_DI" description="This interrupt is disabled" start="0" />
      </BitField>
      <BitField name="MR3R" description="Reset on MR3" start="10" size="1">
        <Enum name="TC_WILL_BE_RESET_IF_" description="TC will be reset if MR3 matches it." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="MR3S" description="Stop on MR3" start="11" size="1">
        <Enum name="TC_AND_PC_WILL_BE_ST" description="TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC." start="1" />
        <Enum name="FEATURE_DISABLED_" description="Feature disabled." start="0" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="12" size="20" />
    </Register>
    <Register name="MR[0]" description="Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC." start="+0x018+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR[1]" description="Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC." start="+0x018+4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR[2]" description="Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC." start="+0x018+8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="MR[3]" description="Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC." start="+0x018+12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MATCH" description="Timer counter match value." start="0" size="32" />
    </Register>
    <Register name="CCR" description="Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place." start="+0x028" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CAP0RE" description="Capture on CAPn.0 rising edge" start="0" size="1">
        <Enum name="ENABLE" description="A sequence of 0 then 1 on CAPn.0 will cause CR0 to be loaded with the contents of TC." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="CAP0FE" description="Capture on CAPn.0 falling edge" start="1" size="1">
        <Enum name="ENABLE" description="A sequence of 1 then 0 on CAPn.0 will cause CR0 to be loaded with the contents of TC." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="CAP0I" description="Interrupt on CAPn.0 event" start="2" size="1">
        <Enum name="ENABLE" description="A CR0 load due to a CAPn.0 event will generate an interrupt." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="CAP1RE" description="Capture on CAPn.1 rising edge" start="3" size="1">
        <Enum name="ENABLE" description="A sequence of 0 then 1 on CAPn.1 will cause CR1 to be loaded with the contents of TC." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="CAP1FE" description="Capture on CAPn.1 falling edge" start="4" size="1">
        <Enum name="ENABLE" description="A sequence of 1 then 0 on CAPn.1 will cause CR1 to be loaded with the contents of TC." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="CAP1I" description="Interrupt on CAPn.1 event" start="5" size="1">
        <Enum name="ENABLE" description="A CR1 load due to a CAPn.1 event will generate an interrupt." start="1" />
        <Enum name="DISABLE" description="This feature is disabled." start="0" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="26" />
    </Register>
    <Register name="CR[0]" description="Capture Register 0. CR0 is loaded with the value of TC when there is an event on the CAPn.0 input." start="+0x02C+0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CAP" description="Timer counter capture value." start="0" size="32" />
    </Register>
    <Register name="CR[1]" description="Capture Register 0. CR0 is loaded with the value of TC when there is an event on the CAPn.0 input." start="+0x02C+4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CAP" description="Timer counter capture value." start="0" size="32" />
    </Register>
    <Register name="EMR" description="External Match Register. The EMR controls the external match pins." start="+0x03C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EM0" description="External Match 0. When a match occurs between the TC and MR0, this bit can either toggle, go low, go high, or do nothing, depending on bits 5:4 of this register. This bit can be driven onto a MATn.0 pin, in a positive-logic manner (0 = low, 1 = high)." start="0" size="1" />
      <BitField name="EM1" description="External Match 1. When a match occurs between the TC and MR1, this bit can either toggle, go low, go high, or do nothing, depending on bits 7:6 of this register. This bit can be driven onto a MATn.1 pin, in a positive-logic manner (0 = low, 1 = high)." start="1" size="1" />
      <BitField name="EM2" description="External Match 2. When a match occurs between the TC and MR2, this bit can either toggle, go low, go high, or do nothing, depending on bits 9:8 of this register. This bit can be driven onto a MATn.0 pin, in a positive-logic manner (0 = low, 1 = high)." start="2" size="1" />
      <BitField name="EM3" description="External Match 3. When a match occurs between the TC and MR3, this bit can either toggle, go low, go high, or do nothing, depending on bits 11:10 of this register. This bit can be driven onto a MATn.0 pin, in a positive-logic manner (0 = low, 1 = high)." start="3" size="1" />
      <BitField name="EMC0" description="External Match Control 0. Determines the functionality of External Match 0." start="4" size="2">
        <Enum name="DO_NOTHING_" description="Do Nothing." start="0x0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding External Match bit/output to 0 (MATn.m pin is LOW if pinned out)." start="0x1" />
        <Enum name="SET_THE_CORRESPONDIN" description="Set the corresponding External Match bit/output to 1 (MATn.m pin is HIGH if pinned out)." start="0x2" />
        <Enum name="TOGGLE_THE_CORRESPON" description="Toggle the corresponding External Match bit/output." start="0x3" />
      </BitField>
      <BitField name="EMC1" description="External Match Control 1. Determines the functionality of External Match 1." start="6" size="2">
        <Enum name="DO_NOTHING_" description="Do Nothing." start="0x0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding External Match bit/output to 0 (MATn.m pin is LOW if pinned out)." start="0x1" />
        <Enum name="SET_THE_CORRESPONDIN" description="Set the corresponding External Match bit/output to 1 (MATn.m pin is HIGH if pinned out)." start="0x2" />
        <Enum name="TOGGLE_THE_CORRESPON" description="Toggle the corresponding External Match bit/output." start="0x3" />
      </BitField>
      <BitField name="EMC2" description="External Match Control 2. Determines the functionality of External Match 2." start="8" size="2">
        <Enum name="DO_NOTHING_" description="Do Nothing." start="0x0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding External Match bit/output to 0 (MATn.m pin is LOW if pinned out)." start="0x1" />
        <Enum name="SET_THE_CORRESPONDIN" description="Set the corresponding External Match bit/output to 1 (MATn.m pin is HIGH if pinned out)." start="0x2" />
        <Enum name="TOGGLE_THE_CORRESPON" description="Toggle the corresponding External Match bit/output." start="0x3" />
      </BitField>
      <BitField name="EMC3" description="External Match Control 3. Determines the functionality of External Match 3." start="10" size="2">
        <Enum name="DO_NOTHING_" description="Do Nothing." start="0x0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding External Match bit/output to 0 (MATn.m pin is LOW if pinned out)." start="0x1" />
        <Enum name="SET_THE_CORRESPONDIN" description="Set the corresponding External Match bit/output to 1 (MATn.m pin is HIGH if pinned out)." start="0x2" />
        <Enum name="TOGGLE_THE_CORRESPON" description="Toggle the corresponding External Match bit/output." start="0x3" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="12" size="20" />
    </Register>
    <Register name="CTCR" description="Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting." start="+0x070" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CTMODE" description="Counter/Timer Mode This field selects which rising PCLK edges can increment Timer's Prescale Counter (PC), or clear PC and increment Timer Counter (TC). Timer Mode: the TC is incremented when the Prescale Counter matches the Prescale Register." start="0" size="2">
        <Enum name="TIMER_MODE_EVERY_RI" description="Timer Mode: every rising PCLK edge" start="0x0" />
        <Enum name="RISING" description="Counter Mode: TC is incremented on rising edges on the CAP input selected by bits 3:2." start="0x1" />
        <Enum name="FALLING" description="Counter Mode: TC is incremented on falling edges on the CAP input selected by bits 3:2." start="0x2" />
        <Enum name="DUALEDGE" description="Counter Mode: TC is incremented on both edges on the CAP input selected by bits 3:2." start="0x3" />
      </BitField>
      <BitField name="CINSEL" description="Count Input Select When bits 1:0 in this register are not 00, these bits select which CAP pin is sampled for clocking. Note: If Counter mode is selected for a particular CAPn input in the TnCTCR, the 3 bits for that input in the Capture Control Register (TnCCR) must be programmed as 000. However, capture and/or interrupt can be selected for the other 3 CAPn inputs in the same timer." start="2" size="2">
        <Enum name="CAPN_0_FOR_TIMERN" description="CAPn.0 for TIMERn" start="0x0" />
        <Enum name="CAPN_1_FOR_TIMERN" description="CAPn.1 for TIMERn" start="0x1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="28" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART2" description="UART0/2/3  " start="0x40098000">
    <Register name="RBR" description="Receiver Buffer Register. Contains the next received character to be read (DLAB =0)." start="+0x000" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RBR" description="The UARTn Receiver Buffer Register contains the oldest received byte in the UARTn Rx FIFO." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved, the value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="THR" description="Transmit Holding Regiter. The next character to be transmitted is written here (DLAB =0)." start="+0x000" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="THR" description="Writing to the UARTn Transmit Holding Register causes the data to be stored in the UARTn transmit FIFO. The byte will be sent when it reaches the bottom of the FIFO and the transmitter is available." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="DLL" description="Divisor Latch LSB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (DLAB =1)." start="+0x000" access="Read/Write" reset_value="0x01" reset_mask="0xFFFFFFFF">
      <BitField name="DLLSB" description="The UARTn Divisor Latch LSB Register, along with the UnDLM register, determines the baud rate of the UARTn." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="DLM" description="Divisor Latch MSB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (DLAB =1)." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLMSB" description="The UARTn Divisor Latch MSB Register, along with the U0DLL register, determines the baud rate of the UARTn." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="IER" description="Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential UART interrupts (DLAB =0)." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RBRIE" description="RBR Interrupt Enable. Enables the Receive Data Available interrupt for UARTn. It also controls the Character Receive Time-out interrupt." start="0" size="1">
        <Enum name="DISABLE_THE_RDA_INTE" description="Disable the RDA interrupts." start="0" />
        <Enum name="ENABLE_THE_RDA_INTER" description="Enable the RDA interrupts." start="1" />
      </BitField>
      <BitField name="THREIE" description="THRE Interrupt Enable. Enables the THRE interrupt for UARTn. The status of this can be read from UnLSR[5]." start="1" size="1">
        <Enum name="DISABLE_THE_THRE_INT" description="Disable the THRE interrupts." start="0" />
        <Enum name="ENABLE_THE_THRE_INTE" description="Enable the THRE interrupts." start="1" />
      </BitField>
      <BitField name="RXIE" description="RX Line Status Interrupt Enable. Enables the UARTn RX line status interrupts. The status of this interrupt can be read from UnLSR[4:1]." start="2" size="1">
        <Enum name="DISABLE_THE_RX_LINE_" description="Disable the RX line status interrupts." start="0" />
        <Enum name="ENABLE_THE_RX_LINE_S" description="Enable the RX line status interrupts." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="3" size="5" />
      <BitField name="ABEOINTEN" description="Enables the end of auto-baud interrupt." start="8" size="1">
        <Enum name="DISABLE_END_OF_AUTO_" description="Disable end of auto-baud Interrupt." start="0" />
        <Enum name="ENABLE_END_OF_AUTO_B" description="Enable end of auto-baud Interrupt." start="1" />
      </BitField>
      <BitField name="ABTOINTEN" description="Enables the auto-baud time-out interrupt." start="9" size="1">
        <Enum name="DISABLE_AUTO_BAUD_TI" description="Disable auto-baud time-out Interrupt." start="0" />
        <Enum name="ENABLE_AUTO_BAUD_TIM" description="Enable auto-baud time-out Interrupt." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="22" />
    </Register>
    <Register name="IIR" description="Interrupt ID Register. Identifies which interrupt(s) are pending." start="+0x008" access="ReadOnly" reset_value="0x01" reset_mask="0xFFFFFFFF">
      <BitField name="INTSTATUS" description="Interrupt status. Note that UnIIR[0] is active low. The pending interrupt can be determined by evaluating UnIIR[3:1]." start="0" size="1">
        <Enum name="AT_LEAST_ONE_INTERRU" description="At least one interrupt is pending." start="0" />
        <Enum name="NO_INTERRUPT_IS_PEND" description="No interrupt is pending." start="1" />
      </BitField>
      <BitField name="INTID" description="Interrupt identification. UnIER[3:1] identifies an interrupt corresponding to the UARTn Rx or TX FIFO. All other combinations of UnIER[3:1] not listed below are reserved (000,100,101,111)." start="1" size="3">
        <Enum name="1_RECEIVE_LINE_S" description="1   - Receive Line Status (RLS)." start="0x3" />
        <Enum name="2A__RECEIVE_DATA_AV" description="2a - Receive Data Available (RDA)." start="0x2" />
        <Enum name="2B__CHARACTER_TIME_" description="2b - Character Time-out Indicator (CTI)." start="0x6" />
        <Enum name="3_THRE_INTERRUPT" description="3   - THRE Interrupt" start="0x1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="2" />
      <BitField name="FIFOENABLE" description="Copies of UnFCR[0]." start="6" size="2" />
      <BitField name="ABEOINT" description="End of auto-baud interrupt. True if auto-baud has finished successfully and interrupt is enabled." start="8" size="1" />
      <BitField name="ABTOINT" description="Auto-baud time-out interrupt. True if auto-baud has timed out and interrupt is enabled." start="9" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="22" />
    </Register>
    <Register name="FCR" description="FIFO Control Register. Controls UART FIFO usage and modes." start="+0x008" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FIFOEN" description="FIFO Enable." start="0" size="1">
        <Enum name="UARTN_FIFOS_ARE_DISA" description="UARTn FIFOs are disabled. Must not be used in the application." start="0" />
        <Enum name="ACTIVE_HIGH_ENABLE_F" description="Active high enable for both UARTn Rx and TX FIFOs and UnFCR[7:1] access. This bit must be set for proper UART operation. Any transition on this bit will automatically clear the related UART FIFOs." start="1" />
      </BitField>
      <BitField name="RXFIFORES" description="RX FIFO Reset." start="1" size="1">
        <Enum name="NO_IMPACT_ON_EITHER_" description="No impact on either of UARTn FIFOs." start="0" />
        <Enum name="WRITING_A_LOGIC_1_TO" description="Writing a logic 1 to UnFCR[1] will clear all bytes in UARTn Rx FIFO, reset the pointer logic. This bit is self-clearing." start="1" />
      </BitField>
      <BitField name="TXFIFORES" description="TX FIFO Reset." start="2" size="1">
        <Enum name="NO_IMPACT_ON_EITHER_" description="No impact on either of UARTn FIFOs." start="0" />
        <Enum name="WRITING_A_LOGIC_1_TO" description="Writing a logic 1 to UnFCR[2] will clear all bytes in UARTn TX FIFO, reset the pointer logic. This bit is self-clearing." start="1" />
      </BitField>
      <BitField name="DMAMODE" description="DMA Mode Select. When the FIFO enable (bit 0 of this register) is set, this bit selects the DMA mode. See Section 18.6.6.1." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="2" />
      <BitField name="RXTRIGLVL" description="RX Trigger Level. These two bits determine how many receiver UARTn FIFO characters must be written before an interrupt or DMA request is activated." start="6" size="2">
        <Enum name="TRIGGER_LEVEL_0_1_C" description="Trigger level 0 (1 character or 0x01)." start="0x0" />
        <Enum name="TRIGGER_LEVEL_1_4_C" description="Trigger level 1 (4 characters or 0x04)." start="0x1" />
        <Enum name="TRIGGER_LEVEL_2_8_C" description="Trigger level 2 (8 characters or 0x08)." start="0x2" />
        <Enum name="TRIGGER_LEVEL_3_14_" description="Trigger level 3 (14 characters or 0x0E)." start="0x3" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="LCR" description="Line Control Register. Contains controls for frame formatting and break generation." start="+0x00C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="WLS" description="Word Length Select." start="0" size="2">
        <Enum name="5_BIT_CHARACTER_LENG" description="5-bit character length" start="0x0" />
        <Enum name="6_BIT_CHARACTER_LENG" description="6-bit character length" start="0x1" />
        <Enum name="7_BIT_CHARACTER_LENG" description="7-bit character length" start="0x2" />
        <Enum name="8_BIT_CHARACTER_LENG" description="8-bit character length" start="0x3" />
      </BitField>
      <BitField name="SBS" description="Stop Bit Select" start="2" size="1">
        <Enum name="1_STOP_BIT_" description="1 stop bit." start="0" />
        <Enum name="2_STOP_BITS_1_5_IF_" description="2 stop bits (1.5 if UnLCR[1:0]=00)." start="1" />
      </BitField>
      <BitField name="PE" description="Parity Enable." start="3" size="1">
        <Enum name="DISABLE_PARITY_GENER" description="Disable parity generation and checking." start="0" />
        <Enum name="ENABLE_PARITY_GENERA" description="Enable parity generation and checking." start="1" />
      </BitField>
      <BitField name="PS" description="Parity Select" start="4" size="2">
        <Enum name="ODD_PARITY_NUMBER_O" description="Odd parity. Number of 1s in the transmitted character and the attached parity bit will be odd." start="0x0" />
        <Enum name="EVEN_PARITY_NUMBER_" description="Even Parity. Number of 1s in the transmitted character and the attached parity bit will be even." start="0x1" />
        <Enum name="FORCED_1_STICK_PARIT" description="Forced 1 stick parity." start="0x2" />
        <Enum name="FORCED_0_STICK_PARIT" description="Forced 0 stick parity." start="0x3" />
      </BitField>
      <BitField name="BC" description="Break Control" start="6" size="1">
        <Enum name="DISABLE_BREAK_TRANSM" description="Disable break transmission." start="0" />
        <Enum name="ENABLE_BREAK_TRANSMI" description="Enable break transmission. Output pin UARTn TXD is forced to logic 0 when UnLCR[6] is active high." start="1" />
      </BitField>
      <BitField name="DLAB" description="Divisor Latch Access Bit" start="7" size="1">
        <Enum name="DISABLE_ACCESS_TO_DI" description="Disable access to Divisor Latches." start="0" />
        <Enum name="ENABLE_ACCESS_TO_DIV" description="Enable access to Divisor Latches." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="LSR" description="Line Status Register. Contains flags for transmit and receive status, including line errors." start="+0x014" access="ReadOnly" reset_value="0x60" reset_mask="0xFFFFFFFF">
      <BitField name="RDR" description="Receiver Data Ready. UnLSR[0] is set when the UnRBR holds an unread character and is cleared when the UARTn RBR FIFO is empty." start="0" size="1">
        <Enum name="EMPTY" description="The UARTn receiver FIFO is empty." start="0" />
        <Enum name="NOTEMPTY" description="The UARTn receiver FIFO is not empty." start="1" />
      </BitField>
      <BitField name="OE" description="Overrun Error. The overrun error condition is set as soon as it occurs. An UnLSR read clears UnLSR[1]. UnLSR[1] is set when UARTn RSR has a new character assembled and the UARTn RBR FIFO is full. In this case, the UARTn RBR FIFO will not be overwritten and the character in the UARTn RSR will be lost." start="1" size="1">
        <Enum name="INACTIVE" description="Overrun error status is inactive." start="0" />
        <Enum name="ACTIVE" description="Overrun error status is active." start="1" />
      </BitField>
      <BitField name="PE" description="Parity Error. When the parity bit of a received character is in the wrong state, a parity error occurs. An UnLSR read clears UnLSR[2]. Time of parity error detection is dependent on UnFCR[0]. Note: A parity error is associated with the character at the top of the UARTn RBR FIFO." start="2" size="1">
        <Enum name="INACTIVE" description="Parity error status is inactive." start="0" />
        <Enum name="ACTIVE" description="Parity error status is active." start="1" />
      </BitField>
      <BitField name="FE" description="Framing Error. When the stop bit of a received character is a logic 0, a framing error occurs. An UnLSR read clears UnLSR[3]. The time of the framing error detection is dependent on UnFCR[0]. Upon detection of a framing error, the Rx will attempt to resynchronize to the data and assume that the bad stop bit is actually an early start bit. However, it cannot be assumed that the next received byte will be correct even if there is no Framing Error. Note: A framing error is associated with the character at the top of the UARTn RBR FIFO." start="3" size="1">
        <Enum name="INACTIVE" description="Framing error status is inactive." start="0" />
        <Enum name="ACTIVE" description="Framing error status is active." start="1" />
      </BitField>
      <BitField name="BI" description="Break Interrupt. When RXDn is held in the spacing state (all zeroes) for one full character transmission (start, data, parity, stop), a break interrupt occurs. Once the break condition has been detected, the receiver goes idle until RXDn goes to marking state (all ones). An UnLSR read clears this status bit. The time of break detection is dependent on UnFCR[0]. Note: The break interrupt is associated with the character at the top of the UARTn RBR FIFO." start="4" size="1">
        <Enum name="INACTIVE" description="Break interrupt status is inactive." start="0" />
        <Enum name="ACTIVE" description="Break interrupt status is active." start="1" />
      </BitField>
      <BitField name="THRE" description="Transmitter Holding Register Empty.  THRE is set immediately upon detection of an empty UARTn THR and is cleared on a UnTHR write." start="5" size="1">
        <Enum name="VALIDDATA" description="UnTHR contains valid data." start="0" />
        <Enum name="EMPTY" description="UnTHR is empty." start="1" />
      </BitField>
      <BitField name="TEMT" description="Transmitter Empty. TEMT is set when both UnTHR and UnTSR are empty; TEMT is cleared when either the UnTSR or the UnTHR contain valid data." start="6" size="1">
        <Enum name="VALIDDATA" description="UnTHR and/or the UnTSR contains valid data." start="0" />
        <Enum name="EMPTY" description="UnTHR and the UnTSR are empty." start="1" />
      </BitField>
      <BitField name="RXFE" description="Error in RX FIFO . UnLSR[7] is set when a character with a Rx error such as framing error, parity error or break interrupt, is loaded into the UnRBR. This bit is cleared when the UnLSR register is read and there are no subsequent errors in the UARTn FIFO." start="7" size="1">
        <Enum name="NOERROR" description="UnRBR contains no UARTn RX errors or UnFCR[0]=0." start="0" />
        <Enum name="ERRORS" description="UARTn RBR contains at least one UARTn RX error." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="SCR" description="Scratch Pad Register. 8-bit temporary storage for software." start="+0x01C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PAD" description="A readable, writable byte." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="ACR" description="Auto-baud Control Register. Contains controls for the auto-baud feature." start="+0x020" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="START" description="Start bit. This bit is automatically cleared after auto-baud completion." start="0" size="1">
        <Enum name="AUTO_BAUD_STOP_AUTO" description="Auto-baud stop (auto-baud is not running)." start="0" />
        <Enum name="AUTO_BAUD_START_AUT" description="Auto-baud start (auto-baud is running). Auto-baud run bit. This bit is automatically cleared after auto-baud completion." start="1" />
      </BitField>
      <BitField name="MODE" description="Auto-baud mode select bit." start="1" size="1">
        <Enum name="MODE_0_" description="Mode 0." start="0" />
        <Enum name="MODE_1_" description="Mode 1." start="1" />
      </BitField>
      <BitField name="AUTORESTART" description="Restart bit." start="2" size="1">
        <Enum name="NO_RESTART_" description="No restart." start="0" />
        <Enum name="RESTART_IN_CASE_OF_T" description="Restart in case of time-out (counter restarts at next UARTn Rx falling edge)" start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="3" size="5" />
      <BitField name="ABEOINTCLR" description="End of auto-baud interrupt clear bit (write-only accessible). Writing a 1 will clear the corresponding interrupt in the UnIIR. Writing a 0 has no impact." start="8" size="1">
        <Enum name="NO_IMPACT_" description="No impact." start="0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding interrupt in the IIR." start="1" />
      </BitField>
      <BitField name="ABTOINTCLR" description="Auto-baud time-out interrupt clear bit (write-only accessible). Writing a 1 will clear the corresponding interrupt in the UnIIR. Writing a 0 has no impact." start="9" size="1">
        <Enum name="NO_IMPACT_" description="No impact." start="0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding interrupt in the IIR." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="22" />
    </Register>
    <Register name="FDR" description="Fractional Divider Register. Generates a clock input for the baud rate divider." start="+0x028" access="Read/Write" reset_value="0x10" reset_mask="0xFFFFFFFF">
      <BitField name="DIVADDVAL" description="Baud-rate generation pre-scaler divisor value. If this field is 0, fractional baud-rate generator will not impact the UARTn baudrate." start="0" size="4" />
      <BitField name="MULVAL" description="Baud-rate pre-scaler multiplier value. This field must be greater or equal 1 for UARTn to operate properly, regardless of whether the fractional baud-rate generator is used or not." start="4" size="4" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="TER" description="Transmit Enable Register. Turns off UART transmitter for use with software flow control." start="+0x030" access="Read/Write" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="7" />
      <BitField name="TXEN" description="When this bit is 1, as it is after a Reset, data written to the THR is output on the TXD pin as soon as any preceding data has been sent. If this bit is cleared to 0 while a character is being sent, the transmission of that character is completed, but no further characters are sent until this bit is set again. In other words, a 0 in this bit blocks the transfer of characters from the THR or TX FIFO into the transmit shift register. Software implementing software-handshaking can clear this bit when it receives an XOFF character (DC3). Software can set this bit again when it receives an XON (DC1) character." start="7" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="RS485CTRL" description="RS-485/EIA-485 Control. Contains controls to configure various aspects of RS-485/EIA-485 modes." start="+0x04C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="NMMEN" description="NMM enable." start="0" size="1">
        <Enum name="DISABLED" description="RS-485/EIA-485 Normal Multidrop Mode (NMM) is disabled." start="0" />
        <Enum name="ENABLED" description="RS-485/EIA-485 Normal Multidrop Mode (NMM) is enabled. In this mode, an address is detected when a received byte has the parity bit = 1, generating a received data interrupt. See Section 18.6.16 RS-485/EIA-485 modes of operation." start="1" />
      </BitField>
      <BitField name="RXDIS" description="Receiver enable." start="1" size="1">
        <Enum name="ENABLED" description="The receiver is enabled." start="0" />
        <Enum name="DISABLED" description="The receiver is disabled." start="1" />
      </BitField>
      <BitField name="AADEN" description="AAD enable." start="2" size="1">
        <Enum name="DISABLED" description="Auto Address Detect (AAD) is disabled." start="0" />
        <Enum name="ENABLED" description="Auto Address Detect (AAD) is enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="3" size="1" />
      <BitField name="DCTRL" description="Direction control enable." start="4" size="1">
        <Enum name="DISABLE_AUTO_DIRECTI" description="Disable Auto Direction Control." start="0" />
        <Enum name="ENABLE_AUTO_DIRECTIO" description="Enable Auto Direction Control." start="1" />
      </BitField>
      <BitField name="OINV" description="Direction control pin polarity. This bit reverses the polarity of the direction control signal on the Un_OE pin." start="5" size="1">
        <Enum name="DIRLOW" description="The direction control pin will be driven to logic 0 when the transmitter has data to be sent. It will be driven to logic 1 after the last bit of data has been transmitted." start="0" />
        <Enum name="DIRHIGH" description="The direction control pin will be driven to logic 1 when the transmitter has data to be sent. It will be driven to logic 0 after the last bit of data has been transmitted." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="26" />
    </Register>
    <Register name="RS485ADRMATCH" description="RS-485/EIA-485 address match. Contains the address match value for RS-485/EIA-485 mode." start="+0x050" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ADRMATCH" description="Contains the address match value." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="RS485DLY" description="RS-485/EIA-485 direction control delay." start="+0x054" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="Contains the direction control (UnOE) delay value. This register works in conjunction with an 8-bit counter." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART3" description="UART0/2/3  " start="0x4009C000">
    <Register name="RBR" description="Receiver Buffer Register. Contains the next received character to be read (DLAB =0)." start="+0x000" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RBR" description="The UARTn Receiver Buffer Register contains the oldest received byte in the UARTn Rx FIFO." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved, the value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="THR" description="Transmit Holding Regiter. The next character to be transmitted is written here (DLAB =0)." start="+0x000" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="THR" description="Writing to the UARTn Transmit Holding Register causes the data to be stored in the UARTn transmit FIFO. The byte will be sent when it reaches the bottom of the FIFO and the transmitter is available." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="DLL" description="Divisor Latch LSB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (DLAB =1)." start="+0x000" access="Read/Write" reset_value="0x01" reset_mask="0xFFFFFFFF">
      <BitField name="DLLSB" description="The UARTn Divisor Latch LSB Register, along with the UnDLM register, determines the baud rate of the UARTn." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="DLM" description="Divisor Latch MSB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (DLAB =1)." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLMSB" description="The UARTn Divisor Latch MSB Register, along with the U0DLL register, determines the baud rate of the UARTn." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="IER" description="Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential UART interrupts (DLAB =0)." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RBRIE" description="RBR Interrupt Enable. Enables the Receive Data Available interrupt for UARTn. It also controls the Character Receive Time-out interrupt." start="0" size="1">
        <Enum name="DISABLE_THE_RDA_INTE" description="Disable the RDA interrupts." start="0" />
        <Enum name="ENABLE_THE_RDA_INTER" description="Enable the RDA interrupts." start="1" />
      </BitField>
      <BitField name="THREIE" description="THRE Interrupt Enable. Enables the THRE interrupt for UARTn. The status of this can be read from UnLSR[5]." start="1" size="1">
        <Enum name="DISABLE_THE_THRE_INT" description="Disable the THRE interrupts." start="0" />
        <Enum name="ENABLE_THE_THRE_INTE" description="Enable the THRE interrupts." start="1" />
      </BitField>
      <BitField name="RXIE" description="RX Line Status Interrupt Enable. Enables the UARTn RX line status interrupts. The status of this interrupt can be read from UnLSR[4:1]." start="2" size="1">
        <Enum name="DISABLE_THE_RX_LINE_" description="Disable the RX line status interrupts." start="0" />
        <Enum name="ENABLE_THE_RX_LINE_S" description="Enable the RX line status interrupts." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="3" size="5" />
      <BitField name="ABEOINTEN" description="Enables the end of auto-baud interrupt." start="8" size="1">
        <Enum name="DISABLE_END_OF_AUTO_" description="Disable end of auto-baud Interrupt." start="0" />
        <Enum name="ENABLE_END_OF_AUTO_B" description="Enable end of auto-baud Interrupt." start="1" />
      </BitField>
      <BitField name="ABTOINTEN" description="Enables the auto-baud time-out interrupt." start="9" size="1">
        <Enum name="DISABLE_AUTO_BAUD_TI" description="Disable auto-baud time-out Interrupt." start="0" />
        <Enum name="ENABLE_AUTO_BAUD_TIM" description="Enable auto-baud time-out Interrupt." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="22" />
    </Register>
    <Register name="IIR" description="Interrupt ID Register. Identifies which interrupt(s) are pending." start="+0x008" access="ReadOnly" reset_value="0x01" reset_mask="0xFFFFFFFF">
      <BitField name="INTSTATUS" description="Interrupt status. Note that UnIIR[0] is active low. The pending interrupt can be determined by evaluating UnIIR[3:1]." start="0" size="1">
        <Enum name="AT_LEAST_ONE_INTERRU" description="At least one interrupt is pending." start="0" />
        <Enum name="NO_INTERRUPT_IS_PEND" description="No interrupt is pending." start="1" />
      </BitField>
      <BitField name="INTID" description="Interrupt identification. UnIER[3:1] identifies an interrupt corresponding to the UARTn Rx or TX FIFO. All other combinations of UnIER[3:1] not listed below are reserved (000,100,101,111)." start="1" size="3">
        <Enum name="1_RECEIVE_LINE_S" description="1   - Receive Line Status (RLS)." start="0x3" />
        <Enum name="2A__RECEIVE_DATA_AV" description="2a - Receive Data Available (RDA)." start="0x2" />
        <Enum name="2B__CHARACTER_TIME_" description="2b - Character Time-out Indicator (CTI)." start="0x6" />
        <Enum name="3_THRE_INTERRUPT" description="3   - THRE Interrupt" start="0x1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="2" />
      <BitField name="FIFOENABLE" description="Copies of UnFCR[0]." start="6" size="2" />
      <BitField name="ABEOINT" description="End of auto-baud interrupt. True if auto-baud has finished successfully and interrupt is enabled." start="8" size="1" />
      <BitField name="ABTOINT" description="Auto-baud time-out interrupt. True if auto-baud has timed out and interrupt is enabled." start="9" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="22" />
    </Register>
    <Register name="FCR" description="FIFO Control Register. Controls UART FIFO usage and modes." start="+0x008" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FIFOEN" description="FIFO Enable." start="0" size="1">
        <Enum name="UARTN_FIFOS_ARE_DISA" description="UARTn FIFOs are disabled. Must not be used in the application." start="0" />
        <Enum name="ACTIVE_HIGH_ENABLE_F" description="Active high enable for both UARTn Rx and TX FIFOs and UnFCR[7:1] access. This bit must be set for proper UART operation. Any transition on this bit will automatically clear the related UART FIFOs." start="1" />
      </BitField>
      <BitField name="RXFIFORES" description="RX FIFO Reset." start="1" size="1">
        <Enum name="NO_IMPACT_ON_EITHER_" description="No impact on either of UARTn FIFOs." start="0" />
        <Enum name="WRITING_A_LOGIC_1_TO" description="Writing a logic 1 to UnFCR[1] will clear all bytes in UARTn Rx FIFO, reset the pointer logic. This bit is self-clearing." start="1" />
      </BitField>
      <BitField name="TXFIFORES" description="TX FIFO Reset." start="2" size="1">
        <Enum name="NO_IMPACT_ON_EITHER_" description="No impact on either of UARTn FIFOs." start="0" />
        <Enum name="WRITING_A_LOGIC_1_TO" description="Writing a logic 1 to UnFCR[2] will clear all bytes in UARTn TX FIFO, reset the pointer logic. This bit is self-clearing." start="1" />
      </BitField>
      <BitField name="DMAMODE" description="DMA Mode Select. When the FIFO enable (bit 0 of this register) is set, this bit selects the DMA mode. See Section 18.6.6.1." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="2" />
      <BitField name="RXTRIGLVL" description="RX Trigger Level. These two bits determine how many receiver UARTn FIFO characters must be written before an interrupt or DMA request is activated." start="6" size="2">
        <Enum name="TRIGGER_LEVEL_0_1_C" description="Trigger level 0 (1 character or 0x01)." start="0x0" />
        <Enum name="TRIGGER_LEVEL_1_4_C" description="Trigger level 1 (4 characters or 0x04)." start="0x1" />
        <Enum name="TRIGGER_LEVEL_2_8_C" description="Trigger level 2 (8 characters or 0x08)." start="0x2" />
        <Enum name="TRIGGER_LEVEL_3_14_" description="Trigger level 3 (14 characters or 0x0E)." start="0x3" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="LCR" description="Line Control Register. Contains controls for frame formatting and break generation." start="+0x00C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="WLS" description="Word Length Select." start="0" size="2">
        <Enum name="5_BIT_CHARACTER_LENG" description="5-bit character length" start="0x0" />
        <Enum name="6_BIT_CHARACTER_LENG" description="6-bit character length" start="0x1" />
        <Enum name="7_BIT_CHARACTER_LENG" description="7-bit character length" start="0x2" />
        <Enum name="8_BIT_CHARACTER_LENG" description="8-bit character length" start="0x3" />
      </BitField>
      <BitField name="SBS" description="Stop Bit Select" start="2" size="1">
        <Enum name="1_STOP_BIT_" description="1 stop bit." start="0" />
        <Enum name="2_STOP_BITS_1_5_IF_" description="2 stop bits (1.5 if UnLCR[1:0]=00)." start="1" />
      </BitField>
      <BitField name="PE" description="Parity Enable." start="3" size="1">
        <Enum name="DISABLE_PARITY_GENER" description="Disable parity generation and checking." start="0" />
        <Enum name="ENABLE_PARITY_GENERA" description="Enable parity generation and checking." start="1" />
      </BitField>
      <BitField name="PS" description="Parity Select" start="4" size="2">
        <Enum name="ODD_PARITY_NUMBER_O" description="Odd parity. Number of 1s in the transmitted character and the attached parity bit will be odd." start="0x0" />
        <Enum name="EVEN_PARITY_NUMBER_" description="Even Parity. Number of 1s in the transmitted character and the attached parity bit will be even." start="0x1" />
        <Enum name="FORCED_1_STICK_PARIT" description="Forced 1 stick parity." start="0x2" />
        <Enum name="FORCED_0_STICK_PARIT" description="Forced 0 stick parity." start="0x3" />
      </BitField>
      <BitField name="BC" description="Break Control" start="6" size="1">
        <Enum name="DISABLE_BREAK_TRANSM" description="Disable break transmission." start="0" />
        <Enum name="ENABLE_BREAK_TRANSMI" description="Enable break transmission. Output pin UARTn TXD is forced to logic 0 when UnLCR[6] is active high." start="1" />
      </BitField>
      <BitField name="DLAB" description="Divisor Latch Access Bit" start="7" size="1">
        <Enum name="DISABLE_ACCESS_TO_DI" description="Disable access to Divisor Latches." start="0" />
        <Enum name="ENABLE_ACCESS_TO_DIV" description="Enable access to Divisor Latches." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="LSR" description="Line Status Register. Contains flags for transmit and receive status, including line errors." start="+0x014" access="ReadOnly" reset_value="0x60" reset_mask="0xFFFFFFFF">
      <BitField name="RDR" description="Receiver Data Ready. UnLSR[0] is set when the UnRBR holds an unread character and is cleared when the UARTn RBR FIFO is empty." start="0" size="1">
        <Enum name="EMPTY" description="The UARTn receiver FIFO is empty." start="0" />
        <Enum name="NOTEMPTY" description="The UARTn receiver FIFO is not empty." start="1" />
      </BitField>
      <BitField name="OE" description="Overrun Error. The overrun error condition is set as soon as it occurs. An UnLSR read clears UnLSR[1]. UnLSR[1] is set when UARTn RSR has a new character assembled and the UARTn RBR FIFO is full. In this case, the UARTn RBR FIFO will not be overwritten and the character in the UARTn RSR will be lost." start="1" size="1">
        <Enum name="INACTIVE" description="Overrun error status is inactive." start="0" />
        <Enum name="ACTIVE" description="Overrun error status is active." start="1" />
      </BitField>
      <BitField name="PE" description="Parity Error. When the parity bit of a received character is in the wrong state, a parity error occurs. An UnLSR read clears UnLSR[2]. Time of parity error detection is dependent on UnFCR[0]. Note: A parity error is associated with the character at the top of the UARTn RBR FIFO." start="2" size="1">
        <Enum name="INACTIVE" description="Parity error status is inactive." start="0" />
        <Enum name="ACTIVE" description="Parity error status is active." start="1" />
      </BitField>
      <BitField name="FE" description="Framing Error. When the stop bit of a received character is a logic 0, a framing error occurs. An UnLSR read clears UnLSR[3]. The time of the framing error detection is dependent on UnFCR[0]. Upon detection of a framing error, the Rx will attempt to resynchronize to the data and assume that the bad stop bit is actually an early start bit. However, it cannot be assumed that the next received byte will be correct even if there is no Framing Error. Note: A framing error is associated with the character at the top of the UARTn RBR FIFO." start="3" size="1">
        <Enum name="INACTIVE" description="Framing error status is inactive." start="0" />
        <Enum name="ACTIVE" description="Framing error status is active." start="1" />
      </BitField>
      <BitField name="BI" description="Break Interrupt. When RXDn is held in the spacing state (all zeroes) for one full character transmission (start, data, parity, stop), a break interrupt occurs. Once the break condition has been detected, the receiver goes idle until RXDn goes to marking state (all ones). An UnLSR read clears this status bit. The time of break detection is dependent on UnFCR[0]. Note: The break interrupt is associated with the character at the top of the UARTn RBR FIFO." start="4" size="1">
        <Enum name="INACTIVE" description="Break interrupt status is inactive." start="0" />
        <Enum name="ACTIVE" description="Break interrupt status is active." start="1" />
      </BitField>
      <BitField name="THRE" description="Transmitter Holding Register Empty.  THRE is set immediately upon detection of an empty UARTn THR and is cleared on a UnTHR write." start="5" size="1">
        <Enum name="VALIDDATA" description="UnTHR contains valid data." start="0" />
        <Enum name="EMPTY" description="UnTHR is empty." start="1" />
      </BitField>
      <BitField name="TEMT" description="Transmitter Empty. TEMT is set when both UnTHR and UnTSR are empty; TEMT is cleared when either the UnTSR or the UnTHR contain valid data." start="6" size="1">
        <Enum name="VALIDDATA" description="UnTHR and/or the UnTSR contains valid data." start="0" />
        <Enum name="EMPTY" description="UnTHR and the UnTSR are empty." start="1" />
      </BitField>
      <BitField name="RXFE" description="Error in RX FIFO . UnLSR[7] is set when a character with a Rx error such as framing error, parity error or break interrupt, is loaded into the UnRBR. This bit is cleared when the UnLSR register is read and there are no subsequent errors in the UARTn FIFO." start="7" size="1">
        <Enum name="NOERROR" description="UnRBR contains no UARTn RX errors or UnFCR[0]=0." start="0" />
        <Enum name="ERRORS" description="UARTn RBR contains at least one UARTn RX error." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="SCR" description="Scratch Pad Register. 8-bit temporary storage for software." start="+0x01C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PAD" description="A readable, writable byte." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="ACR" description="Auto-baud Control Register. Contains controls for the auto-baud feature." start="+0x020" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="START" description="Start bit. This bit is automatically cleared after auto-baud completion." start="0" size="1">
        <Enum name="AUTO_BAUD_STOP_AUTO" description="Auto-baud stop (auto-baud is not running)." start="0" />
        <Enum name="AUTO_BAUD_START_AUT" description="Auto-baud start (auto-baud is running). Auto-baud run bit. This bit is automatically cleared after auto-baud completion." start="1" />
      </BitField>
      <BitField name="MODE" description="Auto-baud mode select bit." start="1" size="1">
        <Enum name="MODE_0_" description="Mode 0." start="0" />
        <Enum name="MODE_1_" description="Mode 1." start="1" />
      </BitField>
      <BitField name="AUTORESTART" description="Restart bit." start="2" size="1">
        <Enum name="NO_RESTART_" description="No restart." start="0" />
        <Enum name="RESTART_IN_CASE_OF_T" description="Restart in case of time-out (counter restarts at next UARTn Rx falling edge)" start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="3" size="5" />
      <BitField name="ABEOINTCLR" description="End of auto-baud interrupt clear bit (write-only accessible). Writing a 1 will clear the corresponding interrupt in the UnIIR. Writing a 0 has no impact." start="8" size="1">
        <Enum name="NO_IMPACT_" description="No impact." start="0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding interrupt in the IIR." start="1" />
      </BitField>
      <BitField name="ABTOINTCLR" description="Auto-baud time-out interrupt clear bit (write-only accessible). Writing a 1 will clear the corresponding interrupt in the UnIIR. Writing a 0 has no impact." start="9" size="1">
        <Enum name="NO_IMPACT_" description="No impact." start="0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding interrupt in the IIR." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="22" />
    </Register>
    <Register name="FDR" description="Fractional Divider Register. Generates a clock input for the baud rate divider." start="+0x028" access="Read/Write" reset_value="0x10" reset_mask="0xFFFFFFFF">
      <BitField name="DIVADDVAL" description="Baud-rate generation pre-scaler divisor value. If this field is 0, fractional baud-rate generator will not impact the UARTn baudrate." start="0" size="4" />
      <BitField name="MULVAL" description="Baud-rate pre-scaler multiplier value. This field must be greater or equal 1 for UARTn to operate properly, regardless of whether the fractional baud-rate generator is used or not." start="4" size="4" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="TER" description="Transmit Enable Register. Turns off UART transmitter for use with software flow control." start="+0x030" access="Read/Write" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="7" />
      <BitField name="TXEN" description="When this bit is 1, as it is after a Reset, data written to the THR is output on the TXD pin as soon as any preceding data has been sent. If this bit is cleared to 0 while a character is being sent, the transmission of that character is completed, but no further characters are sent until this bit is set again. In other words, a 0 in this bit blocks the transfer of characters from the THR or TX FIFO into the transmit shift register. Software implementing software-handshaking can clear this bit when it receives an XOFF character (DC3). Software can set this bit again when it receives an XON (DC1) character." start="7" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="RS485CTRL" description="RS-485/EIA-485 Control. Contains controls to configure various aspects of RS-485/EIA-485 modes." start="+0x04C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="NMMEN" description="NMM enable." start="0" size="1">
        <Enum name="DISABLED" description="RS-485/EIA-485 Normal Multidrop Mode (NMM) is disabled." start="0" />
        <Enum name="ENABLED" description="RS-485/EIA-485 Normal Multidrop Mode (NMM) is enabled. In this mode, an address is detected when a received byte has the parity bit = 1, generating a received data interrupt. See Section 18.6.16 RS-485/EIA-485 modes of operation." start="1" />
      </BitField>
      <BitField name="RXDIS" description="Receiver enable." start="1" size="1">
        <Enum name="ENABLED" description="The receiver is enabled." start="0" />
        <Enum name="DISABLED" description="The receiver is disabled." start="1" />
      </BitField>
      <BitField name="AADEN" description="AAD enable." start="2" size="1">
        <Enum name="DISABLED" description="Auto Address Detect (AAD) is disabled." start="0" />
        <Enum name="ENABLED" description="Auto Address Detect (AAD) is enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="3" size="1" />
      <BitField name="DCTRL" description="Direction control enable." start="4" size="1">
        <Enum name="DISABLE_AUTO_DIRECTI" description="Disable Auto Direction Control." start="0" />
        <Enum name="ENABLE_AUTO_DIRECTIO" description="Enable Auto Direction Control." start="1" />
      </BitField>
      <BitField name="OINV" description="Direction control pin polarity. This bit reverses the polarity of the direction control signal on the Un_OE pin." start="5" size="1">
        <Enum name="DIRLOW" description="The direction control pin will be driven to logic 0 when the transmitter has data to be sent. It will be driven to logic 1 after the last bit of data has been transmitted." start="0" />
        <Enum name="DIRHIGH" description="The direction control pin will be driven to logic 1 when the transmitter has data to be sent. It will be driven to logic 0 after the last bit of data has been transmitted." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="26" />
    </Register>
    <Register name="RS485ADRMATCH" description="RS-485/EIA-485 address match. Contains the address match value for RS-485/EIA-485 mode." start="+0x050" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ADRMATCH" description="Contains the address match value." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="RS485DLY" description="RS-485/EIA-485 direction control delay." start="+0x054" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="Contains the direction control (UnOE) delay value. This register works in conjunction with an 8-bit counter." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C2" description="I2C bus interface" start="0x400A0000">
    <Register name="CONSET" description="I2C Control Set Register. When a one is written to a bit of this register, the corresponding bit in the I2C control register is set. Writing a zero has no effect on the corresponding bit in the I2C control register." start="+0x000" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="0" size="2" />
      <BitField name="AA" description="Assert acknowledge flag." start="2" size="1" />
      <BitField name="SI" description="I2C interrupt flag." start="3" size="1" />
      <BitField name="STO" description="STOP flag." start="4" size="1" />
      <BitField name="STA" description="START flag." start="5" size="1" />
      <BitField name="I2EN" description="I2C interface enable." start="6" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="7" size="25" />
    </Register>
    <Register name="STAT" description="I2C Status Register. During I2C operation, this register provides detailed status codes that allow software to determine the next action needed." start="+0x004" access="ReadOnly" reset_value="0xF8" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="These bits are unused and are always 0." start="0" size="3" />
      <BitField name="Status" description="These bits give the actual status information about the I 2C interface." start="3" size="5" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="DAT" description="I2C Data Register. During master or slave transmit mode, data to be transmitted is written to this register. During master or slave receive mode, data that has been received may be read from this register." start="+0x008" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="Data" description="This register holds data values that have been received or are to be transmitted." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="ADR0" description="I2C Slave Address Register 0. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address." start="+0x00C" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="GC" description="General Call enable bit." start="0" size="1" />
      <BitField name="Address" description="The I2C device address for slave mode." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="SCLH" description="SCH Duty Cycle Register High Half Word. Determines the high time of the I2C clock." start="+0x010" access="Read/Write" reset_value="0x04" reset_mask="0xFFFFFFFF">
      <BitField name="SCLH" description="Count for SCL HIGH time period selection." start="0" size="16" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="16" size="16" />
    </Register>
    <Register name="SCLL" description="SCL Duty Cycle Register Low Half Word. Determines the low time of the I2C clock. SCLL and SCLH together determine the clock frequency generated by an I2C master and certain times used in slave mode." start="+0x014" access="Read/Write" reset_value="0x04" reset_mask="0xFFFFFFFF">
      <BitField name="SCLL" description="Count for SCL low time period selection." start="0" size="16" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="16" size="16" />
    </Register>
    <Register name="CONCLR" description="I2C Control Clear Register. When a one is written to a bit of this register, the corresponding bit in the I2C control register is cleared. Writing a zero has no effect on the corresponding bit in the I2C control register." start="+0x018" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="0" size="2" />
      <BitField name="AAC" description="Assert acknowledge Clear bit." start="2" size="1" />
      <BitField name="SIC" description="I2C interrupt Clear bit." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="1" />
      <BitField name="STAC" description="START flag Clear bit." start="5" size="1" />
      <BitField name="I2ENC" description="I2C interface Disable bit." start="6" size="1" />
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="7" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="MMCTRL" description="Monitor mode control register." start="+0x01C" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="MM_ENA" description="Monitor mode enable." start="0" size="1">
        <Enum name="MONITOR_MODE_DISABLE" description="Monitor mode disabled." start="0" />
        <Enum name="THE_I_2C_MODULE_WILL" description="The I 2C module will enter monitor mode. In this mode the SDA output will be forced high. This will prevent the I2C module from outputting data of any kind (including ACK) onto the I2C data bus. Depending on the state of the ENA_SCL bit, the output may be also forced high, preventing the module from having control over the I2C clock line." start="1" />
      </BitField>
      <BitField name="ENA_SCL" description="SCL output enable." start="1" size="1">
        <Enum name="WHEN_THIS_BIT_IS_CLE" description="When this bit is cleared to 0, the SCL output will be forced high when the module is in monitor mode. As described above, this will prevent the module from having any control over the I2C clock line." start="0" />
        <Enum name="WHEN_THIS_BIT_IS_SET" description="When this bit is set, the I2C module may exercise the same control over the clock line that it would in normal operation. This means that, acting as a slave peripheral, the I2C module can stretch the clock line (hold it low) until it has had time to respond to an I2C interrupt.[1]" start="1" />
      </BitField>
      <BitField name="MATCH_ALL" description="Select interrupt register match." start="2" size="1">
        <Enum name="WHEN_THIS_BIT_IS_CLE" description="When this bit is cleared, an interrupt will only be generated when a match occurs to one of the (up-to) four address registers described above.   That is, the module will respond as a normal slave as far as address-recognition is concerned." start="0" />
        <Enum name="WHEN_THIS_BIT_IS_SET" description="When this bit is set to 1 and the I2C is in monitor mode, an interrupt will be generated on ANY address received. This will enable the part to monitor all traffic on the bus." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. The value read from reserved bits is not defined." start="3" size="29" />
    </Register>
    <Register name="ADR0" description="I2C Slave Address Register. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address." start="+0x020+0" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="GC" description="General Call enable bit." start="0" size="1" />
      <BitField name="Address" description="The I2C device address for slave mode." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="ADR1" description="I2C Slave Address Register. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address." start="+0x020+4" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="GC" description="General Call enable bit." start="0" size="1" />
      <BitField name="Address" description="The I2C device address for slave mode." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="ADR2" description="I2C Slave Address Register. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address." start="+0x020+8" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="GC" description="General Call enable bit." start="0" size="1" />
      <BitField name="Address" description="The I2C device address for slave mode." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="DATA_BUFFER" description="Data buffer register. The contents of the 8 MSBs of the DAT shift register will be transferred to the DATA_BUFFER automatically after every nine bits (8 bits of data plus ACK or NACK) has been received on the bus." start="+0x02C" access="ReadOnly" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="Data" description="This register holds contents of the 8 MSBs of the DAT shift register." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="MASK[0]" description="I2C Slave address mask register" start="+0x030+0" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. This bit reads always back as 0." start="0" size="1" />
      <BitField name="MASK" description="Mask bits." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="MASK[1]" description="I2C Slave address mask register" start="+0x030+4" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. This bit reads always back as 0." start="0" size="1" />
      <BitField name="MASK" description="Mask bits." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="MASK[2]" description="I2C Slave address mask register" start="+0x030+8" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. This bit reads always back as 0." start="0" size="1" />
      <BitField name="MASK" description="Mask bits." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="MASK[3]" description="I2C Slave address mask register" start="+0x030+12" access="Read/Write" reset_value="0x00" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. User software should not write ones to reserved bits. This bit reads always back as 0." start="0" size="1" />
      <BitField name="MASK" description="Mask bits." start="1" size="7" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART4" description="UART4 " start="0x400A4000">
    <Register name="RBR" description="Receiver Buffer Register. Contains the next received character to be read (DLAB =0)." start="+0x000" access="ReadOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RBR" description="The UART4 Receiver Buffer Register contains the oldest received byte in the UART4 Rx FIFO." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved, the value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="THR" description="Transmit Holding Register. The next character to be transmitted is written here (DLAB =0)." start="+0x000" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="THR" description="Writing to the UART4 Transmit Holding Register causes the data to be stored in the UART4 transmit FIFO. The byte will be sent when it reaches the bottom of the FIFO and the transmitter is available." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="DLL" description="Divisor Latch LSB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (DLAB =1)." start="+0x000" access="Read/Write" reset_value="0x01" reset_mask="0xFFFFFFFF">
      <BitField name="DLLSB" description="The UART4 Divisor Latch LSB Register, along with the U4DLM register, determines the baud rate of the UART4." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="DLM" description="Divisor Latch MSB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (DLAB =1)." start="+0x004" access="Read/Write" reset_value="0x01" reset_mask="0xFFFFFFFF">
      <BitField name="DLMSB" description="The UART4 Divisor Latch MSB Register, along with the U0DLL register, determines the baud rate of the UART4." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="IER" description="Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential UART interrupts (DLAB =0)." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RBRIE" description="RBR Interrupt Enable. Enables the Receive Data Available interrupt for UARTn. It also controls the Character Receive Time-out interrupt." start="0" size="1">
        <Enum name="DISABLE_THE_RDA_INTE" description="Disable the RDA interrupts." start="0" />
        <Enum name="ENABLE_THE_RDA_INTER" description="Enable the RDA interrupts." start="1" />
      </BitField>
      <BitField name="THREIE" description="THRE Interrupt Enable. Enables the THRE interrupt for UARTn. The status of this can be read from UnLSR[5]." start="1" size="1">
        <Enum name="DISABLE_THE_THRE_INT" description="Disable the THRE interrupts." start="0" />
        <Enum name="ENABLE_THE_THRE_INTE" description="Enable the THRE interrupts." start="1" />
      </BitField>
      <BitField name="RXIE" description="RX Line Status Interrupt Enable. Enables the UARTn RX line status interrupts. The status of this interrupt can be read from UnLSR[4:1]." start="2" size="1">
        <Enum name="DISABLE_THE_RX_LINE_" description="Disable the RX line status interrupts." start="0" />
        <Enum name="ENABLE_THE_RX_LINE_S" description="Enable the RX line status interrupts." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="3" size="5" />
      <BitField name="ABEOINTEN" description="Enables the end of auto-baud interrupt." start="8" size="1">
        <Enum name="DISABLE_END_OF_AUTO_" description="Disable end of auto-baud Interrupt." start="0" />
        <Enum name="ENABLE_END_OF_AUTO_B" description="Enable end of auto-baud Interrupt." start="1" />
      </BitField>
      <BitField name="ABTOINTEN" description="Enables the auto-baud time-out interrupt." start="9" size="1">
        <Enum name="DISABLE_AUTO_BAUD_TI" description="Disable auto-baud time-out Interrupt." start="0" />
        <Enum name="ENABLE_AUTO_BAUD_TIM" description="Enable auto-baud time-out Interrupt." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="22" />
    </Register>
    <Register name="IIR" description="Interrupt ID Register. Identifies which interrupt(s) are pending." start="+0x008" access="ReadOnly" reset_value="0x01" reset_mask="0xFFFFFFFF">
      <BitField name="INTSTATUS" description="Interrupt status. Note that U4IIR[0] is active low. The pending interrupt can be determined by evaluating U4IIR[3:1]." start="0" size="1">
        <Enum name="AT_LEAST_ONE_INTERRU" description="At least one interrupt is pending." start="0" />
        <Enum name="NO_INTERRUPT_IS_PEND" description="No interrupt is pending." start="1" />
      </BitField>
      <BitField name="INTID" description="Interrupt identification. U4IER[3:1] identifies an interrupt corresponding to the UART4 Rx or TX FIFO. All other combinations of U4IER[3:1] not listed below are reserved (000,100,101,111)." start="1" size="3">
        <Enum name="1_RECEIVE_LINE_S" description="1   - Receive Line Status (RLS)." start="0x3" />
        <Enum name="2A__RECEIVE_DATA_AV" description="2a - Receive Data Available (RDA)." start="0x2" />
        <Enum name="2B__CHARACTER_TIME_" description="2b - Character Time-out Indicator (CTI)." start="0x6" />
        <Enum name="3_THRE_INTERRUPT" description="3   - THRE Interrupt" start="0x1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="2" />
      <BitField name="FIFOENABLE" description="Copies of U4FCR[0]." start="6" size="2" />
      <BitField name="ABEOINT" description="End of auto-baud interrupt. True if auto-baud has finished successfully and interrupt is enabled." start="8" size="1" />
      <BitField name="ABTOINT" description="Auto-baud time-out interrupt. True if auto-baud has timed out and interrupt is enabled." start="9" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="22" />
    </Register>
    <Register name="FCR" description="FIFO Control Register. Controls UART FIFO usage and modes." start="+0x008" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FIFOEN" description="FIFO Enable." start="0" size="1">
        <Enum name="UARTN_FIFOS_ARE_DISA" description="UARTn FIFOs are disabled. Must not be used in the application." start="0" />
        <Enum name="ACTIVE_HIGH_ENABLE_F" description="Active high enable for both UARTn Rx and TX FIFOs and UnFCR[7:1] access. This bit must be set for proper UART operation. Any transition on this bit will automatically clear the related UART FIFOs." start="1" />
      </BitField>
      <BitField name="RXFIFORES" description="RX FIFO Reset." start="1" size="1">
        <Enum name="NO_IMPACT_ON_EITHER_" description="No impact on either of UARTn FIFOs." start="0" />
        <Enum name="WRITING_A_LOGIC_1_TO" description="Writing a logic 1 to UnFCR[1] will clear all bytes in UARTn Rx FIFO, reset the pointer logic. This bit is self-clearing." start="1" />
      </BitField>
      <BitField name="TXFIFORES" description="TX FIFO Reset." start="2" size="1">
        <Enum name="NO_IMPACT_ON_EITHER_" description="No impact on either of UARTn FIFOs." start="0" />
        <Enum name="WRITING_A_LOGIC_1_TO" description="Writing a logic 1 to UnFCR[2] will clear all bytes in UARTn TX FIFO, reset the pointer logic. This bit is self-clearing." start="1" />
      </BitField>
      <BitField name="DMAMODE" description="DMA Mode Select. When the FIFO enable (bit 0 of this register) is set, this bit selects the DMA mode. See Section 20.6.6.1." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="2" />
      <BitField name="RXTRIGLVL" description="RX Trigger Level. These two bits determine how many receiver UARTn FIFO characters must be written before an interrupt or DMA request is activated." start="6" size="2">
        <Enum name="TRIGGER_LEVEL_0_1_C" description="Trigger level 0 (1 character or 0x01)." start="0x0" />
        <Enum name="TRIGGER_LEVEL_1_4_C" description="Trigger level 1 (4 characters or 0x04)." start="0x1" />
        <Enum name="TRIGGER_LEVEL_2_8_C" description="Trigger level 2 (8 characters or 0x08)." start="0x2" />
        <Enum name="TRIGGER_LEVEL_3_14_" description="Trigger level 3 (14 characters or 0x0E)." start="0x3" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="LCR" description="Line Control Register. Contains controls for frame formatting and break generation." start="+0x00C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="WLS" description="Word Length Select." start="0" size="2">
        <Enum name="5_BIT_CHARACTER_LENG" description="5-bit character length" start="0x0" />
        <Enum name="6_BIT_CHARACTER_LENG" description="6-bit character length" start="0x1" />
        <Enum name="7_BIT_CHARACTER_LENG" description="7-bit character length" start="0x2" />
        <Enum name="8_BIT_CHARACTER_LENG" description="8-bit character length" start="0x3" />
      </BitField>
      <BitField name="SBS" description="Stop Bit Select" start="2" size="1">
        <Enum name="1_STOP_BIT_" description="1 stop bit." start="0" />
        <Enum name="2_STOP_BITS_1_5_IF_" description="2 stop bits (1.5 if UnLCR[1:0]=00)." start="1" />
      </BitField>
      <BitField name="PE" description="Parity Enable." start="3" size="1">
        <Enum name="DISABLE_PARITY_GENER" description="Disable parity generation and checking." start="0" />
        <Enum name="ENABLE_PARITY_GENERA" description="Enable parity generation and checking." start="1" />
      </BitField>
      <BitField name="PS" description="Parity Select" start="4" size="2">
        <Enum name="ODD_PARITY_NUMBER_O" description="Odd parity. Number of 1s in the transmitted character and the attached parity bit will be odd." start="0x0" />
        <Enum name="EVEN_PARITY_NUMBER_" description="Even Parity. Number of 1s in the transmitted character and the attached parity bit will be even." start="0x1" />
        <Enum name="FORCED_1_STICK_PARIT" description="Forced 1 stick parity." start="0x2" />
        <Enum name="FORCED_0_STICK_PARIT" description="Forced 0 stick parity." start="0x3" />
      </BitField>
      <BitField name="BC" description="Break Control" start="6" size="1">
        <Enum name="DISABLE_BREAK_TRANSM" description="Disable break transmission." start="0" />
        <Enum name="ENABLE_BREAK_TRANSMI" description="Enable break transmission. Output pin UARTn TXD is forced to logic 0 when UnLCR[6] is active high." start="1" />
      </BitField>
      <BitField name="DLAB" description="Divisor Latch Access Bit" start="7" size="1">
        <Enum name="DISABLE_ACCESS_TO_DI" description="Disable access to Divisor Latches." start="0" />
        <Enum name="ENABLE_ACCESS_TO_DIV" description="Enable access to Divisor Latches." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="LSR" description="Line Status Register. Contains flags for transmit and receive status, including line errors." start="+0x014" access="ReadOnly" reset_value="0x60" reset_mask="0xFFFFFFFF">
      <BitField name="RDR" description="Receiver Data Ready. UnLSR[0] is set when the UnRBR holds an unread character and is cleared when the UARTn RBR FIFO is empty." start="0" size="1">
        <Enum name="THE_UARTN_RECEIVER_F" description="The UARTn receiver FIFO is empty." start="0" />
        <Enum name="THE_UARTN_RECEIVER_F" description="The UARTn receiver FIFO is not empty." start="1" />
      </BitField>
      <BitField name="OE" description="Overrun Error. The overrun error condition is set as soon as it occurs. An UnLSR read clears UnLSR[1]. UnLSR[1] is set when UARTn RSR has a new character assembled and the UARTn RBR FIFO is full. In this case, the UARTn RBR FIFO will not be overwritten and the character in the UARTn RSR will be lost." start="1" size="1">
        <Enum name="OVERRUN_ERROR_STATUS" description="Overrun error status is inactive." start="0" />
        <Enum name="OVERRUN_ERROR_STATUS" description="Overrun error status is active." start="1" />
      </BitField>
      <BitField name="PE" description="Parity Error. When the parity bit of a received character is in the wrong state, a parity error occurs. An UnLSR read clears UnLSR[2]. Time of parity error detection is dependent on UnFCR[0]. Note: A parity error is associated with the character at the top of the UARTn RBR FIFO." start="2" size="1">
        <Enum name="PARITY_ERROR_STATUS_" description="Parity error status is inactive." start="0" />
        <Enum name="PARITY_ERROR_STATUS_" description="Parity error status is active." start="1" />
      </BitField>
      <BitField name="FE" description="Framing Error. When the stop bit of a received character is a logic 0, a framing error occurs. An UnLSR read clears UnLSR[3]. The time of the framing error detection is dependent on UnFCR[0]. Upon detection of a framing error, the Rx will attempt to resynchronize to the data and assume that the bad stop bit is actually an early start bit. However, it cannot be assumed that the next received byte will be correct even if there is no Framing Error. Note: A framing error is associated with the character at the top of the UARTn RBR FIFO." start="3" size="1">
        <Enum name="FRAMING_ERROR_STATUS" description="Framing error status is inactive." start="0" />
        <Enum name="FRAMING_ERROR_STATUS" description="Framing error status is active." start="1" />
      </BitField>
      <BitField name="BI" description="Break Interrupt. When RXDn is held in the spacing state (all zeroes) for one full character transmission (start, data, parity, stop), a break interrupt occurs. Once the break condition has been detected, the receiver goes idle until RXDn goes to marking state (all ones). An UnLSR read clears this status bit. The time of break detection is dependent on UnFCR[0]. Note: The break interrupt is associated with the character at the top of the UARTn RBR FIFO." start="4" size="1">
        <Enum name="BREAK_INTERRUPT_STAT" description="Break interrupt status is inactive." start="0" />
        <Enum name="BREAK_INTERRUPT_STAT" description="Break interrupt status is active." start="1" />
      </BitField>
      <BitField name="THRE" description="Transmitter Holding Register Empty. THRE is set immediately upon detection of an empty UARTn THR and is cleared on a UnTHR write." start="5" size="1">
        <Enum name="UNTHR_CONTAINS_VALID" description="UnTHR contains valid data." start="0" />
        <Enum name="UNTHR_IS_EMPTY_" description="UnTHR is empty." start="1" />
      </BitField>
      <BitField name="TEMT" description="Transmitter Empty. TEMT is set when both UnTHR and UnTSR are empty; TEMT is cleared when either the UnTSR or the UnTHR contain valid data." start="6" size="1">
        <Enum name="VALID_DATA" description="UnTHR and/or the UnTSR contains valid data." start="0" />
        <Enum name="EMPTY" description="UnTHR and the UnTSR are empty." start="1" />
      </BitField>
      <BitField name="RXFE" description="Error in RX FIFO . UnLSR[7] is set when a character with a Rx error such as framing error, parity error or break interrupt, is loaded into the UnRBR. This bit is cleared when the UnLSR register is read and there are no subsequent errors in the UARTn FIFO." start="7" size="1">
        <Enum name="UNRBR_CONTAINS_NO_UA" description="UnRBR contains no UARTn RX errors or UnFCR[0]=0." start="0" />
        <Enum name="UARTN_RBR_CONTAINS_A" description="UARTn RBR contains at least one UARTn RX error." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="SCR" description="Scratch Pad Register. 8-bit temporary storage for software." start="+0x01C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="Pad" description="A readable, writable byte." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="ACR" description="Auto-baud Control Register. Contains controls for the auto-baud feature." start="+0x020" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="START" description="Start bit. This bit is automatically cleared after auto-baud completion." start="0" size="1">
        <Enum name="AUTO_BAUD_STOP_AUTO" description="Auto-baud stop (auto-baud is not running)." start="0" />
        <Enum name="AUTO_BAUD_START_AUT" description="Auto-baud start (auto-baud is running). Auto-baud run bit. This bit is automatically cleared after auto-baud completion." start="1" />
      </BitField>
      <BitField name="MODE" description="Auto-baud mode select bit." start="1" size="1">
        <Enum name="MODE_0_" description="Mode 0." start="0" />
        <Enum name="MODE_1_" description="Mode 1." start="1" />
      </BitField>
      <BitField name="AUTORESTART" description="Restart bit." start="2" size="1">
        <Enum name="NO_RESTART_" description="No restart." start="0" />
        <Enum name="RESTART_IN_CASE_OF_T" description="Restart in case of time-out (counter restarts at next UARTn Rx falling edge)" start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="3" size="5" />
      <BitField name="ABEOINTCLR" description="End of auto-baud interrupt clear bit (write-only accessible). Writing a 1 will clear the corresponding interrupt in the UnIIR. Writing a 0 has no impact." start="8" size="1">
        <Enum name="NO_IMPACT_" description="No impact." start="0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding interrupt in the IIR." start="1" />
      </BitField>
      <BitField name="ABTOINTCLR" description="Auto-baud time-out interrupt clear bit (write-only accessible). Writing a 1 will clear the corresponding interrupt in the UnIIR. Writing a 0 has no impact." start="9" size="1">
        <Enum name="NO_IMPACT_" description="No impact." start="0" />
        <Enum name="CLEAR_THE_CORRESPOND" description="Clear the corresponding interrupt in the IIR." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="22" />
    </Register>
    <Register name="ICR" description="IrDA Control Register. Enables and configures the IrDA mode." start="+0x024" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="IRDAEN" description="IrDA mode" start="0" size="1">
        <Enum name="DISABLED_IRDA_MODE_" description="Disabled. IrDA mode on UART4 is disabled, UART4 acts as a standard UART." start="0" />
        <Enum name="ENABLED_IRDA_MODE_O" description="Enabled. IrDA mode on UART4 is enabled." start="1" />
      </BitField>
      <BitField name="IRDAINV" description="Serial input direction." start="1" size="1">
        <Enum name="NOT_INVERTED_" description="Not inverted." start="0" />
        <Enum name="INVERTED_THIS_HAS_N" description="Inverted. This has no effect on the serial output." start="1" />
      </BitField>
      <BitField name="FIXPULSEEN" description="IrDA fixed pulse width mode." start="2" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="ENABLED_" description="Enabled." start="1" />
      </BitField>
      <BitField name="PULSEDIV" description="Configures the pulse when FixPulseEn = 1." start="3" size="3">
        <Enum name="2XTPCLK" description="2xTPCLK" start="0x0" />
        <Enum name="4XTPCLK" description="4xTPCLK" start="0x1" />
        <Enum name="8XTPCLK" description="8xTPCLK" start="0x2" />
        <Enum name="16XTPCLK" description="16xTPCLK" start="0x3" />
        <Enum name="32XTPCLK" description="32xTPCLK" start="0x4" />
        <Enum name="64XTPCLK" description="64xTPCLK" start="0x5" />
        <Enum name="128XTPCLK" description="128xTPCLK" start="0x6" />
        <Enum name="256XTPCLK" description="256xTPCLK" start="0x7" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="26" />
    </Register>
    <Register name="FDR" description="Fractional Divider Register. Generates a clock input for the baud rate divider." start="+0x028" access="Read/Write" reset_value="0x10" reset_mask="0xFFFFFFFF">
      <BitField name="DIVADDVAL" description="Baud Rate generation pre-scaler divisor value. If this field is 0, fractional baud rate generator will not impact the UART4 baud rate." start="0" size="4" />
      <BitField name="MULVAL" description="Baud Rate pre-scaler multiplier value. This field must be greater or equal 1 for UART4 to operate properly, regardless of whether the fractional baud rate generator is used or not." start="4" size="4" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="OSR" description="Oversampling register. Controls the degree of oversampling during each bit time." start="+0x02C" access="Read/Write" reset_value="0xF0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="1" />
      <BitField name="OSFRAC" description="Fractional part of the oversampling ratio, in units of 1/8th of an input clock period. (001 = 0.125, ..., 111 = 0.875)" start="1" size="3" />
      <BitField name="OSINT" description="Integer part of the oversampling ratio, minus 1. The reset values equate to the normal operating mode of 16 input clocks per bit time." start="4" size="4" />
      <BitField name="FDINT" description="In smartcard mode, these bits act as a more-significant extension of the OSint field, allowing an oversampling ratio up to 2048 as required by ISO7816-3. In smartcard mode, bits 14:4 should initially be set to 371, yielding an oversampling ratio of 372." start="8" size="7" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="15" size="17" />
    </Register>
    <Register name="SCICTRL" description="Smart Card Interface control register. Enables and configures the smartcard Interface feature." start="+0x048" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SCIEN" description="Smart Card Interface Enable." start="0" size="1">
        <Enum name="SMART_CARD_INTERFACE" description="Smart card interface disabled." start="0" />
        <Enum name="ASYNCHRONOUS_HALF_DU" description="Asynchronous half duplex smart card interface is enabled." start="1" />
      </BitField>
      <BitField name="NACKDIS" description="NACK response disable. Only applicable in T=0." start="1" size="1">
        <Enum name="A_NACK_RESPONSE_IS_E" description="A NACK response is enabled." start="0" />
        <Enum name="A_NACK_RESPONSE_IS_I" description="A NACK response is inhibited." start="1" />
      </BitField>
      <BitField name="PROTSEL" description="Protocol selection as defined in the ISO7816-3 standard." start="2" size="1">
        <Enum name="T_EQ_0" description="T = 0" start="0" />
        <Enum name="T_EQ_1" description="T = 1" start="1" />
      </BitField>
      <BitField name="TXRETRY" description="Maximum number of retransmissions in case of a negative acknowledge (protocol T=0). When the retry counter is exceeded, the USART will be locked until the FIFO is cleared. A TX error interrupt is generated when enabled." start="5" size="3" />
      <BitField name="GUARDTIME" description="Extra guard time. No extra guard time (0x0) results in a standard guard time as defined in ISO 7816-3, depending on the protocol type. A guard time of 0xFF indicates a minimal guard time as defined for the selected protocol." start="8" size="8" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="16" size="16" />
    </Register>
    <Register name="RS485CTRL" description="RS-485/EIA-485 Control. Contains controls to configure various aspects of RS-485/EIA-485 modes." start="+0x04C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="NMMEN" description="NMM enable." start="0" size="1">
        <Enum name="DISABLED" description="RS-485/EIA-485 Normal Multidrop Mode (NMM) is disabled." start="0" />
        <Enum name="ENABLED" description="RS-485/EIA-485 Normal Multidrop Mode (NMM) is enabled. In this mode, an address is detected when a received byte causes the USART to set the parity error and generate an interrupt. See Section 20.6.18 RS-485/EIA-485 modes of operation." start="1" />
      </BitField>
      <BitField name="RXDIS" description="Receiver enable." start="1" size="1">
        <Enum name="ENABLED_" description="Enabled." start="0" />
        <Enum name="DISABLED_" description="Disabled." start="1" />
      </BitField>
      <BitField name="AADEN" description="AAD enable" start="2" size="1">
        <Enum name="DISABLED_" description="Disabled." start="0" />
        <Enum name="ENABLED_" description="Enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="3" size="1" />
      <BitField name="DCTRL" description="Direction control for DIR pin." start="4" size="1">
        <Enum name="DISABLE_AUTO_DIRECTI" description="Disable Auto Direction Control." start="0" />
        <Enum name="ENABLE_AUTO_DIRECTIO" description="Enable Auto Direction Control." start="1" />
      </BitField>
      <BitField name="OINV" description="Direction control pin polarity. This bit reverses the polarity of the direction control signal on the DIR pin." start="5" size="1">
        <Enum name="LOW_THE_DIRECTION_C" description="Low. The direction control pin will be driven to logic 0 when the transmitter has data to be sent. It will be driven to logic 1 after the last bit of data has been transmitted." start="0" />
        <Enum name="HIGH_THE_DIRECTION_" description="High. The direction control pin will be driven to logic 1 when the transmitter has data to be sent. It will be driven to logic 0 after the last bit of data has been transmitted." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="6" size="26" />
    </Register>
    <Register name="RS485ADRMATCH" description="RS-485/EIA-485 address match. Contains the address match value for RS-485/EIA-485 mode." start="+0x050" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ADRMATCH" description="Contains the address match value." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="RS485DLY" description="RS-485/EIA-485 direction control delay." start="+0x054" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DLY" description="Contains the direction control (U4OE) delay value. This register works in conjunction with an 8-bit counter." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="SYNCCTRL" description="Synchronous mode control register." start="+0x058" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SYNC" description="Enables synchronous mode." start="0" size="1">
        <Enum name="DISABLED" description="Disabled" start="0" />
        <Enum name="ENABLED" description="Enabled" start="1" />
      </BitField>
      <BitField name="CSRC" description="Clock source select." start="1" size="1">
        <Enum name="SYNCHRONOUS_SLAVE_MO" description="Synchronous slave mode (SCLK in)" start="0" />
        <Enum name="SYNCHRONOUS_MASTER_M" description="Synchronous master mode (SCLK out)" start="1" />
      </BitField>
      <BitField name="FES" description="Falling edge sampling." start="2" size="1">
        <Enum name="RXD_IS_SAMPLED_ON_TH" description="RxD is sampled on the rising edge of SCLK" start="0" />
        <Enum name="RXD_IS_SAMPLED_ON_TH" description="RxD is sampled on the falling edge of SCLK" start="1" />
      </BitField>
      <BitField name="TSBYPASS" description="Transmit synchronization bypass in synchronous slave mode." start="3" size="1">
        <Enum name="THE_INPUT_CLOCK_IS_S" description="The input clock is synchronized prior to being used in clock edge detection logic." start="0" />
        <Enum name="THE_INPUT_CLOCK_IS_N" description="The input clock is not synchronized prior to being used in clock edge detection logic. This allows for a high er input clock rate at the expense of potential metastability." start="1" />
      </BitField>
      <BitField name="CSCEN" description="Continuous master clock enable (used only when CSRC is 1)" start="4" size="1">
        <Enum name="SCLK_CYCLES_ONLY_WHE" description="SCLK cycles only when characters are being sent on TxD" start="0" />
        <Enum name="SCLK_RUNS_CONTINUOUS" description="SCLK runs continuously (characters can be received on RxD independently from transmission on TxD)" start="1" />
      </BitField>
      <BitField name="SSSDIS" description="Start/stop bits" start="5" size="1">
        <Enum name="SEND_START_AND_STOP_" description="Send start and stop bits as in other modes." start="0" />
        <Enum name="NOSTARTSTOPBIT" description="Do not send start/stop bits." start="1" />
      </BitField>
      <BitField name="CCCLR" description="Continuous clock clear" start="6" size="1">
        <Enum name="CSCEN_IS_UNDER_SOFTW" description="CSCEN is under software control." start="0" />
        <Enum name="HARDWARE_CLEARS_CSCE" description="Hardware clears CSCEN after each character is received." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="6" size="26" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2S" description="I2S interface" start="0x400A8000">
    <Register name="DAO" description="I2S Digital Audio Output Register. Contains control bits for the I2S transmit channel." start="+0x000" access="Read/Write" reset_value="0x87E1" reset_mask="0xFFFFFFFF">
      <BitField name="WORDWIDTH" description="Selects the number of bytes in data as follows:" start="0" size="2">
        <Enum name="8_BIT_DATA" description="8-bit data" start="0x0" />
        <Enum name="16_BIT_DATA" description="16-bit data" start="0x1" />
        <Enum name="32_BIT_DATA" description="32-bit data" start="0x3" />
      </BitField>
      <BitField name="MONO" description="When 1, data is of monaural format. When 0, the data is in stereo format." start="2" size="1" />
      <BitField name="STOP" description="When 1, disables accesses on FIFOs, places the transmit channel in mute mode." start="3" size="1" />
      <BitField name="RESET" description="When 1, asynchronously resets the transmit channel and FIFO." start="4" size="1" />
      <BitField name="WS_SEL" description="When 0, the interface is in master mode. When 1, the interface is in slave mode. See Section 34.7.2 for a summary of useful combinations for this bit with TXMODE." start="5" size="1" />
      <BitField name="WS_HALFPERIOD" description="Word select half period minus 1, i.e. WS 64clk period -&gt; ws_halfperiod = 31." start="6" size="9" />
      <BitField name="MUTE" description="When 1, the transmit channel sends only zeroes." start="15" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="16" size="16" />
    </Register>
    <Register name="DAI" description="I2S Digital Audio Input Register. Contains control bits for the I2S receive channel." start="+0x004" access="Read/Write" reset_value="0x07E1" reset_mask="0xFFFFFFFF">
      <BitField name="WORDWIDTH" description="Selects the number of bytes in data as follows:" start="0" size="2">
        <Enum name="8_BIT_DATA" description="8-bit data" start="0x0" />
        <Enum name="16_BIT_DATA" description="16-bit data" start="0x1" />
        <Enum name="32_BIT_DATA" description="32-bit data" start="0x3" />
      </BitField>
      <BitField name="MONO" description="When 1, data is of monaural format. When 0, the data is in stereo format." start="2" size="1" />
      <BitField name="STOP" description="When 1, disables accesses on FIFOs, places the transmit channel in mute mode." start="3" size="1" />
      <BitField name="RESET" description="When 1, asynchronously reset the transmit channel and FIFO." start="4" size="1" />
      <BitField name="WS_SEL" description="When 0, the interface is in master mode. When 1, the interface is in slave mode. See Section 34.7.2 for a summary of useful combinations for this bit with RXMODE." start="5" size="1" />
      <BitField name="WS_HALFPERIOD" description="Word select half period minus 1, i.e. WS 64clk period -&gt; ws_halfperiod = 31." start="6" size="9" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="15" size="17" />
    </Register>
    <Register name="TXFIFO" description="I2S Transmit FIFO. Access register for the 8 x 32-bit transmitter FIFO." start="+0x008" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="I2STXFIFO" description="8 x 32-bit transmit FIFO." start="0" size="32" />
    </Register>
    <Register name="RXFIFO" description="I2S Receive FIFO. Access register for the 8 x 32-bit receiver FIFO." start="+0x00C" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="I2SRXFIFO" description="8 x 32-bit transmit FIFO." start="0" size="32" />
    </Register>
    <Register name="STATE" description="I2S Status Feedback Register. Contains status information about the I2S interface." start="+0x010" access="ReadOnly" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField name="IRQ" description="This bit reflects the presence of Receive Interrupt or Transmit Interrupt. This is determined by comparing the current FIFO levels to the rx_depth_irq and tx_depth_irq fields in the IRQ register." start="0" size="1" />
      <BitField name="DMAREQ1" description="This bit reflects the presence of Receive or Transmit DMA Request 1. This is determined by comparing the current FIFO levels to the rx_depth_dma1 and tx_depth_dma1 fields in the DMA1 register." start="1" size="1" />
      <BitField name="DMAREQ2" description="This bit reflects the presence of Receive or Transmit DMA Request 2. This is determined by comparing the current FIFO levels to the rx_depth_dma2 and tx_depth_dma2 fields in the DMA2 register." start="2" size="1" />
      <BitField name="RESERVED" description="Reserved." start="3" size="5" />
      <BitField name="RX_LEVEL" description="Reflects the current level of the Receive FIFO." start="8" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="12" size="4" />
      <BitField name="TX_LEVEL" description="Reflects the current level of the Transmit FIFO." start="16" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="20" size="12" />
    </Register>
    <Register name="DMA1" description="I2S DMA Configuration Register 1. Contains control information for DMA request 1." start="+0x014" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RX_DMA1_ENABLE" description="When 1, enables DMA1 for I2S receive." start="0" size="1" />
      <BitField name="TX_DMA1_ENABLE" description="When 1, enables DMA1 for I2S transmit." start="1" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="2" size="6" />
      <BitField name="RX_DEPTH_DMA1" description="Set the FIFO level that triggers a receive DMA request on DMA1." start="8" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="12" size="4" />
      <BitField name="TX_DEPTH_DMA1" description="Set the FIFO level that triggers a transmit DMA request on DMA1." start="16" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="20" size="12" />
    </Register>
    <Register name="DMA2" description="I2S DMA Configuration Register 2. Contains control information for DMA request 2." start="+0x018" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RX_DMA2_ENABLE" description="When 1, enables DMA1 for I2S receive." start="0" size="1" />
      <BitField name="TX_DMA2_ENABLE" description="When 1, enables DMA1 for I2S transmit." start="1" size="1" />
      <BitField name="RESERVED" description="Reserved." start="2" size="6" />
      <BitField name="RX_DEPTH_DMA2" description="Set the FIFO level that triggers a receive DMA request on DMA2." start="8" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="12" size="4" />
      <BitField name="TX_DEPTH_DMA2" description="Set the FIFO level that triggers a transmit DMA request on DMA2." start="16" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="20" size="12" />
    </Register>
    <Register name="IRQ" description="I2S Interrupt Request Control Register. Contains bits that control how the I2S interrupt request is generated." start="+0x01C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RX_IRQ_ENABLE" description="When 1, enables I2S receive interrupt." start="0" size="1" />
      <BitField name="TX_IRQ_ENABLE" description="When 1, enables I2S transmit interrupt." start="1" size="1" />
      <BitField name="RESERVED" description="Reserved." start="2" size="6" />
      <BitField name="RX_DEPTH_IRQ" description="Set the FIFO level on which to create an irq request." start="8" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="12" size="4" />
      <BitField name="TX_DEPTH_IRQ" description="Set the FIFO level on which to create an irq request." start="16" size="4" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="20" size="12" />
    </Register>
    <Register name="TXRATE" description="I2S Transmit MCLK divider. This register determines the I2S TX MCLK rate by specifying the value to divide PCLK by in order to produce MCLK." start="+0x020" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="Y_DIVIDER" description="I2S transmit MCLK rate denominator. This value is used to divide PCLK to produce the transmit MCLK. Eight bits of fractional divide supports a wide range of possibilities. A value of 0 stops the clock." start="0" size="8" />
      <BitField name="X_DIVIDER" description="I2S transmit MCLK rate numerator. This value is used to multiply PCLK by to produce the transmit MCLK. A value of 0 stops the clock. Eight bits of fractional divide supports a wide range of possibilities. Note: the resulting ratio X/Y is divided by 2." start="8" size="8" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="16" size="16" />
    </Register>
    <Register name="RXRATE" description="I2S Receive MCLK divider. This register determines the I2S RX MCLK rate by specifying the value to divide PCLK by in order to produce MCLK." start="+0x024" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="Y_DIVIDER" description="I2S receive MCLK rate denominator. This value is used to divide PCLK to produce the receive MCLK. Eight bits of fractional divide supports a wide range of possibilities. A value of 0 stops the clock." start="0" size="8" />
      <BitField name="X_DIVIDER" description="I2S receive MCLK rate numerator. This value is used to multiply PCLK by to produce the receive MCLK. A value of 0 stops the clock. Eight bits of fractional divide supports a wide range of possibilities. Note: the resulting ratio X/Y is divided by 2." start="8" size="8" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="16" size="16" />
    </Register>
    <Register name="TXBITRATE" description="I2S Transmit bit rate divider. This register determines the I2S transmit bit rate by specifying the value to divide TX_MCLK by in order to produce the transmit bit clock." start="+0x028" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TX_BITRATE" description="I2S transmit bit rate. This value plus one is used to divide TX_MCLK to produce the transmit bit clock." start="0" size="6" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="6" size="26" />
    </Register>
    <Register name="RXBITRATE" description="I2S Receive bit rate divider. This register determines the I2S receive bit rate by specifying the value to divide RX_MCLK by in order to produce the receive bit clock." start="+0x02C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RX_BITRATE" description="I2S receive bit rate. This value plus one is used to divide RX_MCLK to produce the receive bit clock." start="0" size="6" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="6" size="26" />
    </Register>
    <Register name="TXMODE" description="I2S Transmit mode control." start="+0x030" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TXCLKSEL" description="Clock source selection for the transmit bit clock divider." start="0" size="2">
        <Enum name="SELECT_THE_TX_FRACTI" description="Select the TX fractional rate divider clock output as the source" start="0x0" />
        <Enum name="SELECT_THE_RX_MCLK_S" description="Select the RX_MCLK signal as the TX_MCLK clock source" start="0x2" />
      </BitField>
      <BitField name="TX4PIN" description="Transmit 4-pin mode selection. When 1, enables 4-pin mode." start="2" size="1" />
      <BitField name="TXMCENA" description="Enable for the TX_MCLK output. When 0, output of TX_MCLK is not enabled. When 1, output of TX_MCLK is enabled." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="RXMODE" description="I2S Receive mode control." start="+0x034" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RXCLKSEL" description="Clock source selection for the receive bit clock divider." start="0" size="2">
        <Enum name="SELECT_THE_RX_FRACTI" description="Select the RX fractional rate divider clock output as the source" start="0x0" />
        <Enum name="SELECT_THE_TX_MCLK_S" description="Select the TX_MCLK signal as the RX_MCLK clock source" start="0x2" />
      </BitField>
      <BitField name="RX4PIN" description="Receive 4-pin mode selection. When 1, enables 4-pin mode." start="2" size="1" />
      <BitField name="RXMCENA" description="Enable for the RX_MCLK output. When 0, output of RX_MCLK is not enabled. When 1, output of RX_MCLK is enabled." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SSP2" description="SSP controller" start="0x400AC000">
    <Register name="CR0" description="Control Register 0. Selects the serial clock rate, bus type, and data size." start="+0x000" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DSS" description="Data Size Select. This field controls the number of bits transferred in each frame. Values 0000-0010 are not supported and should not be used." start="0" size="4">
        <Enum name="4_BIT_TRANSFER" description="4-bit transfer" start="0x3" />
        <Enum name="5_BIT_TRANSFER" description="5-bit transfer" start="0x4" />
        <Enum name="6_BIT_TRANSFER" description="6-bit transfer" start="0x5" />
        <Enum name="7_BIT_TRANSFER" description="7-bit transfer" start="0x6" />
        <Enum name="8_BIT_TRANSFER" description="8-bit transfer" start="0x7" />
        <Enum name="9_BIT_TRANSFER" description="9-bit transfer" start="0x8" />
        <Enum name="10_BIT_TRANSFER" description="10-bit transfer" start="0x9" />
        <Enum name="11_BIT_TRANSFER" description="11-bit transfer" start="0xA" />
        <Enum name="12_BIT_TRANSFER" description="12-bit transfer" start="0xB" />
        <Enum name="13_BIT_TRANSFER" description="13-bit transfer" start="0xC" />
        <Enum name="14_BIT_TRANSFER" description="14-bit transfer" start="0xD" />
        <Enum name="15_BIT_TRANSFER" description="15-bit transfer" start="0xE" />
        <Enum name="16_BIT_TRANSFER" description="16-bit transfer" start="0xF" />
      </BitField>
      <BitField name="FRF" description="Frame Format." start="4" size="2">
        <Enum name="SPI" description="SPI" start="0x0" />
        <Enum name="TI" description="TI" start="0x1" />
        <Enum name="MICROWIRE" description="Microwire" start="0x2" />
        <Enum name="THIS_COMBINATION_IS_" description="This combination is not supported and should not be used." start="0x3" />
      </BitField>
      <BitField name="CPOL" description="Clock Out Polarity. This bit is only used in SPI mode." start="6" size="1">
        <Enum name="BUS_LOW" description="SSP controller maintains the bus clock low between frames." start="0" />
        <Enum name="BUS_HIGH" description="SSP controller maintains the bus clock high between frames." start="1" />
      </BitField>
      <BitField name="CPHA" description="Clock Out Phase. This bit is only used in SPI mode." start="7" size="1">
        <Enum name="FIRST_CLOCK" description="SSP controller captures serial data on the first clock transition of the frame, that is, the transition away from the inter-frame state of the clock line." start="0" />
        <Enum name="SECOND_CLOCK" description="SSP controller captures serial data on the second clock transition of the frame, that is, the transition back to the inter-frame state of the clock line." start="1" />
      </BitField>
      <BitField name="SCR" description="Serial Clock Rate. The number of prescaler-output clocks per bit on the bus, minus one. Given that CPSDVSR is the prescale divider, and the APB clock PCLK clocks the prescaler, the bit frequency is PCLK / (CPSDVSR X [SCR+1])." start="8" size="8" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="16" size="16" />
    </Register>
    <Register name="CR1" description="Control Register 1. Selects master/slave and other modes." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="LBM" description="Loop Back Mode." start="0" size="1">
        <Enum name="NORMAL" description="During normal operation." start="0" />
        <Enum name="OUPTU" description="Serial input is taken from the serial output (MOSI or MISO) rather than the serial input pin (MISO or MOSI respectively)." start="1" />
      </BitField>
      <BitField name="SSE" description="SSP Enable." start="1" size="1">
        <Enum name="DISABLED" description="The SSP controller is disabled." start="0" />
        <Enum name="ENABLED" description="The SSP controller will interact with other devices on the serial bus. Software should write the appropriate control information to the other SSP registers and interrupt controller registers, before setting this bit." start="1" />
      </BitField>
      <BitField name="MS" description="Master/Slave Mode.This bit can only be written when the SSE bit is 0." start="2" size="1">
        <Enum name="MASTER" description="The SSP controller acts as a master on the bus, driving the SCLK, MOSI, and SSEL lines and receiving the MISO line." start="0" />
        <Enum name="SLAVE" description="The SSP controller acts as a slave on the bus, driving MISO line and receiving SCLK, MOSI, and SSEL lines." start="1" />
      </BitField>
      <BitField name="SOD" description="Slave Output Disable. This bit is relevant only in slave mode (MS = 1). If it is 1, this blocks this SSP controller from driving the transmit data line (MISO)." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="DR" description="Data Register. Writes fill the transmit FIFO, and reads empty the receive FIFO." start="+0x008" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="Write: software can write data to be sent in a future frame to this register whenever the TNF bit in the Status register is 1, indicating that the Tx FIFO is not full. If the Tx FIFO was previously empty and the SSP controller is not busy on the bus, transmission of the data will begin immediately. Otherwise the data written to this register will be sent as soon as all previous data has been sent (and received). If the data length is less than 16 bits, software must right-justify the data written to this register. Read: software can read data from this register whenever the RNE bit in the Status register is 1, indicating that the Rx FIFO is not empty. When software reads this register, the SSP controller returns data from the least recent frame in the Rx FIFO. If the data length is less than 16 bits, the data is right-justified in this field with higher order bits filled with 0s." start="0" size="16" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="16" size="16" />
    </Register>
    <Register name="SR" description="Status Register" start="+0x00C" access="ReadOnly" reset_value="0x00000003" reset_mask="0xFFFFFFFF">
      <BitField name="TFE" description="Transmit FIFO Empty. This bit is 1 is the Transmit FIFO is empty, 0 if not." start="0" size="1" />
      <BitField name="TNF" description="Transmit FIFO Not Full. This bit is 0 if the Tx FIFO is full, 1 if not." start="1" size="1" />
      <BitField name="RNE" description="Receive FIFO Not Empty. This bit is 0 if the Receive FIFO is empty, 1 if not." start="2" size="1" />
      <BitField name="RFF" description="Receive FIFO Full. This bit is 1 if the Receive FIFO is full, 0 if not." start="3" size="1" />
      <BitField name="BSY" description="Busy. This bit is 0 if the SSPn controller is idle, or 1 if it is currently sending/receiving a frame and/or the Tx FIFO is not empty." start="4" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="5" size="27" />
    </Register>
    <Register name="CPSR" description="Clock Prescale Register" start="+0x010" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CPSDVSR" description="This even value between 2 and 254, by which PCLK is divided to yield the prescaler output clock. Bit 0 always reads as 0." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="8" size="24" />
    </Register>
    <Register name="IMSC" description="Interrupt Mask Set and Clear Register" start="+0x014" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RORIM" description="Software should set this bit to enable interrupt when a Receive Overrun occurs, that is, when the Rx FIFO is full and another frame is completely received. The ARM spec implies that the preceding frame data is overwritten by the new frame data when this occurs." start="0" size="1" />
      <BitField name="RTIM" description="Software should set this bit to enable interrupt when a Receive Time-out condition occurs. A Receive Time-out occurs when the Rx FIFO is not empty, and no has not been read for a time-out period. The time-out period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR X [SCR+1])." start="1" size="1" />
      <BitField name="RXIM" description="Software should set this bit to enable interrupt when the Rx FIFO is at least half full." start="2" size="1" />
      <BitField name="TXIM" description="Software should set this bit to enable interrupt when the Tx FIFO is at least half empty." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="RIS" description="Raw Interrupt Status Register" start="+0x018" access="ReadOnly" reset_value="0x00000008" reset_mask="0xFFFFFFFF">
      <BitField name="RORRIS" description="This bit is 1 if another frame was completely received while the RxFIFO was full. The ARM spec implies that the preceding frame data is overwritten by the new frame data when this occurs." start="0" size="1" />
      <BitField name="RTRIS" description="This bit is 1 if the Rx FIFO is not empty, and has not been read for a time-out period. The time-out period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR X [SCR+1])." start="1" size="1" />
      <BitField name="RXRIS" description="This bit is 1 if the Rx FIFO is at least half full." start="2" size="1" />
      <BitField name="TXRIS" description="This bit is 1 if the Tx FIFO is at least half empty." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="MIS" description="Masked Interrupt Status Register" start="+0x01C" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RORMIS" description="This bit is 1 if another frame was completely received while the RxFIFO was full, and this interrupt is enabled." start="0" size="1" />
      <BitField name="RTMIS" description="This bit is 1 if the Rx FIFO is not empty, has not been read for a time-out period, and this interrupt is enabled. The time-out period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR X [SCR+1])." start="1" size="1" />
      <BitField name="RXMIS" description="This bit is 1 if the Rx FIFO is at least half full, and this interrupt is enabled." start="2" size="1" />
      <BitField name="TXMIS" description="This bit is 1 if the Tx FIFO is at least half empty, and this interrupt is enabled." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="4" size="28" />
    </Register>
    <Register name="ICR" description="SSPICR Interrupt Clear Register" start="+0x020" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RORIC" description="Writing a 1 to this bit clears the   frame was received when RxFIFO was full interrupt." start="0" size="1" />
      <BitField name="RTIC" description="Writing a 1 to this bit clears the Rx FIFO was not empty and has not been read for a time-out period interrupt. The time-out period is the same for master and slave modes and is determined by the SSP bit rate: 32 bits at PCLK / (CPSDVSR / [SCR+1])." start="1" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="2" size="30" />
    </Register>
    <Register name="DMACR" description="SSP0 DMA control register" start="+0x024" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RXDMAE" description="Receive DMA Enable. When this bit is set to one 1, DMA for the receive FIFO is enabled, otherwise receive DMA is disabled." start="0" size="1" />
      <BitField name="TXDMAE" description="Transmit DMA Enable. When this bit is set to one 1, DMA for the transmit FIFO is enabled, otherwise transmit DMA is disabled" start="1" size="1" />
      <BitField name="RESERVED" description="Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined." start="2" size="30" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCPWM" description="Motor Control PWM" start="0x400B8000">
    <Register name="CON" description="PWM Control read address" start="+0x000" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RUN0" description="Stops/starts timer channel 0." start="0" size="1">
        <Enum name="STOP_" description="Stop." start="0" />
        <Enum name="RUN_" description="Run." start="1" />
      </BitField>
      <BitField name="CENTER0" description="Edge/center aligned operation for channel 0." start="1" size="1">
        <Enum name="EDGE_ALIGNED_" description="Edge-aligned." start="0" />
        <Enum name="CENTER_ALIGNED_" description="Center-aligned." start="1" />
      </BitField>
      <BitField name="POLA0" description="Selects polarity of the MCOA0 and MCOB0 pins." start="2" size="1">
        <Enum name="PASSIVE_STATE_IS_LOW" description="Passive state is LOW, active state is HIGH." start="0" />
        <Enum name="PASSIVE_STATE_IS_HIG" description="Passive state is HIGH, active state is LOW." start="1" />
      </BitField>
      <BitField name="DTE0" description="Controls the dead-time feature for channel 0." start="3" size="1">
        <Enum name="DEAD_TIME_DISABLED_" description="Dead-time disabled." start="0" />
        <Enum name="DEAD_TIME_ENABLED_" description="Dead-time enabled." start="1" />
      </BitField>
      <BitField name="DISUP0" description="Enable/disable updates of functional registers for channel 0 (see Section 24.8.2)." start="4" size="1">
        <Enum name="UPDATE" description="Functional registers are updated from the write registers at the end of each PWM cycle." start="0" />
        <Enum name="NOUPDATE" description="Functional registers remain the same as long as the timer is running." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="5" size="3" />
      <BitField name="RUN1" description="Stops/starts timer channel 1." start="8" size="1">
        <Enum name="STOP_" description="Stop." start="0" />
        <Enum name="RUN_" description="Run." start="1" />
      </BitField>
      <BitField name="CENTER1" description="Edge/center aligned operation for channel 1." start="9" size="1">
        <Enum name="EDGE_ALIGNED_" description="Edge-aligned." start="0" />
        <Enum name="CENTER_ALIGNED_" description="Center-aligned." start="1" />
      </BitField>
      <BitField name="POLA1" description="Selects polarity of the MCOA1 and MCOB1 pins." start="10" size="1">
        <Enum name="PASSIVE_STATE_IS_LOW" description="Passive state is LOW, active state is HIGH." start="0" />
        <Enum name="PASSIVE_STATE_IS_HIG" description="Passive state is HIGH, active state is LOW." start="1" />
      </BitField>
      <BitField name="DTE1" description="Controls the dead-time feature for channel 1." start="11" size="1">
        <Enum name="DEAD_TIME_DISABLED_" description="Dead-time disabled." start="0" />
        <Enum name="DEAD_TIME_ENABLED_" description="Dead-time enabled." start="1" />
      </BitField>
      <BitField name="DISUP1" description="Enable/disable updates of functional registers for channel 1 (see Section 24.8.2)." start="12" size="1">
        <Enum name="UPDATE" description="Functional registers are updated from the write registers at the end of each PWM cycle." start="0" />
        <Enum name="NOUPDATE" description="Functional registers remain the same as long as the timer is running." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="13" size="3" />
      <BitField name="RUN2" description="Stops/starts timer channel 2." start="16" size="1">
        <Enum name="STOP_" description="Stop." start="0" />
        <Enum name="RUN_" description="Run." start="1" />
      </BitField>
      <BitField name="CENTER2" description="Edge/center aligned operation for channel 2." start="17" size="1">
        <Enum name="EDGE_ALIGNED_" description="Edge-aligned." start="0" />
        <Enum name="CENTER_ALIGNED_" description="Center-aligned." start="1" />
      </BitField>
      <BitField name="POLA2" description="Selects polarity of the MCOA2 and MCOB2 pins." start="18" size="1">
        <Enum name="PASSIVE_STATE_IS_LOW" description="Passive state is LOW, active state is HIGH." start="0" />
        <Enum name="PASSIVE_STATE_IS_HIG" description="Passive state is HIGH, active state is LOW." start="1" />
      </BitField>
      <BitField name="DTE2" description="Controls the dead-time feature for channel 1." start="19" size="1">
        <Enum name="DEAD_TIME_DISABLED_" description="Dead-time disabled." start="0" />
        <Enum name="DEAD_TIME_ENABLED_" description="Dead-time enabled." start="1" />
      </BitField>
      <BitField name="DISUP2" description="Enable/disable updates of functional registers for channel 2 (see Section 24.8.2)." start="20" size="1">
        <Enum name="UPDATE" description="Functional registers are updated from the write registers at the end of each PWM cycle." start="0" />
        <Enum name="NOUPDATE" description="Functional registers remain the same as long as the timer is running." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="21" size="8" />
      <BitField name="INVBDC" description="Controls the polarity of the MCOB outputs for all 3 channels. This bit is typically set to 1 only in 3-phase DC mode." start="29" size="1">
        <Enum name="OPPOSITE" description="The MCOB outputs have opposite polarity from the MCOA outputs (aside from dead time)." start="0" />
        <Enum name="SAME" description="The MCOB outputs have the same basic polarity as the MCOA outputs. (see Section 24.8.6)" start="1" />
      </BitField>
      <BitField name="ACMODE" description="3-phase AC mode select (see Section 24.8.7)." start="30" size="1">
        <Enum name="3_PHASE_AC_MODE_OFF" description="3-phase AC-mode off: Each PWM channel uses its own timer-counter and period register." start="0" />
        <Enum name="3_PHASE_AC_MODE_ON_" description="3-phase AC-mode on: All PWM channels use the timer-counter and period register of channel 0." start="1" />
      </BitField>
      <BitField name="DCMODE" description="3-phase DC mode select (see Section 24.8.6)." start="31" size="1">
        <Enum name="3_PHASE_DC_MODE_OFF" description="3-phase DC mode off: PWM channels are independent (unless bit ACMODE = 1)" start="0" />
        <Enum name="3_PHASE_DC_MODE_ON_" description="3-phase DC mode on: The internal MCOA0 output is routed through the CP register (i.e. a mask) register to all six PWM outputs." start="1" />
      </BitField>
    </Register>
    <Register name="CON_SET" description="PWM Control set address" start="+0x004" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RUN0_SET" description="Writing a one sets the corresponding bit in the CON register." start="0" size="1" />
      <BitField name="CENTER0_SET" description="Writing a one sets the corresponding bit in the CON register." start="1" size="1" />
      <BitField name="POLA0_SET" description="Writing a one sets the corresponding bit in the CON register." start="2" size="1" />
      <BitField name="DTE0_SET" description="Writing a one sets the corresponding bit in the CON register." start="3" size="1" />
      <BitField name="DISUP0_SET" description="Writing a one sets the corresponding bit in the CON register." start="4" size="1" />
      <BitField name="RESERVED" description="Writing a one sets the corresponding bit in the CON register." start="5" size="3" />
      <BitField name="RUN1_SET" description="Writing a one sets the corresponding bit in the CON register." start="8" size="1" />
      <BitField name="CENTER1_SET" description="Writing a one sets the corresponding bit in the CON register." start="9" size="1" />
      <BitField name="POLA1_SET" description="Writing a one sets the corresponding bit in the CON register." start="10" size="1" />
      <BitField name="DTE1_SET" description="Writing a one sets the corresponding bit in the CON register." start="11" size="1" />
      <BitField name="DISUP1_SET" description="Writing a one sets the corresponding bit in the CON register." start="12" size="1" />
      <BitField name="RESERVED" description="Writing a one sets the corresponding bit in the CON register." start="13" size="3" />
      <BitField name="RUN2_SET" description="Writing a one sets the corresponding bit in the CON register." start="16" size="1" />
      <BitField name="CENTER2_SET" description="Writing a one sets the corresponding bit in the CON register." start="17" size="1" />
      <BitField name="POLA2_SET" description="Writing a one sets the corresponding bit in the CON register." start="18" size="1" />
      <BitField name="DTE2_SET" description="Writing a one sets the corresponding bit in the CON register." start="19" size="1" />
      <BitField name="DISUP2_SET" description="Writing a one sets the corresponding bit in the CON register." start="20" size="1" />
      <BitField name="RESERVED" description="Writing a one sets the corresponding bit in the CON register." start="21" size="8" />
      <BitField name="INVBDC_SET" description="Writing a one sets the corresponding bit in the CON register." start="29" size="1" />
      <BitField name="ACMODE_SET" description="Writing a one sets the corresponding bit in the CON register." start="30" size="1" />
      <BitField name="DCMODE_SET" description="Writing a one sets the corresponding bit in the CON register." start="31" size="1" />
    </Register>
    <Register name="CON_CLR" description="PWM Control clear address" start="+0x008" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RUN0_CLR" description="Writing a one clears the corresponding bit in the CON register." start="0" size="1" />
      <BitField name="CENTER0_CLR" description="Writing a one clears the corresponding bit in the CON register." start="1" size="1" />
      <BitField name="POLA0_CLR" description="Writing a one clears the corresponding bit in the CON register." start="2" size="1" />
      <BitField name="DTE0_CLR" description="Writing a one clears the corresponding bit in the CON register." start="3" size="1" />
      <BitField name="DISUP0_CLR" description="Writing a one clears the corresponding bit in the CON register." start="4" size="1" />
      <BitField name="RESERVED" description="Writing a one clears the corresponding bit in the CON register." start="5" size="3" />
      <BitField name="RUN1_CLR" description="Writing a one clears the corresponding bit in the CON register." start="8" size="1" />
      <BitField name="CENTER1_CLR" description="Writing a one clears the corresponding bit in the CON register." start="9" size="1" />
      <BitField name="POLA1_CLR" description="Writing a one clears the corresponding bit in the CON register." start="10" size="1" />
      <BitField name="DTE1_CLR" description="Writing a one clears the corresponding bit in the CON register." start="11" size="1" />
      <BitField name="DISUP1_CLR" description="Writing a one clears the corresponding bit in the CON register." start="12" size="1" />
      <BitField name="RESERVED" description="Writing a one clears the corresponding bit in the CON register." start="13" size="3" />
      <BitField name="RUN2_CLR" description="Writing a one clears the corresponding bit in the CON register." start="16" size="1" />
      <BitField name="CENTER2_CLR" description="Writing a one clears the corresponding bit in the CON register." start="17" size="1" />
      <BitField name="POLA2_CLR" description="Writing a one clears the corresponding bit in the CON register." start="18" size="1" />
      <BitField name="DTE2_CLR" description="Writing a one clears the corresponding bit in the CON register." start="19" size="1" />
      <BitField name="DISUP2_CLR" description="Writing a one clears the corresponding bit in the CON register." start="20" size="1" />
      <BitField name="RESERVED" description="Writing a one clears the corresponding bit in the CON register." start="21" size="8" />
      <BitField name="INVBDC_CLR" description="Writing a one clears the corresponding bit in the CON register." start="29" size="1" />
      <BitField name="ACMOD_CLR" description="Writing a one clears the corresponding bit in the CON register." start="30" size="1" />
      <BitField name="DCMODE_CLR" description="Writing a one clears the corresponding bit in the CON register." start="31" size="1" />
    </Register>
    <Register name="CAPCON" description="Capture Control read address" start="+0x00C" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CAP0MCI0_RE" description="A 1 in this bit enables a channel 0 capture event on a rising edge on MCI0." start="0" size="1" />
      <BitField name="CAP0MCI0_FE" description="A 1 in this bit enables a channel 0 capture event on a falling edge on MCI0." start="1" size="1" />
      <BitField name="CAP0MCI1_RE" description="A 1 in this bit enables a channel 0 capture event on a rising edge on MCI1." start="2" size="1" />
      <BitField name="CAP0MCI1_FE" description="A 1 in this bit enables a channel 0 capture event on a falling edge on MCI1." start="3" size="1" />
      <BitField name="CAP0MCI2_RE" description="A 1 in this bit enables a channel 0 capture event on a rising edge on MCI2." start="4" size="1" />
      <BitField name="CAP0MCI2_FE" description="A 1 in this bit enables a channel 0 capture event on a falling edge on MCI2." start="5" size="1" />
      <BitField name="CAP1MCI0_RE" description="A 1 in this bit enables a channel 1 capture event on a rising edge on MCI0." start="6" size="1" />
      <BitField name="CAP1MCI0_FE" description="A 1 in this bit enables a channel 1 capture event on a falling edge on MCI0." start="7" size="1" />
      <BitField name="CAP1MCI1_RE" description="A 1 in this bit enables a channel 1 capture event on a rising edge on MCI1." start="8" size="1" />
      <BitField name="CAP1MCI1_FE" description="A 1 in this bit enables a channel 1 capture event on a falling edge on MCI1." start="9" size="1" />
      <BitField name="CAP1MCI2_RE" description="A 1 in this bit enables a channel 1 capture event on a rising edge on MCI2." start="10" size="1" />
      <BitField name="CAP1MCI2_FE" description="A 1 in this bit enables a channel 1 capture event on a falling edge on MCI2." start="11" size="1" />
      <BitField name="CAP2MCI0_RE" description="A 1 in this bit enables a channel 2 capture event on a rising edge on MCI0." start="12" size="1" />
      <BitField name="CAP2MCI0_FE" description="A 1 in this bit enables a channel 2 capture event on a falling edge on MCI0." start="13" size="1" />
      <BitField name="CAP2MCI1_RE" description="A 1 in this bit enables a channel 2 capture event on a rising edge on MCI1." start="14" size="1" />
      <BitField name="CAP2MCI1_FE" description="A 1 in this bit enables a channel 2 capture event on a falling edge on MCI1." start="15" size="1" />
      <BitField name="CAP2MCI2_RE" description="A 1 in this bit enables a channel 2 capture event on a rising edge on MCI2." start="16" size="1" />
      <BitField name="CAP2MCI2_FE" description="A 1 in this bit enables a channel 2 capture event on a falling edge on MCI2." start="17" size="1" />
      <BitField name="RT0" description="If this bit is 1, TC0 is reset by a channel 0 capture event." start="18" size="1" />
      <BitField name="RT1" description="If this bit is 1, TC1 is reset by a channel 1 capture event." start="19" size="1" />
      <BitField name="RT2" description="If this bit is 1, TC2 is reset by a channel 2 capture event." start="20" size="1" />
      <BitField name="RESERVED" description="Reserved." start="21" size="11" />
    </Register>
    <Register name="CAPCON_SET" description="Capture Control set address" start="+0x010" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="CAP0MCI0_RE_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="0" size="1" />
      <BitField name="CAP0MCI0_FE_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="1" size="1" />
      <BitField name="CAP0MCI1_RE_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="2" size="1" />
      <BitField name="CAP0MCI1_FE_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="3" size="1" />
      <BitField name="CAP0MCI2_RE_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="4" size="1" />
      <BitField name="CAP0MCI2_FE_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="5" size="1" />
      <BitField name="CAP1MCI0_RE_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="6" size="1" />
      <BitField name="CAP1MCI0_FE_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="7" size="1" />
      <BitField name="CAP1MCI1_RE_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="8" size="1" />
      <BitField name="CAP1MCI1_FE_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="9" size="1" />
      <BitField name="CAP1MCI2_RE_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="10" size="1" />
      <BitField name="CAP1MCI2_FE_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="11" size="1" />
      <BitField name="CAP2MCI0_RE_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="12" size="1" />
      <BitField name="CAP2MCI0_FE_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="13" size="1" />
      <BitField name="CAP2MCI1_RE_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="14" size="1" />
      <BitField name="CAP2MCI1_FE_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="15" size="1" />
      <BitField name="CAP2MCI2_RE_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="16" size="1" />
      <BitField name="CAP2MCI2_FE_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="17" size="1" />
      <BitField name="RT0_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="18" size="1" />
      <BitField name="RT1_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="19" size="1" />
      <BitField name="RT2_SET" description="Writing a one sets the corresponding bits in the CAPCON register." start="20" size="1" />
      <BitField name="RESERVED" description="Reserved." start="21" size="11" />
    </Register>
    <Register name="CAPCON_CLR" description="Event Control clear address" start="+0x014" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="CAP0MCI0_RE_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="0" size="1" />
      <BitField name="CAP0MCI0_FE_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="1" size="1" />
      <BitField name="CAP0MCI1_RE_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="2" size="1" />
      <BitField name="CAP0MCI1_FE_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="3" size="1" />
      <BitField name="CAP0MCI2_RE_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="4" size="1" />
      <BitField name="CAP0MCI2_FE_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="5" size="1" />
      <BitField name="CAP1MCI0_RE_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="6" size="1" />
      <BitField name="CAP1MCI0_FE_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="7" size="1" />
      <BitField name="CAP1MCI1_RE_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="8" size="1" />
      <BitField name="CAP1MCI1_FE_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="9" size="1" />
      <BitField name="CAP1MCI2_RE_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="10" size="1" />
      <BitField name="CAP1MCI2_FE_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="11" size="1" />
      <BitField name="CAP2MCI0_RE_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="12" size="1" />
      <BitField name="CAP2MCI0_FE_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="13" size="1" />
      <BitField name="CAP2MCI1_RE_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="14" size="1" />
      <BitField name="CAP2MCI1_FE_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="15" size="1" />
      <BitField name="CAP2MCI2_RE_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="16" size="1" />
      <BitField name="CAP2MCI2_FE_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="17" size="1" />
      <BitField name="RT0_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="18" size="1" />
      <BitField name="RT1_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="19" size="1" />
      <BitField name="RT2_CLR" description="Writing a one clears the corresponding bits in the CAPCON register." start="20" size="1" />
      <BitField name="RESERVED" description="Reserved." start="21" size="11" />
    </Register>
    <Register name="TC[0]" description="Timer Counter register" start="+0x018+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MCTC" description="Timer/Counter value." start="0" size="32" />
    </Register>
    <Register name="TC[1]" description="Timer Counter register" start="+0x018+4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MCTC" description="Timer/Counter value." start="0" size="32" />
    </Register>
    <Register name="TC[2]" description="Timer Counter register" start="+0x018+8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MCTC" description="Timer/Counter value." start="0" size="32" />
    </Register>
    <Register name="LIM[0]" description="Limit register" start="+0x024+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MCLIM" description="Limit value." start="0" size="32" />
    </Register>
    <Register name="LIM[1]" description="Limit register" start="+0x024+4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MCLIM" description="Limit value." start="0" size="32" />
    </Register>
    <Register name="LIM[2]" description="Limit register" start="+0x024+8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MCLIM" description="Limit value." start="0" size="32" />
    </Register>
    <Register name="MAT[0]" description="Match register" start="+0x030+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MCMAT" description="Match value." start="0" size="32" />
    </Register>
    <Register name="MAT[1]" description="Match register" start="+0x030+4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MCMAT" description="Match value." start="0" size="32" />
    </Register>
    <Register name="MAT[2]" description="Match register" start="+0x030+8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MCMAT" description="Match value." start="0" size="32" />
    </Register>
    <Register name="DT" description="Dead time register" start="+0x03C" access="Read/Write" reset_value="0x3FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="DT0" description="Dead time for channel 0.[1]" start="0" size="10" />
      <BitField name="DT1" description="Dead time for channel 1.[2]" start="10" size="10" />
      <BitField name="DT2" description="Dead time for channel 2.[2]" start="20" size="10" />
      <BitField name="RESERVED" description="reserved" start="30" size="2" />
    </Register>
    <Register name="CCP" description="Communication Pattern register" start="+0x040" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CCPA0" description="Communication pattern output A, channel 0." start="0" size="1">
        <Enum name="MCOA0_PASSIVE_" description="MCOA0 passive." start="0" />
        <Enum name="INTERNAL_MCOA0_" description="internal MCOA0." start="1" />
      </BitField>
      <BitField name="CCPB0" description="Communication pattern output B, channel 0." start="1" size="1">
        <Enum name="MCOB0_PASSIVE_" description="MCOB0 passive." start="0" />
        <Enum name="MCOB0_TRACKS_INTERNA" description="MCOB0 tracks internal MCOA0." start="1" />
      </BitField>
      <BitField name="CCPA1" description="Communication pattern output A, channel 1." start="2" size="1">
        <Enum name="MCOA1_PASSIVE_" description="MCOA1 passive." start="0" />
        <Enum name="MCOA1_TRACKS_INTERNA" description="MCOA1 tracks internal MCOA0." start="1" />
      </BitField>
      <BitField name="CCPB1" description="Communication pattern output B, channel 1." start="3" size="1">
        <Enum name="MCOB1_PASSIVE_" description="MCOB1 passive." start="0" />
        <Enum name="MCOB1_TRACKS_INTERNA" description="MCOB1 tracks internal MCOA0." start="1" />
      </BitField>
      <BitField name="CCPA2" description="Communication pattern output A, channel 2." start="4" size="1">
        <Enum name="MCOA2_PASSIVE_" description="MCOA2 passive." start="0" />
        <Enum name="MCOA2_TRACKS_INTERNA" description="MCOA2 tracks internal MCOA0." start="1" />
      </BitField>
      <BitField name="CCPB2" description="Communication pattern output B, channel 2." start="5" size="1">
        <Enum name="MCOB2_PASSIVE_" description="MCOB2 passive." start="0" />
        <Enum name="MCOB2_TRACKS_INTERNA" description="MCOB2 tracks internal MCOA0." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="6" size="26" />
    </Register>
    <Register name="CAP[0]" description="Capture register" start="+0x044+0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CAP" description="Current TC value at a capture event." start="0" size="32" />
    </Register>
    <Register name="CAP[1]" description="Capture register" start="+0x044+4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CAP" description="Current TC value at a capture event." start="0" size="32" />
    </Register>
    <Register name="CAP[2]" description="Capture register" start="+0x044+8" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CAP" description="Current TC value at a capture event." start="0" size="32" />
    </Register>
    <Register name="INTEN" description="Interrupt Enable read address" start="+0x050" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ILIM0" description="Limit interrupt for channel 0." start="0" size="1">
        <Enum name="INTERRUPT_DISABLED_" description="Interrupt disabled." start="0" />
        <Enum name="INTERRUPT_ENABLED_" description="Interrupt enabled." start="1" />
      </BitField>
      <BitField name="IMAT0" description="Match interrupt for channel 0." start="1" size="1">
        <Enum name="INTERRUPT_DISABLED_" description="Interrupt disabled." start="0" />
        <Enum name="INTERRUPT_ENABLED_" description="Interrupt enabled." start="1" />
      </BitField>
      <BitField name="ICAP0" description="Capture interrupt for channel 0." start="2" size="1">
        <Enum name="INTERRUPT_DISABLED_" description="Interrupt disabled." start="0" />
        <Enum name="INTERRUPT_ENABLED_" description="Interrupt enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="3" size="1" />
      <BitField name="ILIM1" description="Limit interrupt for channel 1." start="4" size="1">
        <Enum name="INTERRUPT_DISABLED_" description="Interrupt disabled." start="0" />
        <Enum name="INTERRUPT_ENABLED_" description="Interrupt enabled." start="1" />
      </BitField>
      <BitField name="IMAT1" description="Match interrupt for channel 1." start="5" size="1">
        <Enum name="INTERRUPT_DISABLED_" description="Interrupt disabled." start="0" />
        <Enum name="INTERRUPT_ENABLED_" description="Interrupt enabled." start="1" />
      </BitField>
      <BitField name="ICAP1" description="Capture interrupt for channel 1." start="6" size="1">
        <Enum name="INTERRUPT_DISABLED_" description="Interrupt disabled." start="0" />
        <Enum name="INTERRUPT_ENABLED_" description="Interrupt enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="1" />
      <BitField name="ILIM2" description="Limit interrupt for channel 2." start="8" size="1">
        <Enum name="INTERRUPT_DISABLED_" description="Interrupt disabled." start="0" />
        <Enum name="INTERRUPT_ENABLED_" description="Interrupt enabled." start="1" />
      </BitField>
      <BitField name="IMAT2" description="Match interrupt for channel 2." start="9" size="1">
        <Enum name="INTERRUPT_DISABLED_" description="Interrupt disabled." start="0" />
        <Enum name="INTERRUPT_ENABLED_" description="Interrupt enabled." start="1" />
      </BitField>
      <BitField name="ICAP2" description="Capture interrupt for channel 2." start="10" size="1">
        <Enum name="INTERRUPT_DISABLED_" description="Interrupt disabled." start="0" />
        <Enum name="INTERRUPT_ENABLED_" description="Interrupt enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="4" />
      <BitField name="ABORT" description="Fast abort interrupt." start="15" size="1">
        <Enum name="INTERRUPT_DISABLED_" description="Interrupt disabled." start="0" />
        <Enum name="INTERRUPT_ENABLED_" description="Interrupt enabled." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="16" size="16" />
    </Register>
    <Register name="INTEN_SET" description="Interrupt Enable set address" start="+0x054" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="ILIM0_SET" description="Writing a one sets the corresponding bit in INTEN, thus enabling the interrupt." start="0" size="1" />
      <BitField name="IMAT0_SET" description="Writing a one sets the corresponding bit in INTEN, thus enabling the interrupt." start="1" size="1" />
      <BitField name="ICAP0_SET" description="Writing a one sets the corresponding bit in INTEN, thus enabling the interrupt." start="2" size="1" />
      <BitField name="RESERVED" description="Reserved." start="3" size="1" />
      <BitField name="ILIM1_SET" description="Writing a one sets the corresponding bit in INTEN, thus enabling the interrupt." start="4" size="1" />
      <BitField name="IMAT1_SET" description="Writing a one sets the corresponding bit in INTEN, thus enabling the interrupt." start="5" size="1" />
      <BitField name="ICAP1_SET" description="Writing a one sets the corresponding bit in INTEN, thus enabling the interrupt." start="6" size="1" />
      <BitField name="RESERVED" description="Reserved." start="7" size="1" />
      <BitField name="ILIM2_SET" description="Writing a one sets the corresponding bit in INTEN, thus enabling the interrupt." start="9" size="1" />
      <BitField name="IMAT2_SET" description="Writing a one sets the corresponding bit in INTEN, thus enabling the interrupt." start="10" size="1" />
      <BitField name="ICAP2_SET" description="Writing a one sets the corresponding bit in INTEN, thus enabling the interrupt." start="11" size="1" />
      <BitField name="RESERVED" description="Reserved." start="12" size="3" />
      <BitField name="ABORT_SET" description="Writing a one sets the corresponding bit in INTEN, thus enabling the interrupt." start="15" size="1" />
      <BitField name="RESERVED" description="Reserved." start="16" size="16" />
    </Register>
    <Register name="INTEN_CLR" description="Interrupt Enable clear address" start="+0x058" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="ILIM0_CLR" description="Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt." start="0" size="1" />
      <BitField name="IMAT0_CLR" description="Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt." start="1" size="1" />
      <BitField name="ICAP0_CLR" description="Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt." start="2" size="1" />
      <BitField name="RESERVED" description="Reserved." start="3" size="1" />
      <BitField name="ILIM1_CLR" description="Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt." start="4" size="1" />
      <BitField name="IMAT1_CLR" description="Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt." start="5" size="1" />
      <BitField name="ICAP1_CLR" description="Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt." start="6" size="1" />
      <BitField name="RESERVED" description="Reserved." start="7" size="1" />
      <BitField name="ILIM2_CLR" description="Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt." start="8" size="1" />
      <BitField name="IMAT2_CLR" description="Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt." start="9" size="1" />
      <BitField name="ICAP2_CLR" description="Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt." start="10" size="1" />
      <BitField name="RESERVED" description="Reserved." start="11" size="4" />
      <BitField name="ABORT_CLR" description="Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt." start="15" size="1" />
      <BitField name="RESERVED" description="Reserved." start="16" size="16" />
    </Register>
    <Register name="INTF" description="Interrupt flags read address" start="+0x068" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ILIM0_F" description="Limit interrupt flag for channel 0." start="0" size="1">
        <Enum name="THIS_INTERRUPT_SOURC" description="This interrupt source is not contributing to the MCPWM interrupt request." start="0" />
        <Enum name="IF_THE_CORRESPONDING" description="If the corresponding bit in INTEN is 1, the MCPWM module is asserting its interrupt request to the Interrupt Controller." start="1" />
      </BitField>
      <BitField name="IMAT0_F" description="Match interrupt flag for channel 0." start="1" size="1">
        <Enum name="THIS_INTERRUPT_SOURC" description="This interrupt source is not contributing to the MCPWM interrupt request." start="0" />
        <Enum name="IF_THE_CORRESPONDING" description="If the corresponding bit in INTEN is 1, the MCPWM module is asserting its interrupt request to the Interrupt Controller." start="1" />
      </BitField>
      <BitField name="ICAP0_F" description="Capture interrupt flag for channel 0." start="2" size="1">
        <Enum name="THIS_INTERRUPT_SOURC" description="This interrupt source is not contributing to the MCPWM interrupt request." start="0" />
        <Enum name="IF_THE_CORRESPONDING" description="If the corresponding bit in INTEN is 1, the MCPWM module is asserting its interrupt request to the Interrupt Controller." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="3" size="1" />
      <BitField name="ILIM1_F" description="Limit interrupt flag for channel 1." start="4" size="1">
        <Enum name="THIS_INTERRUPT_SOURC" description="This interrupt source is not contributing to the MCPWM interrupt request." start="0" />
        <Enum name="IF_THE_CORRESPONDING" description="If the corresponding bit in INTEN is 1, the MCPWM module is asserting its interrupt request to the Interrupt Controller." start="1" />
      </BitField>
      <BitField name="IMAT1_F" description="Match interrupt flag for channel 1." start="5" size="1">
        <Enum name="THIS_INTERRUPT_SOURC" description="This interrupt source is not contributing to the MCPWM interrupt request." start="0" />
        <Enum name="IF_THE_CORRESPONDING" description="If the corresponding bit in INTEN is 1, the MCPWM module is asserting its interrupt request to the Interrupt Controller." start="1" />
      </BitField>
      <BitField name="ICAP1_F" description="Capture interrupt flag for channel 1." start="6" size="1">
        <Enum name="THIS_INTERRUPT_SOURC" description="This interrupt source is not contributing to the MCPWM interrupt request." start="0" />
        <Enum name="IF_THE_CORRESPONDING" description="If the corresponding bit in INTEN is 1, the MCPWM module is asserting its interrupt request to the Interrupt Controller." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="7" size="1" />
      <BitField name="ILIM2_F" description="Limit interrupt flag for channel 2." start="8" size="1">
        <Enum name="THIS_INTERRUPT_SOURC" description="This interrupt source is not contributing to the MCPWM interrupt request." start="0" />
        <Enum name="IF_THE_CORRESPONDING" description="If the corresponding bit in INTEN is 1, the MCPWM module is asserting its interrupt request to the Interrupt Controller." start="1" />
      </BitField>
      <BitField name="IMAT2_F" description="Match interrupt flag for channel 2." start="9" size="1">
        <Enum name="THIS_INTERRUPT_SOURC" description="This interrupt source is not contributing to the MCPWM interrupt request." start="0" />
        <Enum name="IF_THE_CORRESPONDING" description="If the corresponding bit in INTEN is 1, the MCPWM module is asserting its interrupt request to the Interrupt Controller." start="1" />
      </BitField>
      <BitField name="ICAP2_F" description="Capture interrupt flag for channel 2." start="10" size="1">
        <Enum name="THIS_INTERRUPT_SOURC" description="This interrupt source is not contributing to the MCPWM interrupt request." start="0" />
        <Enum name="IF_THE_CORRESPONDING" description="If the corresponding bit in INTEN is 1, the MCPWM module is asserting its interrupt request to the Interrupt Controller." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="11" size="4" />
      <BitField name="ABORT_F" description="Fast abort interrupt flag." start="15" size="1">
        <Enum name="THIS_INTERRUPT_SOURC" description="This interrupt source is not contributing to the MCPWM interrupt request." start="0" />
        <Enum name="IF_THE_CORRESPONDING" description="If the corresponding bit in INTEN is 1, the MCPWM module is asserting its interrupt request to the Interrupt Controller." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="16" size="16" />
    </Register>
    <Register name="INTF_SET" description="Interrupt flags set address" start="+0x06C" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="ILIM0_F_SET" description="Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt." start="0" size="1" />
      <BitField name="IMAT0_F_SET" description="Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt." start="1" size="1" />
      <BitField name="ICAP0_F_SET" description="Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt." start="2" size="1" />
      <BitField name="RESERVED" description="Reserved." start="3" size="1" />
      <BitField name="ILIM1_F_SET" description="Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt." start="4" size="1" />
      <BitField name="IMAT1_F_SET" description="Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt." start="5" size="1" />
      <BitField name="ICAP1_F_SET" description="Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt." start="6" size="1" />
      <BitField name="RESERVED" description="Reserved." start="7" size="1" />
      <BitField name="ILIM2_F_SET" description="Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt." start="8" size="1" />
      <BitField name="IMAT2_F_SET" description="Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt." start="9" size="1" />
      <BitField name="ICAP2_F_SET" description="Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt." start="10" size="1" />
      <BitField name="RESERVED" description="Reserved." start="11" size="4" />
      <BitField name="ABORT_F_SET" description="Writing a one sets the corresponding bit in the INTF register, thus possibly simulating hardware interrupt." start="15" size="1" />
      <BitField name="RESERVED" description="Reserved." start="16" size="16" />
    </Register>
    <Register name="INTF_CLR" description="Interrupt flags clear address" start="+0x070" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="ILIM0_F_CLR" description="Writing a one clears the corresponding bit in the INTF register, thus clearing the corresponding interrupt request." start="0" size="1" />
      <BitField name="IMAT0_F_CLR" description="Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt." start="1" size="1" />
      <BitField name="ICAP0_F_CLR" description="Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt." start="2" size="1" />
      <BitField name="RESERVED" description="Reserved." start="3" size="1" />
      <BitField name="ILIM1_F_CLR" description="Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt." start="4" size="1" />
      <BitField name="IMAT1_F_CLR" description="Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt." start="5" size="1" />
      <BitField name="ICAP1_F_CLR" description="Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt." start="6" size="1" />
      <BitField name="RESERVED" description="Reserved." start="7" size="1" />
      <BitField name="ILIM2_F_CLR" description="Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt." start="8" size="1" />
      <BitField name="IMAT2_F_CLR" description="Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt." start="9" size="1" />
      <BitField name="ICAP2_F_CLR" description="Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt." start="10" size="1" />
      <BitField name="RESERVED" description="Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt." start="11" size="4" />
      <BitField name="ABORT_F_CLR" description="Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt." start="15" size="1" />
      <BitField name="RESERVED" description="Reserved." start="16" size="16" />
    </Register>
    <Register name="CNTCON" description="Count Control read address" start="+0x05C" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="TC0MCI0_RE" description="Counter 0 rising edge mode, channel 0." start="0" size="1">
        <Enum name="A_RISING_EDGE_ON_MCI" description="A rising edge on MCI0 does not affect counter 0." start="0" />
        <Enum name="RISING" description="If MODE0 is 1, counter 0 advances on a rising edge on MCI0." start="1" />
      </BitField>
      <BitField name="TC0MCI0_FE" description="Counter 0 falling edge mode, channel 0." start="1" size="1">
        <Enum name="A_FALLING_EDGE_ON_MC" description="A falling edge on MCI0 does not affect counter 0." start="0" />
        <Enum name="FALLING" description="If MODE0 is 1, counter 0 advances on a falling edge on MCI0." start="1" />
      </BitField>
      <BitField name="TC0MCI1_RE" description="Counter 0 rising edge mode, channel 1." start="2" size="1">
        <Enum name="A_RISING_EDGE_ON_MCI" description="A rising edge on MCI1 does not affect counter 0." start="0" />
        <Enum name="RISING" description="If MODE0 is 1, counter 0 advances on a rising edge on MCI1." start="1" />
      </BitField>
      <BitField name="TC0MCI1_FE" description="Counter 0 falling edge mode, channel 1." start="3" size="1">
        <Enum name="A_FALLING_EDGE_ON_MC" description="A falling edge on MCI1 does not affect counter 0." start="0" />
        <Enum name="FALLING" description="If MODE0 is 1, counter 0 advances on a falling edge on MCI1." start="1" />
      </BitField>
      <BitField name="TC0MCI2_RE" description="Counter 0 rising edge mode, channel 2." start="4" size="1">
        <Enum name="A_RISING_EDGE_ON_MCI" description="A rising edge on MCI0 does not affect counter 0." start="0" />
        <Enum name="RISING" description="If MODE0 is 1, counter 0 advances on a rising edge on MCI2." start="1" />
      </BitField>
      <BitField name="TC0MCI2_FE" description="Counter 0 falling edge mode, channel 2." start="5" size="1">
        <Enum name="A_FALLING_EDGE_ON_MC" description="A falling edge on MCI0 does not affect counter 0." start="0" />
        <Enum name="FALLLING" description="If MODE0 is 1, counter 0 advances on a falling edge on MCI2." start="1" />
      </BitField>
      <BitField name="TC1MCI0_RE" description="Counter 1 rising edge mode, channel 0." start="6" size="1">
        <Enum name="A_RISING_EDGE_ON_MCI" description="A rising edge on MCI0 does not affect counter 1." start="0" />
        <Enum name="RISING" description="If MODE1 is 1, counter 1 advances on a rising edge on MCI0." start="1" />
      </BitField>
      <BitField name="TC1MCI0_FE" description="Counter 1 falling edge mode, channel 0." start="7" size="1">
        <Enum name="A_FALLING_EDGE_ON_MC" description="A falling edge on MCI0 does not affect counter 1." start="0" />
        <Enum name="FALLING" description="If MODE1 is 1, counter 1 advances on a falling edge on MCI0." start="1" />
      </BitField>
      <BitField name="TC1MCI1_RE" description="Counter 1 rising edge mode, channel 1." start="8" size="1">
        <Enum name="A_RISING_EDGE_ON_MCI" description="A rising edge on MCI1 does not affect counter 1." start="0" />
        <Enum name="RISING" description="If MODE1 is 1, counter 1 advances on a rising edge on MCI1." start="1" />
      </BitField>
      <BitField name="TC1MCI1_FE" description="Counter 1 falling edge mode, channel 1." start="9" size="1">
        <Enum name="A_FALLING_EDGE_ON_MC" description="A falling edge on MCI0 does not affect counter 1." start="0" />
        <Enum name="FALLING" description="If MODE1 is 1, counter 1 advances on a falling edge on MCI1." start="1" />
      </BitField>
      <BitField name="TC1MCI2_RE" description="Counter 1 rising edge mode, channel 2." start="10" size="1">
        <Enum name="A_RISING_EDGE_ON_MCI" description="A rising edge on MCI2 does not affect counter 1." start="0" />
        <Enum name="RISING" description="If MODE1 is 1, counter 1 advances on a rising edge on MCI2." start="1" />
      </BitField>
      <BitField name="TC1MCI2_FE" description="Counter 1 falling edge mode, channel 2." start="11" size="1">
        <Enum name="A_FALLING_EDGE_ON_MC" description="A falling edge on MCI2 does not affect counter 1." start="0" />
        <Enum name="FALLING" description="If MODE1 is 1, counter 1 advances on a falling edge on MCI2." start="1" />
      </BitField>
      <BitField name="TC2MCI0_RE" description="Counter 2 rising edge mode, channel 0." start="12" size="1">
        <Enum name="A_RISING_EDGE_ON_MCI" description="A rising edge on MCI0 does not affect counter 2." start="0" />
        <Enum name="RISING" description="If MODE2 is 1, counter 2 advances on a rising edge on MCI0." start="1" />
      </BitField>
      <BitField name="TC2MCI0_FE" description="Counter 2 falling edge mode, channel 0." start="13" size="1">
        <Enum name="A_FALLING_EDGE_ON_MC" description="A falling edge on MCI0 does not affect counter 2." start="0" />
        <Enum name="FALLING" description="If MODE2 is 1, counter 2 advances on a falling edge on MCI0." start="1" />
      </BitField>
      <BitField name="TC2MCI1_RE" description="Counter 2 rising edge mode, channel 1." start="14" size="1">
        <Enum name="A_RISING_EDGE_ON_MCI" description="A rising edge on MCI1 does not affect counter 2." start="0" />
        <Enum name="RISING" description="If MODE2 is 1, counter 2 advances on a rising edge on MCI1." start="1" />
      </BitField>
      <BitField name="TC2MCI1_FE" description="Counter 2 falling edge mode, channel 1." start="15" size="1">
        <Enum name="A_FALLING_EDGE_ON_MC" description="A falling edge on MCI1 does not affect counter 2." start="0" />
        <Enum name="FALLING" description="If MODE2 is 1, counter 2 advances on a falling edge on MCI1." start="1" />
      </BitField>
      <BitField name="TC2MCI2_RE" description="Counter 2 rising edge mode, channel 2." start="16" size="1">
        <Enum name="A_RISING_EDGE_ON_MCI" description="A rising edge on MCI2 does not affect counter 2." start="0" />
        <Enum name="RISIING" description="If MODE2 is 1, counter 2 advances on a rising edge on MCI2." start="1" />
      </BitField>
      <BitField name="TC2MCI2_FE" description="Counter 2 falling edge mode, channel 2." start="17" size="1">
        <Enum name="A_FALLING_EDGE_ON_MC" description="A falling edge on MCI2 does not affect counter 2." start="0" />
        <Enum name="FALLING" description="If MODE2 is 1, counter 2 advances on a falling edge on MCI2." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved." start="18" size="11" />
      <BitField name="CNTR0" description="Channel 0 counter/timer mode." start="29" size="1">
        <Enum name="CHANNEL_0_IS_IN_TIME" description="Channel 0 is in timer mode." start="0" />
        <Enum name="CHANNEL_0_IS_IN_COUN" description="Channel 0 is in counter mode." start="1" />
      </BitField>
      <BitField name="CNTR1" description="Channel 1 counter/timer mode." start="30" size="1">
        <Enum name="CHANNEL_1_IS_IN_TIME" description="Channel 1 is in timer mode." start="0" />
        <Enum name="CHANNEL_1_IS_IN_COUN" description="Channel 1 is in counter mode." start="1" />
      </BitField>
      <BitField name="CNTR2" description="Channel 2 counter/timer mode." start="31" size="1">
        <Enum name="CHANNEL_2_IS_IN_TIME" description="Channel 2 is in timer mode." start="0" />
        <Enum name="CHANNEL_2_IS_IN_COUN" description="Channel 2 is in counter mode." start="1" />
      </BitField>
    </Register>
    <Register name="CNTCON_SET" description="Count Control set address" start="+0x060" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="TC0MCI0_RE_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="0" size="1" />
      <BitField name="TC0MCI0_FE_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="1" size="1" />
      <BitField name="TC0MCI1_RE_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="2" size="1" />
      <BitField name="TC0MCI1_FE_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="3" size="1" />
      <BitField name="TC0MCI2_RE_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="4" size="1" />
      <BitField name="TC0MCI2_FE_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="5" size="1" />
      <BitField name="TC1MCI0_RE_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="6" size="1" />
      <BitField name="TC1MCI0_FE_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="7" size="1" />
      <BitField name="TC1MCI1_RE_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="8" size="1" />
      <BitField name="TC1MCI1_FE_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="9" size="1" />
      <BitField name="TC1MCI2_RE_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="10" size="1" />
      <BitField name="TC1MCI2_FE_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="11" size="1" />
      <BitField name="TC2MCI0_RE_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="12" size="1" />
      <BitField name="TC2MCI0_FE_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="13" size="1" />
      <BitField name="TC2MCI1_RE_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="14" size="1" />
      <BitField name="TC2MCI1_FE_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="15" size="1" />
      <BitField name="TC2MCI2_RE_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="16" size="1" />
      <BitField name="TC2MCI2_FE_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="17" size="1" />
      <BitField name="RESERVED" description="Reserved." start="18" size="11" />
      <BitField name="CNTR0_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="29" size="1" />
      <BitField name="CNTR1_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="30" size="1" />
      <BitField name="CNTR2_SET" description="Writing a one sets the corresponding bit in the CNTCON register." start="31" size="1" />
    </Register>
    <Register name="CNTCON_CLR" description="Count Control clear address" start="+0x064" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="TC0MCI0_RE_CLR" description="Writing a one clears the corresponding bit in the CNTCON register." start="0" size="1" />
      <BitField name="TC0MCI0_FE_CLR" description="Writing a one clears the corresponding bit in the CNTCON register." start="1" size="1" />
      <BitField name="TC0MCI1_RE_CLR" description="Writing a one clears the corresponding bit in the CNTCON register." start="2" size="1" />
      <BitField name="TC0MCI1_FE_CLR" description="Writing a one clears the corresponding bit in the CNTCON register." start="3" size="1" />
      <BitField name="TC0MCI2_RE" description="Writing a one clears the corresponding bit in the CNTCON register." start="4" size="1" />
      <BitField name="TC0MCI2_FE_CLR" description="Writing a one clears the corresponding bit in the CNTCON register." start="5" size="1" />
      <BitField name="TC1MCI0_RE_CLR" description="Writing a one clears the corresponding bit in the CNTCON register." start="6" size="1" />
      <BitField name="TC1MCI0_FE_CLR" description="Writing a one clears the corresponding bit in the CNTCON register." start="7" size="1" />
      <BitField name="TC1MCI1_RE_CLR" description="Writing a one clears the corresponding bit in the CNTCON register." start="8" size="1" />
      <BitField name="TC1MCI1_FE_CLR" description="Writing a one clears the corresponding bit in the CNTCON register." start="9" size="1" />
      <BitField name="TC1MCI2_RE_CLR" description="Writing a one clears the corresponding bit in the CNTCON register." start="10" size="1" />
      <BitField name="TC1MCI2_FE_CLR" description="Writing a one clears the corresponding bit in the CNTCON register." start="11" size="1" />
      <BitField name="TC2MCI0_RE_CLR" description="Writing a one clears the corresponding bit in the CNTCON register." start="12" size="1" />
      <BitField name="TC2MCI0_FE_CLR" description="Writing a one clears the corresponding bit in the CNTCON register." start="13" size="1" />
      <BitField name="TC2MCI1_RE_CLR" description="Writing a one clears the corresponding bit in the CNTCON register." start="14" size="1" />
      <BitField name="TC2MCI1_FE_CLR" description="Writing a one clears the corresponding bit in the CNTCON register." start="15" size="1" />
      <BitField name="TC2MCI2_RE_CLR" description="Writing a one clears the corresponding bit in the CNTCON register." start="16" size="1" />
      <BitField name="TC2MCI2_FE_CLR" description="Writing a one clears the corresponding bit in the CNTCON register." start="17" size="1" />
      <BitField name="RESERVED" description="Reserved." start="18" size="11" />
      <BitField name="CNTR0_CLR" description="Writing a one clears the corresponding bit in the CNTCON register." start="29" size="1" />
      <BitField name="CNTR1_CLR" description="Writing a one clears the corresponding bit in the CNTCON register." start="30" size="1" />
      <BitField name="CNTR2_CLR" description="Writing a one clears the corresponding bit in the CNTCON register." start="31" size="1" />
    </Register>
    <Register name="CAP_CLR" description="Capture clear address" start="+0x074" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="CAP_CLR0" description="Writing a 1 to this bit clears the CAP0 register." start="0" size="1" />
      <BitField name="CAP_CLR1" description="Writing a 1 to this bit clears the CAP1 register." start="1" size="1" />
      <BitField name="CAP_CLR2" description="Writing a 1 to this bit clears the CAP2 register." start="2" size="1" />
      <BitField name="RESERVED" description="Reserved" start="3" size="29" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="QEI" description="Quadrature Encoder Interface (QEI) " start="0x400BC000">
    <Register name="CON" description="Control register" start="+0x000" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="RESP" description="Reset position counter. When set = 1, resets the position counter to all zeros. Autoclears when the position counter is cleared." start="0" size="1" />
      <BitField name="RESPI" description="Reset position counter on index. When set = 1, resets the position counter to all zeros once only the first time an index pulse occurs. Autoclears when the position counter is cleared." start="1" size="1" />
      <BitField name="RESV" description="Reset velocity. When set = 1, resets the velocity counter to all zeros, reloads the velocity timer, and presets the velocity compare register. Autoclears when the velocity counter is cleared." start="2" size="1" />
      <BitField name="RESI" description="Reset index counter. When set = 1, resets the index counter to all zeros. Autoclears when the index counter is cleared." start="3" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="28" />
    </Register>
    <Register name="CONF" description="Configuration register" start="+0x008" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DIRINV" description="Direction invert. When 1, complements the DIR bit." start="0" size="1" />
      <BitField name="SIGMODE" description="Signal Mode. When 0, PhA and PhB function as quadrature encoder inputs. When 1, PhA functions as the direction signal and PhB functions as the clock signal." start="1" size="1" />
      <BitField name="CAPMODE" description="Capture Mode. When 0, only PhA edges are counted (2X). When 1, BOTH PhA and PhB edges are counted (4X), increasing resolution but decreasing range." start="2" size="1" />
      <BitField name="INVINX" description="Invert Index. When 1, inverts the sense of the index input." start="3" size="1" />
      <BitField name="CRESPI" description="Continuously reset the position counter on index. When 1, resets the position counter to all zeros whenever an index pulse occurs after the next position increase (recalibration)." start="4" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="11" />
      <BitField name="INXGATE" description="Index gating configuration: When INXGATE[16] = 1, pass the index when PHA = 1 and PHB = 0, otherwise block index. When INXGATE[17] = 1, pass the index when PHA = 1 and PHB = 1, otherwise block index. When INXGATE[18] = 1, pass the index when PHA = 0 and PHB = 1, otherwise block index. When INXGATE[19] = 1, pass the index when PHA = 0 and PHB = 0, otherwise block index." start="16" size="4" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="20" size="12" />
    </Register>
    <Register name="STAT" description="Status register" start="+0x004" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DIR" description="Direction bit. In combination with DIRINV bit indicates forward or reverse direction. See Table 597." start="0" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="1" size="31" />
    </Register>
    <Register name="POS" description="Position register" start="+0x00C" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="POS" description="Current position value." start="0" size="32" />
    </Register>
    <Register name="MAXPOS" description="Maximum position register" start="+0x010" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MAXPOS" description="Current maximum position value." start="0" size="32" />
    </Register>
    <Register name="CMPOS0" description="Position compare register 0" start="+0x014" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="PCMP0" description="Position compare value 0." start="0" size="32" />
    </Register>
    <Register name="CMPOS1" description="Position compare register 1" start="+0x018" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="PCMP1" description="Position compare value 1." start="0" size="32" />
    </Register>
    <Register name="CMPOS2" description="Position compare register 2" start="+0x01C" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="PCMP2" description="Position compare value 2." start="0" size="32" />
    </Register>
    <Register name="INXCNT" description="Index count register 0" start="+0x020" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ENCPOS" description="Current index counter value." start="0" size="32" />
    </Register>
    <Register name="INXCMP0" description="Index compare register 0" start="+0x024" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="ICMP0" description="Index compare value 0." start="0" size="32" />
    </Register>
    <Register name="LOAD" description="Velocity timer reload register" start="+0x028" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VELLOAD" description="Current velocity timer load value." start="0" size="32" />
    </Register>
    <Register name="TIME" description="Velocity timer register" start="+0x02C" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VELVAL" description="Current velocity timer value." start="0" size="32" />
    </Register>
    <Register name="VEL" description="Velocity counter register" start="+0x030" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VELPC" description="Current velocity pulse count." start="0" size="32" />
    </Register>
    <Register name="CAP" description="Velocity capture register" start="+0x034" access="ReadOnly" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="VELCAP" description="Last velocity capture." start="0" size="32" />
    </Register>
    <Register name="VELCOMP" description="Velocity compare register" start="+0x038" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="VELPC" description="Compare velocity pulse count." start="0" size="32" />
    </Register>
    <Register name="FILTERPHA" description="Digital filter register on PHA" start="+0x03C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FILTA" description="Digital filter sampling delay for PhA." start="0" size="32" />
    </Register>
    <Register name="FILTERPHB" description="Digital filter register on PHB" start="+0x040" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FILTB" description="Digital filter sampling delay for PhB." start="0" size="32" />
    </Register>
    <Register name="FILTERINX" description="Digital filter register on IDX" start="+0x044" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="FITLINX" description="Digital filter sampling delay for the index." start="0" size="32" />
    </Register>
    <Register name="WINDOW" description="Index acceptance window register" start="+0x048" access="Read/Write" reset_value="0xF" reset_mask="0xFFFFFFFF">
      <BitField name="WINDOW" description="Index acceptance window width." start="0" size="32" />
    </Register>
    <Register name="INXCMP1" description="Index compare register 1" start="+0x04C" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="ICMP1" description="Index compare value 1." start="0" size="32" />
    </Register>
    <Register name="INXCMP2" description="Index compare register 2" start="+0x050" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField name="ICMP2" description="Index compare value 2." start="0" size="32" />
    </Register>
    <Register name="INTSTAT" description="Interrupt status register" start="+0xFE0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INX_INT" description="Indicates that an index pulse was detected." start="0" size="1" />
      <BitField name="TIM_INT" description="Indicates that a velocity timer overflow occurred" start="1" size="1" />
      <BitField name="VELC_INT" description="Indicates that captured velocity is less than compare velocity." start="2" size="1" />
      <BitField name="DIR_INT" description="Indicates that a change of direction was detected." start="3" size="1" />
      <BitField name="ERR_INT" description="Indicates that an encoder phase error was detected." start="4" size="1" />
      <BitField name="ENCLK_INT" description="Indicates that and encoder clock pulse was detected." start="5" size="1" />
      <BitField name="POS0_INT" description="Indicates that the position 0 compare value is equal to the current position." start="6" size="1" />
      <BitField name="POS1_INT" description="Indicates that the position 1compare value is equal to the current position." start="7" size="1" />
      <BitField name="POS2_INT" description="Indicates that the position 2 compare value is equal to the current position." start="8" size="1" />
      <BitField name="REV0_INT" description="Indicates that the index compare 0 value is equal to the current index count." start="9" size="1" />
      <BitField name="POS0REV_INT" description="Combined position 0 and revolution count interrupt. Set when both the POS0_Int bit is set and the REV0_Int is set." start="10" size="1" />
      <BitField name="POS1REV_INT" description="Combined position 1 and revolution count interrupt. Set when both the POS1_Int bit is set and the REV1_Int is set." start="11" size="1" />
      <BitField name="POS2REV_INT" description="Combined position 2 and revolution count interrupt. Set when both the POS2_Int bit is set and the REV2_Int is set." start="12" size="1" />
      <BitField name="REV1_INT" description="Indicates that the index compare 1value is equal to the current index count." start="13" size="1" />
      <BitField name="REV2_INT" description="Indicates that the index compare 2 value is equal to the current index count." start="14" size="1" />
      <BitField name="MAXPOS_INT" description="Indicates that the current position count goes through the MAXPOS value to zero in the forward direction, or through zero to MAXPOS in the reverse direction." start="15" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="16" />
    </Register>
    <Register name="SET" description="Interrupt status set register" start="+0xFEC" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="INX_INT" description="Writing a 1 sets the INX_Int bit in QEIINTSTAT." start="0" size="1" />
      <BitField name="TIM_INT" description="Writing a 1 sets the TIN_Int bit in QEIINTSTAT." start="1" size="1" />
      <BitField name="VELC_INT" description="Writing a 1 sets the VELC_Int bit in QEIINTSTAT." start="2" size="1" />
      <BitField name="DIR_INT" description="Writing a 1 sets the DIR_Int bit in QEIINTSTAT." start="3" size="1" />
      <BitField name="ERR_INT" description="Writing a 1 sets the ERR_Int bit in QEIINTSTAT." start="4" size="1" />
      <BitField name="ENCLK_INT" description="Writing a 1 sets the ENCLK_Int bit in QEIINTSTAT." start="5" size="1" />
      <BitField name="POS0_INT" description="Writing a 1 sets the POS0_Int bit in QEIINTSTAT." start="6" size="1" />
      <BitField name="POS1_INT" description="Writing a 1 sets the POS1_Int bit in QEIINTSTAT." start="7" size="1" />
      <BitField name="POS2_INT" description="Writing a 1 sets the POS2_Int bit in QEIINTSTAT." start="8" size="1" />
      <BitField name="REV0_INT" description="Writing a 1 sets the REV0_Int bit in QEIINTSTAT." start="9" size="1" />
      <BitField name="POS0REV_INT" description="Writing a 1 sets the POS0REV_Int bit in QEIINTSTAT." start="10" size="1" />
      <BitField name="POS1REV_INT" description="Writing a 1 sets the POS1REV_Int bit in QEIINTSTAT." start="11" size="1" />
      <BitField name="POS2REV_INT" description="Writing a 1 sets the POS2REV_Int bit in QEIINTSTAT." start="12" size="1" />
      <BitField name="REV1_INT" description="Writing a 1 sets the REV1_Int bit in QEIINTSTAT." start="13" size="1" />
      <BitField name="REV2_INT" description="Writing a 1 sets the REV2_Int bit in QEIINTSTAT." start="14" size="1" />
      <BitField name="MAXPOS_INT" description="Writing a 1 sets the MAXPOS_Int bit in QEIINTSTAT." start="15" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="16" />
    </Register>
    <Register name="CLR" description="Interrupt status clear register" start="+0xFE8" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="INX_INT" description="Writing a 1 clears the INX_Int bit in QEIINTSTAT." start="0" size="1" />
      <BitField name="TIM_INT" description="Writing a 1 clears the TIN_Int bit in QEIINTSTAT." start="1" size="1" />
      <BitField name="VELC_INT" description="Writing a 1 clears the VELC_Int bit in QEIINTSTAT." start="2" size="1" />
      <BitField name="DIR_INT" description="Writing a 1 clears the DIR_Int bit in QEIINTSTAT." start="3" size="1" />
      <BitField name="ERR_INT" description="Writing a 1 clears the ERR_Int bit in QEIINTSTAT." start="4" size="1" />
      <BitField name="ENCLK_INT" description="Writing a 1 clears the ENCLK_Int bit in QEIINTSTAT." start="5" size="1" />
      <BitField name="POS0_INT" description="Writing a 1 clears the POS0_Int bit in QEIINTSTAT." start="6" size="1" />
      <BitField name="POS1_INT" description="Writing a 1 clears the POS1_Int bit in QEIINTSTAT." start="7" size="1" />
      <BitField name="POS2_INT" description="Writing a 1 clears the POS2_Int bit in QEIINTSTAT." start="8" size="1" />
      <BitField name="REV0_INT" description="Writing a 1 clears the REV0_Int bit in QEIINTSTAT." start="9" size="1" />
      <BitField name="POS0REV_INT" description="Writing a 1 clears the POS0REV_Int bit in QEIINTSTAT." start="10" size="1" />
      <BitField name="POS1REV_INT" description="Writing a 1 clears the POS1REV_Int bit in QEIINTSTAT." start="11" size="1" />
      <BitField name="POS2REV_INT" description="Writing a 1 clears the POS2REV_Int bit in QEIINTSTAT." start="12" size="1" />
      <BitField name="REV1_INT" description="Writing a 1 clears the REV1_Int bit in QEIINTSTAT." start="13" size="1" />
      <BitField name="REV2_INT" description="Writing a 1 clears the REV2_Int bit in QEIINTSTAT." start="14" size="1" />
      <BitField name="MAXPOS_INT" description="Writing a 1 clears the MAXPOS_Int bit in QEIINTSTAT." start="15" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="16" />
    </Register>
    <Register name="IE" description="Interrupt enable register" start="+0xFE4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="INX_INT" description="When 1, the INX_Int interrupt is enabled." start="0" size="1" />
      <BitField name="TIM_INT" description="When 1, the TIN_Int interrupt is enabled." start="1" size="1" />
      <BitField name="VELC_INT" description="When 1, the VELC_Int interrupt is enabled." start="2" size="1" />
      <BitField name="DIR_INT" description="When 1, the DIR_Int interrupt is enabled." start="3" size="1" />
      <BitField name="ERR_INT" description="When 1, the ERR_Int interrupt is enabled." start="4" size="1" />
      <BitField name="ENCLK_INT" description="When 1, the ENCLK_Int interrupt is enabled." start="5" size="1" />
      <BitField name="POS0_INT" description="When 1, the POS0_Int interrupt is enabled." start="6" size="1" />
      <BitField name="POS1_INT" description="When 1, the POS1_Int interrupt is enabled." start="7" size="1" />
      <BitField name="POS2_INT" description="When 1, the POS2_Int interrupt is enabled." start="8" size="1" />
      <BitField name="REV0_INT" description="When 1, the REV0_Int interrupt is enabled." start="9" size="1" />
      <BitField name="POS0REV_INT" description="When 1, the POS0REV_Int interrupt is enabled." start="10" size="1" />
      <BitField name="POS1REV_INT" description="When 1, the POS1REV_Int interrupt is enabled." start="11" size="1" />
      <BitField name="POS2REV_INT" description="When 1, the POS2REV_Int interrupt is enabled." start="12" size="1" />
      <BitField name="REV1_INT" description="When 1, the REV1_Int interrupt is enabled." start="13" size="1" />
      <BitField name="REV2_INT" description="When 1, the REV2_Int interrupt is enabled." start="14" size="1" />
      <BitField name="MAXPOS_INT" description="When 1, the MAXPOS_Int interrupt is enabled." start="15" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="16" />
    </Register>
    <Register name="IES" description="Interrupt enable set register" start="+0xFDC" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="INX_INT" description="Writing a 1 enables the INX_Int interrupt in the QEIIE register." start="0" size="1" />
      <BitField name="TIM_INT" description="Writing a 1 enables the TIN_Int interrupt in the QEIIE register." start="1" size="1" />
      <BitField name="VELC_INT" description="Writing a 1 enables the VELC_Int interrupt in the QEIIE register." start="2" size="1" />
      <BitField name="DIR_INT" description="Writing a 1 enables the DIR_Int interrupt in the QEIIE register." start="3" size="1" />
      <BitField name="ERR_INT" description="Writing a 1 enables the ERR_Int interrupt in the QEIIE register." start="4" size="1" />
      <BitField name="ENCLK_INT" description="Writing a 1 enables the ENCLK_Int interrupt in the QEIIE register." start="5" size="1" />
      <BitField name="POS0_INT" description="Writing a 1 enables the POS0_Int interrupt in the QEIIE register." start="6" size="1" />
      <BitField name="POS1_INT" description="Writing a 1 enables the POS1_Int interrupt in the QEIIE register." start="7" size="1" />
      <BitField name="POS2_INT" description="Writing a 1 enables the POS2_Int interrupt in the QEIIE register." start="8" size="1" />
      <BitField name="REV0_INT" description="Writing a 1 enables the REV0_Int interrupt in the QEIIE register." start="9" size="1" />
      <BitField name="POS0REV_INT" description="Writing a 1 enables the POS0REV_Int interrupt in the QEIIE register." start="10" size="1" />
      <BitField name="POS1REV_INT" description="Writing a 1 enables the POS1REV_Int interrupt in the QEIIE register." start="11" size="1" />
      <BitField name="POS2REV_INT" description="Writing a 1 enables the POS2REV_Int interrupt in the QEIIE register." start="12" size="1" />
      <BitField name="REV1_INT" description="Writing a 1 enables the REV1_Int interrupt in the QEIIE register." start="13" size="1" />
      <BitField name="REV2_INT" description="Writing a 1 enables the REV2_Int interrupt in the QEIIE register." start="14" size="1" />
      <BitField name="MAXPOS_INT" description="Writing a 1 enables the MAXPOS_Int interrupt in the QEIIE register." start="15" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="16" />
    </Register>
    <Register name="IEC" description="Interrupt enable clear register" start="+0xFD8" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="INX_INT" description="Writing a 1 disables the INX_Int interrupt in the QEIIE register." start="0" size="1" />
      <BitField name="TIM_INT" description="Writing a 1 disables the TIN_Int interrupt in the QEIIE register." start="1" size="1" />
      <BitField name="VELC_INT" description="Writing a 1 disables the VELC_Int interrupt in the QEIIE register." start="2" size="1" />
      <BitField name="DIR_INT" description="Writing a 1 disables the DIR_Int interrupt in the QEIIE register." start="3" size="1" />
      <BitField name="ERR_INT" description="Writing a 1 disables the ERR_Int interrupt in the QEIIE register." start="4" size="1" />
      <BitField name="ENCLK_INT" description="Writing a 1 disables the ENCLK_Int interrupt in the QEIIE register." start="5" size="1" />
      <BitField name="POS0_INT" description="Writing a 1 disables the POS0_Int interrupt in the QEIIE register." start="6" size="1" />
      <BitField name="POS1_INT" description="Writing a 1 disables the POS1_Int interrupt in the QEIIE register." start="7" size="1" />
      <BitField name="POS2_INT" description="Writing a 1 disables the POS2_Int interrupt in the QEIIE register." start="8" size="1" />
      <BitField name="REV0_INT" description="Writing a 1 disables the REV0_Int interrupt in the QEIIE register." start="9" size="1" />
      <BitField name="POS0REV_INT" description="Writing a 1 disables the POS0REV_Int interrupt in the QEIIE register." start="10" size="1" />
      <BitField name="POS1REV_INT" description="Writing a 1 disables the POS1REV_Int interrupt in the QEIIE register." start="11" size="1" />
      <BitField name="POS2REV_INT" description="Writing a 1 disables the POS2REV_Int interrupt in the QEIIE register." start="12" size="1" />
      <BitField name="REV1_INT" description="Writing a 1 disables the REV1_Int interrupt in the QEIIE register." start="13" size="1" />
      <BitField name="REV2_INT" description="Writing a 1 disables the REV2_Int interrupt in the QEIIE register." start="14" size="1" />
      <BitField name="MAXPOS_INT" description="Writing a 1 disables the MAXPOS_Int interrupt in the QEIIE register." start="15" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="16" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SDMMC" description="SD card interface " start="0x400C0000">
    <Register name="PWR" description="Power control register." start="+0x000" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CTRL" description="Power control" start="0" size="2">
        <Enum name="POWER_OFF" description="Power-off" start="0x0" />
        <Enum name="POWER_UP" description="Power-up" start="0x2" />
        <Enum name="POWER_ON" description="Power-on" start="0x3" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="2" size="4" />
      <BitField name="OPENDRAIN" description="SD_CMD output control." start="6" size="1" />
      <BitField name="ROD" description="Rod control." start="7" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="CLOCK" description="Clock control register." start="+0x004" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLKDIV" description="Bus clock period: SD_CLK frequency = MCLK / [2x(ClkDiv+1)]." start="0" size="8" />
      <BitField name="ENABLE" description="Enable SD card bus clock:" start="8" size="1">
        <Enum name="CLOCK_DISABLED_" description="Clock disabled." start="0" />
        <Enum name="CLOCK_ENABLED_" description="Clock enabled." start="1" />
      </BitField>
      <BitField name="PWRSAVE" description="Disable SD_CLK output when bus is idle:" start="9" size="1">
        <Enum name="ALWAYS_ENABLED_" description="Always enabled." start="0" />
        <Enum name="CLOCK_ENABLED_WHEN_B" description="Clock enabled when bus is active." start="1" />
      </BitField>
      <BitField name="BYPASS" description="Enable bypass of clock divide logic:" start="10" size="1">
        <Enum name="DISABLE_BYPASS_" description="Disable bypass." start="0" />
        <Enum name="ENABLE_BYPASS_MCLK_" description="Enable bypass. MCLK driven to card bus output (SD_CLK)." start="1" />
      </BitField>
      <BitField name="WIDEBUS" description="Enable wide bus mode." start="11" size="1">
        <Enum name="STANDARD_BUS_MODE_O" description="Standard bus mode (only SD_DAT[0] used)." start="0" />
        <Enum name="WIDE_BUS_MODE_SD_DA" description="Wide bus mode (SD_DAT[3:0] used)" start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="12" size="20" />
    </Register>
    <Register name="ARGUMENT" description="Argument register." start="+0x008" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CmdArg" description="Command argument" start="0" size="32" />
    </Register>
    <Register name="COMMAND" description="Command register." start="+0x00C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CmdIndex" description="Command index." start="0" size="6" />
      <BitField name="Response" description="If set, CPSM waits for a response." start="6" size="1" />
      <BitField name="LongRsp" description="If set, CPSM receives a 136 bit long response." start="7" size="1" />
      <BitField name="Interrupt" description="If set, CPSM disables command timer and waits for interrupt request." start="8" size="1" />
      <BitField name="Pending" description="If set, CPSM waits for CmdPend before it starts sending a command." start="9" size="1" />
      <BitField name="Enable" description="If set, CPSM is enabled." start="10" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="11" size="21" />
    </Register>
    <Register name="RESPCMD" description="Response command register." start="+0x010" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESPCMD" description="Response command index" start="0" size="6" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="26" />
    </Register>
    <Register name="RESPONSE0" description="Response register." start="+0x014+0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="STATUS" description="Card status" start="0" size="32" />
    </Register>
    <Register name="RESPONSE1" description="Response register." start="+0x014+4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="STATUS" description="Card status" start="0" size="32" />
    </Register>
    <Register name="RESPONSE2" description="Response register." start="+0x014+8" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="STATUS" description="Card status" start="0" size="32" />
    </Register>
    <Register name="RESPONSE3" description="Response register." start="+0x014+12" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="STATUS" description="Card status" start="0" size="32" />
    </Register>
    <Register name="DATATIMER" description="Data Timer." start="+0x024" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATATIME" description="Data timeout period." start="0" size="32" />
    </Register>
    <Register name="DATALENGTH" description="Data length register." start="+0x028" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATALENGTH" description="Data length value" start="0" size="16" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="16" />
    </Register>
    <Register name="DATACTRL" description="Data control register." start="+0x02C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="ENABLE" description="Data transfer enable." start="0" size="1" />
      <BitField name="DIRECTION" description="Data transfer direction" start="1" size="1">
        <Enum name="FROM_CONTROLLER_TO_C" description="From controller to card." start="0" />
        <Enum name="FROM_CARD_TO_CONTROL" description="From card to controller." start="1" />
      </BitField>
      <BitField name="MODE" description="Data transfer mode" start="2" size="1">
        <Enum name="BLOCK_DATA_TRANSFER_" description="Block data transfer." start="0" />
        <Enum name="STREAM_DATA_TRANSFER" description="Stream data transfer." start="1" />
      </BitField>
      <BitField name="DMAENABLE" description="Enable DMA" start="3" size="1">
        <Enum name="DMA_DISABLED_" description="DMA disabled." start="0" />
        <Enum name="DMA_ENABLED_" description="DMA enabled." start="1" />
      </BitField>
      <BitField name="BLOCKSIZE" description="Data block length" start="4" size="4" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="DATACNT" description="Data counter." start="+0x030" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATACOUNT" description="Remaining data" start="0" size="16" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="16" />
    </Register>
    <Register name="STATUS" description="Status register." start="+0x034" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CMDCRCFAIL" description="Command response received (CRC check failed)." start="0" size="1" />
      <BitField name="DATACRCFAIL" description="Data block sent/received (CRC check failed)." start="1" size="1" />
      <BitField name="CMDTIMEOUT" description="Command response timeout." start="2" size="1" />
      <BitField name="DATATIMEOUT" description="Data timeout." start="3" size="1" />
      <BitField name="TXUNDERRUN" description="Transmit FIFO underrun error." start="4" size="1" />
      <BitField name="RXOVERRUN" description="Receive FIFO overrun error." start="5" size="1" />
      <BitField name="CMDRESPEND" description="Command response received (CRC check passed)." start="6" size="1" />
      <BitField name="CMDSENT" description="Command sent (no response required)." start="7" size="1" />
      <BitField name="DATAEND" description="Data end (data counter is zero)." start="8" size="1" />
      <BitField name="STARTBITERR" description="Start bit not detected on all data signals in wide bus mode." start="9" size="1" />
      <BitField name="DATABLOCKEND" description="Data block sent/received (CRC check passed)." start="10" size="1" />
      <BitField name="CMDACTIVE" description="Command transfer in progress." start="11" size="1" />
      <BitField name="TXACTIVE" description="Data transmit in progress." start="12" size="1" />
      <BitField name="RXACTIVE" description="Data receive in progress." start="13" size="1" />
      <BitField name="TXFIFOHALFEMPTY" description="Transmit FIFO half empty." start="14" size="1" />
      <BitField name="RXFIFOHALFFULL" description="Receive FIFO half full." start="15" size="1" />
      <BitField name="TXFIFOFULL" description="Transmit FIFO full." start="16" size="1" />
      <BitField name="RXFIFOFULL" description="Receive FIFO full." start="17" size="1" />
      <BitField name="TXFIFOEMPTY" description="Transmit FIFO empty." start="18" size="1" />
      <BitField name="RXFIFOEMPTY" description="Receive FIFO empty." start="19" size="1" />
      <BitField name="TXDATAAVLBL" description="Data available in transmit FIFO." start="20" size="1" />
      <BitField name="RXDATAAVLBL" description="Data available in receive FIFO." start="21" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="22" size="10" />
    </Register>
    <Register name="CLEAR" description="Clear register." start="+0x038" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="CMDCRCFAILCLR" description="Clears CmdCrcFail flag." start="0" size="1" />
      <BitField name="DATACRCFAILCLR" description="Clears DataCrcFail flag." start="1" size="1" />
      <BitField name="CMDTIMEOUTCLR" description="Clears CmdTimeOut flag." start="2" size="1" />
      <BitField name="DATATIMEOUTCLR" description="Clears DataTimeOut flag." start="3" size="1" />
      <BitField name="TXUNDERRUNCLR" description="Clears TxUnderrun flag." start="4" size="1" />
      <BitField name="RXOVERRUNCLR" description="Clears RxOverrun flag." start="5" size="1" />
      <BitField name="CMDRESPENDCLR" description="Clears CmdRespEnd flag." start="6" size="1" />
      <BitField name="CMDSENTCLR" description="Clears CmdSent flag." start="7" size="1" />
      <BitField name="DATAENDCLR" description="Clears DataEnd flag." start="8" size="1" />
      <BitField name="STARTBITERRCLR" description="Clears StartBitErr flag." start="9" size="1" />
      <BitField name="DATABLOCKENDCLR" description="Clears DataBlockEnd flag." start="10" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="11" size="21" />
    </Register>
    <Register name="MASK0" description="Interrupt 0 mask register." start="+0x03C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MASK0" description="Mask CmdCrcFail flag." start="0" size="1" />
      <BitField name="MASK1" description="Mask DataCrcFail flag." start="1" size="1" />
      <BitField name="MASK2" description="Mask CmdTimeOut flag." start="2" size="1" />
      <BitField name="MASK3" description="Mask DataTimeOut flag." start="3" size="1" />
      <BitField name="MASK4" description="Mask TxUnderrun flag." start="4" size="1" />
      <BitField name="MASK5" description="Mask RxOverrun flag." start="5" size="1" />
      <BitField name="MASK6" description="Mask CmdRespEnd flag." start="6" size="1" />
      <BitField name="MASK7" description="Mask CmdSent flag." start="7" size="1" />
      <BitField name="MASK8" description="Mask DataEnd flag." start="8" size="1" />
      <BitField name="MASK9" description="Mask StartBitErr flag." start="9" size="1" />
      <BitField name="MASK10" description="Mask DataBlockEnd flag." start="10" size="1" />
      <BitField name="MASK11" description="Mask CmdActive flag." start="11" size="1" />
      <BitField name="MASK12" description="Mask TxActive flag." start="12" size="1" />
      <BitField name="MASK13" description="Mask RxActive flag." start="13" size="1" />
      <BitField name="MASK14" description="Mask TxFifoHalfEmpty flag." start="14" size="1" />
      <BitField name="MASK15" description="Mask RxFifoHalfFull flag." start="15" size="1" />
      <BitField name="MASK16" description="Mask TxFifoFull flag." start="16" size="1" />
      <BitField name="MASK17" description="Mask RxFifoFull flag." start="17" size="1" />
      <BitField name="MASK18" description="Mask TxFifoEmpty flag." start="18" size="1" />
      <BitField name="MASK19" description="Mask RxFifoEmpty flag." start="19" size="1" />
      <BitField name="MASK20" description="Mask TxDataAvlbl flag." start="20" size="1" />
      <BitField name="MASK21" description="Mask RxDataAvlbl flag." start="21" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="22" size="10" />
    </Register>
    <Register name="FIFOCNT" description="FIFO Counter." start="+0x048" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATACOUNT" description="Remaining data" start="0" size="15" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="15" size="17" />
    </Register>
    <Register name="FIFO0" description="Data FIFO Register." start="+0x080+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="FIFO data." start="0" size="32" />
    </Register>
    <Register name="FIFO1" description="Data FIFO Register." start="+0x080+4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="FIFO data." start="0" size="32" />
    </Register>
    <Register name="FIFO2" description="Data FIFO Register." start="+0x080+8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="FIFO data." start="0" size="32" />
    </Register>
    <Register name="FIFO3" description="Data FIFO Register." start="+0x080+12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="FIFO data." start="0" size="32" />
    </Register>
    <Register name="FIFO4" description="Data FIFO Register." start="+0x080+16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="FIFO data." start="0" size="32" />
    </Register>
    <Register name="FIFO5" description="Data FIFO Register." start="+0x080+20" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="FIFO data." start="0" size="32" />
    </Register>
    <Register name="FIFO6" description="Data FIFO Register." start="+0x080+24" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="FIFO data." start="0" size="32" />
    </Register>
    <Register name="FIFO7" description="Data FIFO Register." start="+0x080+28" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="FIFO data." start="0" size="32" />
    </Register>
    <Register name="FIFO8" description="Data FIFO Register." start="+0x080+32" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="FIFO data." start="0" size="32" />
    </Register>
    <Register name="FIFO9" description="Data FIFO Register." start="+0x080+36" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="FIFO data." start="0" size="32" />
    </Register>
    <Register name="FIFO10" description="Data FIFO Register." start="+0x080+40" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="FIFO data." start="0" size="32" />
    </Register>
    <Register name="FIFO11" description="Data FIFO Register." start="+0x080+44" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="FIFO data." start="0" size="32" />
    </Register>
    <Register name="FIFO12" description="Data FIFO Register." start="+0x080+48" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="FIFO data." start="0" size="32" />
    </Register>
    <Register name="FIFO13" description="Data FIFO Register." start="+0x080+52" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="FIFO data." start="0" size="32" />
    </Register>
    <Register name="FIFO14" description="Data FIFO Register." start="+0x080+56" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="FIFO data." start="0" size="32" />
    </Register>
    <Register name="FIFO15" description="Data FIFO Register." start="+0x080+60" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DATA" description="FIFO data." start="0" size="32" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SYSCON" description="System and clock control" start="0x400FC000">
    <Register name="FLASHCFG" description="Flash Accelerator Configuration Register. Controls flash access timing." start="+0x000" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved, user software should not change these bits from the reset value." start="0" size="12" />
      <BitField name="FLASHTIM" description="Flash access time. The value of this field plus 1 gives the number of CPU clocks used for a flash access. Warning: improper setting of this value may result in incorrect operation of the device. All other values are reserved." start="12" size="4">
        <Enum name="FLASH_ACCESSES_USE_1" description="Flash accesses use 1 CPU clock. Use for up to 20 MHz CPU clock with power boost off." start="0x0" />
        <Enum name="FLASH_ACCESSES_USE_2" description="Flash accesses use 2 CPU clocks. Use for up to 40 MHz CPU clock with power boost off." start="0x1" />
        <Enum name="FLASH_ACCESSES_USE_3" description="Flash accesses use 3 CPU clocks. Use for up to 60 MHz CPU clock with power boost off." start="0x2" />
        <Enum name="FLASH_ACCESSES_USE_4" description="Flash accesses use 4 CPU clocks. Use for up to 80 MHz CPU clock with power boost off. Use this setting for operation from 100 to 120 MHz operation with power boost on." start="0x3" />
        <Enum name="FLASH_ACCESSES_USE_5" description="Flash accesses use 5 CPU clocks. Use for up to 100 MHz CPU clock with power boost off." start="0x4" />
        <Enum name="FLASH_ACCESSES_USE_6" description="Flash accesses use 6 CPU clocks. Safe setting for any allowed conditions." start="0x5" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="16" />
    </Register>
    <Register name="PLL0CON" description="PLL0 Control register" start="+0x080+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PLLE" description="PLL Enable. When one, and after a valid PLL feed, this bit will activate the related PLL and allow it to lock to the requested frequency. See PLLSTAT register, Table 12." start="0" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="1" size="31" />
    </Register>
    <Register name="PLL1CON" description="PLL0 Control register" start="+0x080+32" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PLLE" description="PLL Enable. When one, and after a valid PLL feed, this bit will activate the related PLL and allow it to lock to the requested frequency. See PLLSTAT register, Table 12." start="0" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="1" size="31" />
    </Register>
    <Register name="PLL0CFG" description="PLL0 Configuration register" start="+0x084+0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MSEL" description="PLL Multiplier value. Supplies the value &quot;M&quot; in the PLL frequency calculations. Note: For details on selecting the right value for MSEL see Section 3.10.4." start="0" size="5" />
      <BitField name="PSEL" description="PLL Divider value. Supplies the value &quot;P&quot; in the PLL frequency calculations. Note: For details on selecting the right value for PSEL see Section 3.10.4." start="5" size="2" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="7" size="25" />
    </Register>
    <Register name="PLL1CFG" description="PLL0 Configuration register" start="+0x084+32" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MSEL" description="PLL Multiplier value. Supplies the value &quot;M&quot; in the PLL frequency calculations. Note: For details on selecting the right value for MSEL see Section 3.10.4." start="0" size="5" />
      <BitField name="PSEL" description="PLL Divider value. Supplies the value &quot;P&quot; in the PLL frequency calculations. Note: For details on selecting the right value for PSEL see Section 3.10.4." start="5" size="2" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="7" size="25" />
    </Register>
    <Register name="PLL0STAT" description="PLL0 Status register" start="+0x088+0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MSEL" description="Read-back for the PLL Multiplier value. This is the value currently used by the related PLL." start="0" size="5" />
      <BitField name="PSEL" description="Read-back for the PLL Divider value. This is the value currently used by the related PLL." start="5" size="2" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="7" size="1" />
      <BitField name="PLLE_STAT" description="Read-back for the PLL Enable bit. When one, the related PLL is currently activated. When zero, the related PLL is turned off. This bit is automatically cleared when Power-down mode is activated." start="8" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="9" size="1" />
      <BitField name="PLOCK" description="Reflects the PLL Lock status. When zero, the related PLL is not locked. When one, the related PLL is locked onto the requested frequency." start="10" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="11" size="21" />
    </Register>
    <Register name="PLL1STAT" description="PLL0 Status register" start="+0x088+32" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="MSEL" description="Read-back for the PLL Multiplier value. This is the value currently used by the related PLL." start="0" size="5" />
      <BitField name="PSEL" description="Read-back for the PLL Divider value. This is the value currently used by the related PLL." start="5" size="2" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="7" size="1" />
      <BitField name="PLLE_STAT" description="Read-back for the PLL Enable bit. When one, the related PLL is currently activated. When zero, the related PLL is turned off. This bit is automatically cleared when Power-down mode is activated." start="8" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="9" size="1" />
      <BitField name="PLOCK" description="Reflects the PLL Lock status. When zero, the related PLL is not locked. When one, the related PLL is locked onto the requested frequency." start="10" size="1" />
      <BitField name="RESERVED" description="Reserved. The value read from a reserved bit is not defined." start="11" size="21" />
    </Register>
    <Register name="PLL0FEED" description="PLL0 Feed register" start="+0x08C+0" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="PLLFEED" description="The PLL feed sequence must be written to this register in order for the related PLL's configuration and control register changes to take effect." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="PLL1FEED" description="PLL0 Feed register" start="+0x08C+32" access="WriteOnly" reset_value="0" reset_mask="0x00000000">
      <BitField name="PLLFEED" description="The PLL feed sequence must be written to this register in order for the related PLL's configuration and control register changes to take effect." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="24" />
    </Register>
    <Register name="PCON" description="Power Control register" start="+0x0C0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="PM0" description="Power mode control bit 0. This bit controls entry to the Power-down mode. See Section 3.3.6.1 below for details." start="0" size="1" />
      <BitField name="PM1" description="Power mode control bit 1. This bit controls entry to the Deep Power-down mode. See Section 3.3.6.1 below for details." start="1" size="1" />
      <BitField name="BODRPM" description="Brown-Out Reduced Power Mode. When BODRPM is 1, the Brown-Out Detect circuitry will be turned off when chip Power-down mode or Deep Sleep mode is entered, resulting in a further reduction in power usage. However, the possibility of using Brown-Out Detect as a wake-up source from the reduced power mode will be lost. When 0, the Brown-Out Detect function remains active during Power-down and Deep Sleep modes. See the System Control Block chapter for details of Brown-Out detection." start="2" size="1" />
      <BitField name="BOGD" description="Brown-Out Global Disable. When BOGD is 1, the Brown-Out Detect circuitry is fully disabled at all times, and does not consume power. When 0, the Brown-Out Detect circuitry is enabled. See the System Control Block chapter for details of Brown-Out detection." start="3" size="1" />
      <BitField name="BORD" description="Brown-Out Reset Disable. When BORD is 1, the BOD will not reset the device when the VDD(REG)(3V3) voltage dips goes below the BOD reset trip level. The Brown-Out interrupt is not affected. When BORD is 0, the BOD reset is enabled. See the Section 3.6 for details of Brown-Out detection." start="4" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="3" size="5" />
      <BitField name="SMFLAG" description="Sleep Mode entry flag. Set when the Sleep mode is successfully entered. Cleared by software writing a one to this bit." start="8" size="1" />
      <BitField name="DSFLAG" description="Deep Sleep entry flag. Set when the Deep Sleep mode is successfully entered. Cleared by software writing a one to this bit." start="9" size="1" />
      <BitField name="PDFLAG" description="Power-down entry flag. Set when the Power-down mode is successfully entered. Cleared by software writing a one to this bit." start="10" size="1" />
      <BitField name="DPDFLAG" description="Deep Power-down entry flag. Set when the Deep Power-down mode is successfully entered. Cleared by software writing a one to this bit." start="11" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="12" size="20" />
    </Register>
    <Register name="PCONP" description="Power Control for Peripherals" start="+0x0C4" access="Read/Write" reset_value="0x0408829E" reset_mask="0xFFFFFFFF">
      <BitField name="PCLCD" description="LCD controller power/clock control bit." start="0" size="1" />
      <BitField name="PCTIM0" description="Timer/Counter 0 power/clock control bit." start="1" size="1" />
      <BitField name="PCTIM1" description="Timer/Counter 1 power/clock control bit." start="2" size="1" />
      <BitField name="PCUART0" description="UART0 power/clock control bit." start="3" size="1" />
      <BitField name="PCUART1" description="UART1 power/clock control bit." start="4" size="1" />
      <BitField name="PCPWM0" description="PWM0 power/clock control bit." start="5" size="1" />
      <BitField name="PCPWM1" description="PWM1 power/clock control bit." start="6" size="1" />
      <BitField name="PCI2C0" description="I2C0 interface power/clock control bit." start="7" size="1" />
      <BitField name="PCUART4" description="UART4 power/clock control bit." start="8" size="1" />
      <BitField name="PCRTC" description="RTC and Event Monitor/Recorder power/clock control bit." start="9" size="1" />
      <BitField name="PCSSP1" description="SSP 1 interface power/clock control bit." start="10" size="1" />
      <BitField name="PCEMC" description="External Memory Controller power/clock control bit." start="11" size="1" />
      <BitField name="PCADC" description="A/D converter (ADC) power/clock control bit. Note: Clear the PDN bit in the AD0CR before clearing this bit, and set this bit before attempting to set PDN." start="12" size="1" />
      <BitField name="PCCAN1" description="CAN Controller 1 power/clock control bit." start="13" size="1" />
      <BitField name="PCCAN2" description="CAN Controller 2 power/clock control bit." start="14" size="1" />
      <BitField name="PCGPIO" description="Power/clock control bit for IOCON, GPIO, and GPIO interrupts." start="15" size="1" />
      <BitField name="PCSPIFI" description="SPI Flash Interface power/clock control bit (LPC1773 only)." start="16" size="1" />
      <BitField name="PCMCPWM" description="Motor Control PWM power/clock control bit." start="17" size="1" />
      <BitField name="PCQEI" description="Quadrature Encoder Interface power/clock control bit." start="18" size="1" />
      <BitField name="PCI2C1" description="I2C1 interface power/clock control bit." start="19" size="1" />
      <BitField name="PCSSP2" description="SSP2 interface power/clock control bit." start="20" size="1" />
      <BitField name="PCSSP0" description="SSP0 interface power/clock control bit." start="21" size="1" />
      <BitField name="PCTIM2" description="Timer 2 power/clock control bit." start="22" size="1" />
      <BitField name="PCTIM3" description="Timer 3 power/clock control bit." start="23" size="1" />
      <BitField name="PCUART2" description="UART 2 power/clock control bit." start="24" size="1" />
      <BitField name="PCUART3" description="UART 3 power/clock control bit." start="25" size="1" />
      <BitField name="PCI2C2" description="I2C interface 2 power/clock control bit." start="26" size="1" />
      <BitField name="PCI2S" description="I2S interface power/clock control bit." start="27" size="1" />
      <BitField name="PCSDC" description="SD Card interface power/clock control bit." start="28" size="1" />
      <BitField name="PCGPDMA" description="GPDMA function power/clock control bit." start="29" size="1" />
      <BitField name="PCENET" description="Ethernet block power/clock control bit." start="30" size="1" />
      <BitField name="PCUSB" description="USB interface power/clock control bit." start="31" size="1" />
    </Register>
    <Register name="EMCCLKSEL" description="External Memory Controller Clock Selection register" start="+0x100" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EMCDIV" description="Selects the EMC clock rate relative to the CPU clock." start="0" size="1">
        <Enum name="THE_EMC_USES_THE_SAM" description="The EMC uses the same clock as the CPU." start="0" />
        <Enum name="THE_EMC_USES_A_CLOCK" description="The EMC uses a clock at half the rate of the CPU." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="1" size="31" />
    </Register>
    <Register name="CCLKSEL" description="CPU Clock Selection register" start="+0x104" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="CCLKDIV" description="Selects the divide value for creating the CPU clock (CCLK) from the selected clock source. 0 = The divider is turned off., no clock will be provided to the CPU. This setting should typically not be used, the CPU will be halted and a reset will be required to restore operation. 1 = The input clock is divided by 1 to produce the CPU clock. 2 = The input clock is divided by 2 to produce the CPU clock. 3 = The input clock is divided by 3 to produce the CPU clock. ... 31 = The input clock is divided by 31 to produce the CPU clock." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="3" />
      <BitField name="CCLKSEL" description="Selects the input clock for the CPU clock divider." start="8" size="1">
        <Enum name="SYSCLK_IS_USED_AS_TH" description="Sysclk is used as the input to the CPU clock divider." start="0" />
        <Enum name="THE_OUTPUT_OF_THE_MA" description="The output of the Main PLL is used as the input to the CPU clock divider." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="9" size="23" />
    </Register>
    <Register name="USBCLKSEL" description="USB Clock Selection register" start="+0x108" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="USBDIV" description="Selects the divide value for creating the USB clock from the selected PLL output. Only the values shown below can produce even number multiples of 48 MHz from the PLL. Warning: Improper setting of this value will result in incorrect operation of the USB interface. Only the main oscillator in conjunction with either PLL0 or PLL1 can provide a clock that meets USB accuracy and jitter specifications. Other values cannot produce the 48 MHz clock required for USB operation." start="0" size="5">
        <Enum name="THE_DIVIDER_IS_TURNE" description="The divider is turned off, no clock will be provided to the USB subsystem." start="0x0" />
        <Enum name="PLL0_OUTPUT_IS_DIVID" description="PLL0 output is divided by 4. PLL0 output must be 192 MHz." start="0x4" />
        <Enum name="PLL0_OUTPUT_IS_DIVID" description="PLL0 output is divided by 6. PLL0 output must be 288 MHz." start="0x6" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="3" />
      <BitField name="USBSEL" description="Selects the input clock for the USB clock divider." start="8" size="2">
        <Enum name="SYSCLK_IS_USED_AS_TH" description="Sysclk is used as the input to the USB clock divider. When this clock is selected, the USB can be accessed by software but cannot perform USB functions." start="0x0" />
        <Enum name="THE_OUTPUT_OF_THE_MA" description="The output of the Main PLL is used as the input to the USB clock divider." start="0x1" />
        <Enum name="THE_OUTPUT_OF_THE_AL" description="The output of the Alt PLL is used as the input to the USB clock divider." start="0x2" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="22" />
    </Register>
    <Register name="CLKSRCSEL" description="Clock Source Select Register" start="+0x10C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLKSRC" description="Selects the clock source for sysclk and PLL0 as follows:" start="0" size="1">
        <Enum name="SELECTS_THE_INTERNAL" description="Selects the Internal RC oscillator as the sysclk and PLL0 clock source (default)." start="0" />
        <Enum name="SELECTS_THE_MAIN_OSC" description="Selects the main oscillator as the sysclk and PLL0 clock source." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="1" size="31" />
    </Register>
    <Register name="CANSLEEPCLR" description="Allows clearing the current CAN channel sleep state as well as reading that state." start="+0x110" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="1" />
      <BitField name="CAN1SLEEP" description="Sleep status and control for CAN channel 1. Read: when 1, indicates that CAN channel 1 is in the sleep mode. Write: writing a 1 causes clocks to be restored to CAN channel 1." start="1" size="1" />
      <BitField name="CAN2SLEEP" description="Sleep status and control for CAN channel 2. Read: when 1, indicates that CAN channel 2 is in the sleep mode. Write: writing a 1 causes clocks to be restored to CAN channel 2." start="2" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="3" size="29" />
    </Register>
    <Register name="CANWAKEFLAGS" description="Allows reading the wake-up state of the CAN channels." start="+0x114" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="0" size="1" />
      <BitField name="CAN1WAKE" description="Wake-up status for CAN channel 1. Read: when 1, indicates that a falling edge has occurred on the receive data line of CAN channel 1. Write: writing a 1 clears this bit." start="1" size="1" />
      <BitField name="CAN2WAKE" description="Wake-up status for CAN channel 2. Read: when 1, indicates that a falling edge has occurred on the receive data line of CAN channel 2. Write: writing a 1 clears this bit." start="2" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="3" size="29" />
    </Register>
    <Register name="EXTINT" description="External Interrupt Flag Register" start="+0x140" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EINT0" description="In level-sensitive mode, this bit is set if the EINT0 function is selected for its pin, and the pin is in its active state. In edge-sensitive mode, this bit is set if the EINT0 function is selected for its pin, and the selected edge occurs on the pin. This bit is cleared by writing a one to it, except in level sensitive mode when the pin is in its active state.[1]" start="0" size="1" />
      <BitField name="EINT1" description="In level-sensitive mode, this bit is set if the EINT1 function is selected for its pin, and the pin is in its active state. In edge-sensitive mode, this bit is set if the EINT1 function is selected for its pin, and the selected edge occurs on the pin. This bit is cleared by writing a one to it, except in level sensitive mode when the pin is in its active state.[1]" start="1" size="1" />
      <BitField name="EINT2" description="In level-sensitive mode, this bit is set if the EINT2 function is selected for its pin, and the pin is in its active state. In edge-sensitive mode, this bit is set if the EINT2 function is selected for its pin, and the selected edge occurs on the pin. This bit is cleared by writing a one to it, except in level sensitive mode when the pin is in its active state.[1]" start="2" size="1" />
      <BitField name="EINT3" description="In level-sensitive mode, this bit is set if the EINT3 function is selected for its pin, and the pin is in its active state. In edge-sensitive mode, this bit is set if the EINT3 function is selected for its pin, and the selected edge occurs on the pin. This bit is cleared by writing a one to it, except in level sensitive mode when the pin is in its active state.[1]" start="3" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="28" />
    </Register>
    <Register name="EXTMODE" description="External Interrupt Mode register" start="+0x148" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXTMODE0" description="Level or edge sensitivity select for EINT0." start="0" size="1">
        <Enum name="LEVEL_SENSITIVE_" description="Level sensitive." start="0" />
        <Enum name="EDGE_SENSITIVE_" description="Edge sensitive." start="1" />
      </BitField>
      <BitField name="EXTMODE1" description="Level or edge sensitivity select for EINT1." start="1" size="1">
        <Enum name="LEVEL_SENSITIVE_" description="Level sensitive." start="0" />
        <Enum name="EDGE_SENSITIVE_" description="Edge sensitive." start="1" />
      </BitField>
      <BitField name="EXTMODE2" description="Level or edge sensitivity select for EINT2." start="2" size="1">
        <Enum name="LEVEL_SENSITIVE_" description="Level sensitive." start="0" />
        <Enum name="EDGE_SENSITIVE_" description="Edge sensitive." start="1" />
      </BitField>
      <BitField name="EXTMODE3" description="Level or edge sensitivity select for EINT3." start="3" size="1">
        <Enum name="LEVEL_SENSITIVE_" description="Level sensitive." start="0" />
        <Enum name="EDGE_SENSITIVE_" description="Edge sensitive." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="28" />
    </Register>
    <Register name="EXTPOLAR" description="External Interrupt Polarity Register" start="+0x14C" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EXTPOLAR0" description="External interrupt polarity for EINT0." start="0" size="1">
        <Enum name="LOW_ACTIVE_OR_FALLIN" description="Low-active or falling-edge sensitive (depending on EXTMODE0)." start="0" />
        <Enum name="HIGH_ACTIVE_OR_RISIN" description="High-active or rising-edge sensitive (depending on EXTMODE0)." start="1" />
      </BitField>
      <BitField name="EXTPOLAR1" description="External interrupt polarity for EINT1." start="1" size="1">
        <Enum name="LOW_ACTIVE_OR_FALLIN" description="Low-active or falling-edge sensitive (depending on EXTMODE1)." start="0" />
        <Enum name="HIGH_ACTIVE_OR_RISIN" description="High-active or rising-edge sensitive (depending on EXTMODE1)." start="1" />
      </BitField>
      <BitField name="EXTPOLAR2" description="External interrupt polarity for EINT2." start="2" size="1">
        <Enum name="LOW_ACTIVE_OR_FALLIN" description="Low-active or falling-edge sensitive (depending on EXTMODE2)." start="0" />
        <Enum name="HIGH_ACTIVE_OR_RISIN" description="High-active or rising-edge sensitive (depending on EXTMODE2)." start="1" />
      </BitField>
      <BitField name="EXTPOLAR3" description="External interrupt polarity for EINT3." start="3" size="1">
        <Enum name="LOW_ACTIVE_OR_FALLIN" description="Low-active or falling-edge sensitive (depending on EXTMODE3)." start="0" />
        <Enum name="HIGH_ACTIVE_OR_RISIN" description="High-active or rising-edge sensitive (depending on EXTMODE3)." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="4" size="28" />
    </Register>
    <Register name="RSID" description="Reset Source Identification Register" start="+0x180" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="POR" description="Assertion of the POR signal sets this bit, and clears all of the other bits in this register. But if another Reset signal (e.g., External Reset) remains asserted after the POR signal is negated, then its bit is set. This bit is not affected by any of the other sources of Reset." start="0" size="1" />
      <BitField name="EXTR" description="Assertion of the external RESET signal sets this bit. This bit is cleared only by software or POR." start="1" size="1" />
      <BitField name="WDTR" description="This bit is set when the Watchdog Timer times out and the WDTRESET bit in the Watchdog Mode Register is 1. This bit is cleared only by software or POR." start="2" size="1" />
      <BitField name="BODR" description="This bit is set when the VDD(REG)(3V3) voltage reaches a level below the BOD reset trip level (typically 1.85 V under nominal room temperature conditions). If the VDD(REG)(3V3) voltage dips from the normal operating range to below the BOD reset trip level and recovers, the BODR bit will be set to 1. If the VDD(REG)(3V3) voltage dips from the normal operating range to below the BOD reset trip level and continues to decline to the level at which POR is asserted (nominally 1 V), the BODR bit is cleared. If the VDD(REG)(3V3) voltage rises continuously from below 1 V to a level above the BOD reset trip level, the BODR will be set to 1. This bit is cleared only by software or POR. Note: Only in the case where a reset occurs and the POR = 0, the BODR bit indicates if the VDD(REG)(3V3) voltage was below the BOD reset trip level or not." start="3" size="1" />
      <BitField name="SYSRESET" description="This bit is set if the processor has been reset due to a system reset request, as described in Section 40.4.3.6 Application Interrupt and Reset Control Register. Setting the SYSRESETREQ bit in the Cortex-M3 AIRCR register causes a chip reset in the LPC178x/177x. This bit is cleared only by software or POR." start="4" size="1" />
      <BitField name="LOCKUP" description="This bit is set if the processor has been reset due to a lockup, as described in Section 40.3.4.4 Lockup. The lockup state causes a chip reset in the LPC178x/177x. This bit is cleared only by software or POR." start="5" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="6" size="26" />
    </Register>
    <Register name="MATRIXARB" description="Matrix arbitration register" start="+0x188" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="PRI_ICODE" description="I-Code bus priority. Should be lower than PRI_DCODE for proper operation." start="0" size="2" />
      <BitField name="PRI_DCODE" description="D-Code bus priority." start="2" size="2" />
      <BitField name="PRI_SYS" description="System bus priority." start="4" size="2" />
      <BitField name="PRI_GPDMA" description="General Purpose DMA controller priority." start="6" size="2" />
      <BitField name="PRI_ETH" description="Ethernet DMA priority." start="8" size="2" />
      <BitField name="PRI_LCD" description="LCD DMA priority." start="10" size="2" />
      <BitField name="PRI_USB" description="USB DMA priority." start="12" size="2" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="14" size="2" />
      <BitField name="ROM_LAT" description="ROM latency select. Should always be 0." start="16" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="17" size="15" />
    </Register>
    <Register name="SCS" description="System Control and Status" start="+0x1A0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="EMCSC" description="EMC Shift Control. Controls how addresses are output on the EMC address pins for static memories. Also see Section 10.9 in the EMC chapter." start="0" size="1">
        <Enum name="STATIC_MEMORY_ADDRES" description="Static memory addresses are shifted to match the data bus width. For example, when accessing a 32-bit wide data bus, the address is shifted right 2 places such that bit 2 is the LSB. In this mode, address bit 0 for the this device is connected to address bit 0 of the memory device, thus simplifying memory connections. This also makes a larger memory address range possible, because additional upper address bits can appear on the higher address pins due to the shift." start="0" />
        <Enum name="STATIC_MEMORY_ADDRES" description="Static memory addresses are always output as byte addresses regardless of the data bus width. For example, when word data is accessed on a 32-bit bus, address bits 1 and 0 will always be 0. In this mode, one or both lower address bits may not be connected to memories that are part of a bus that is wider than 8 bits. This mode matches the operation of LPC23xx and LPC24xx devices." start="1" />
      </BitField>
      <BitField name="EMCRD" description="EMC Reset Disable[1]. External Memory Controller Reset Disable. Also see Section 10.8 in the EMC chapter." start="1" size="1">
        <Enum name="BOTH_EMC_RESETS_ARE_" description="Both EMC resets are asserted when any type of chip reset event occurs. In this mode, all registers and functions of the EMC are initialized upon any reset condition." start="0" />
        <Enum name="MANY_PORTIONS_OF_THE" description="Many portions of the EMC are only reset by a power-on or brown-out event, in order to allow the EMC to retain its state through a warm reset (external reset or watchdog reset). If the EMC is configured correctly, auto-refresh can be maintained through a warm reset." start="1" />
      </BitField>
      <BitField name="EMCBC" description="External Memory Controller burst control. Also see Section 10.10 in the EMC chapter." start="2" size="1">
        <Enum name="BURST_ENABLED_" description="Burst enabled." start="0" />
        <Enum name="BURST_DISABLED_THIS" description="Burst disabled. This mode can be used to prevent multiple sequential accesses to memory mapped I/O devices connected to EMC static memory chip selects. These unrequested accesses can cause issues with some I/O devices." start="1" />
      </BitField>
      <BitField name="MCIPWRAL" description="MCIPWR Active Level[1]. Selects the active level of the SD card interface signal SD_PWR." start="3" size="1">
        <Enum name="SD_PWR_IS_ACTIVE_LOW" description="SD_PWR is active low (inverted output of the SD Card interface block)." start="0" />
        <Enum name="SD_PWR_IS_ACTIVE_HIG" description="SD_PWR is active high (follows the output of the SD Card interface block)." start="1" />
      </BitField>
      <BitField name="OSCRS" description="Main oscillator range select." start="4" size="1">
        <Enum name="THE_FREQUENCY_RANGE_" description="The frequency range of the main oscillator is 1 MHz to 20 MHz." start="0" />
        <Enum name="THE_FREQUENCY_RANGE_" description="The frequency range of the main oscillator is 15 MHz to 25 MHz." start="1" />
      </BitField>
      <BitField name="OSCEN" description="Main oscillator enable." start="5" size="1">
        <Enum name="THE_MAIN_OSCILLATOR_" description="The main oscillator is disabled." start="0" />
        <Enum name="THE_MAIN_OSCILLATOR_" description="The main oscillator is enabled, and will start up if the correct external circuitry is connected to the XTAL1 and XTAL2 pins." start="1" />
      </BitField>
      <BitField name="OSCSTAT" description="Main oscillator status." start="6" size="1">
        <Enum name="THE_MAIN_OSCILLATOR_" description="The main oscillator is not ready to be used as a clock source." start="0" />
        <Enum name="THE_MAIN_OSCILLATOR_" description="The main oscillator is ready to be used as a clock source. The main oscillator must be enabled via the OSCEN bit." start="1" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="7" size="25" />
    </Register>
    <Register name="PCLKSEL" description="Peripheral Clock Selection register" start="+0x1A8" access="Read/Write" reset_value="0x10" reset_mask="0xFFFFFFFF">
      <BitField name="PCLKDIV" description="Selects the divide value for the clock used for all APB peripherals. 0 = The divider is turned off., no clock will be provided to APB peripherals.. 1 = The input clock is divided by 1 to produce the APB peripheral clock. 2 = The input clock is divided by 2 to produce the APB peripheral clock. 3 = The input clock is divided by 3 to produce the APB peripheral clock. ... 31 = The input clock is divided by 31 to produce the APB peripheral clock." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="27" />
    </Register>
    <Register name="PBOOST" description="Power boost register" start="+0x1B0" access="Read/Write" reset_value="0" reset_mask="0x00000000">
      <BitField name="Boost" description="Boost control bits. 00 : Boost is off, operation must be below 100 MHz. 11 : Boost is on, operation up to 120 MHz is supported. Other values are not allowed." start="0" size="2" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="2" size="30" />
    </Register>
    <Register name="SPIFICLKSEL" description="SPIFI Clock Selection register" start="+0x1B4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="SPIFIDIV" description="Selects the divide value for creating the SPIFI clock from the selected clock source. 0 = The divider is turned off., no clock will be provided to the SPIFI. 1 = The input clock is divided by 1 to produce the SPIFI clock. 2 = The input clock is divided by 2 to produce the SPIFI clock. 3 = The input clock is divided by 3 to produce the SPIFI clock. ... 31 = The input clock is divided by 31 to produce the SPIFI clock." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="3" />
      <BitField name="SPIFISEL" description="Selects the input clock for the USB clock divider." start="8" size="2">
        <Enum name="SYSCLK_IS_USED_AS_TH" description="Sysclk is used as the input to the SPIFI clock divider." start="0x0" />
        <Enum name="THE_OUTPUT_OF_THE_MA" description="The output of the Main PLL is used as the input to the SPIFI clock divider." start="0x1" />
        <Enum name="THE_OUTPUT_OF_THE_AL" description="The output of the Alt PLL is used as the input to the SPIFI clock divider." start="0x2" />
      </BitField>
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="22" />
    </Register>
    <Register name="LCD_CFG" description="LCD Clock configuration register" start="+0x1B8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLKDIV" description="LCD panel clock prescaler selection. The value in the this register plus 1 is used to divide the selected input clock (see the CLKSEL bit in the LCD_POL register), to produce the panel clock." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="27" />
    </Register>
    <Register name="USBINTST" description="USB Interrupt Status" start="+0x1C0" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField name="USB_INT_REQ_LP" description="Low priority interrupt line status. This bit is read-only." start="0" size="1" />
      <BitField name="USB_INT_REQ_HP" description="High priority interrupt line status. This bit is read-only." start="1" size="1" />
      <BitField name="USB_INT_REQ_DMA" description="DMA interrupt line status. This bit is read-only." start="2" size="1" />
      <BitField name="USB_HOST_INT" description="USB host interrupt line status. This bit is read-only." start="3" size="1" />
      <BitField name="USB_ATX_INT" description="External ATX interrupt line status. This bit is read-only." start="4" size="1" />
      <BitField name="USB_OTG_INT" description="OTG interrupt line status. This bit is read-only." start="5" size="1" />
      <BitField name="USB_I2C_INT" description="I2C module interrupt line status. This bit is read-only." start="6" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="7" size="1" />
      <BitField name="USB_NEED_CLK" description="USB need clock indicator. This bit is read-only. This bit is set to 1 when USB activity or a change of state on the USB data pins is detected, and it indicates that a PLL supplied clock of 48 MHz is needed. Once USB_NEED_CLK becomes one, it resets to zero 5 ms after the last packet has been received/sent, or 2 ms after the Suspend Change (SUS_CH) interrupt has occurred. A change of this bit from 0 to 1 can wake up the microcontroller if activity on the USB bus is selected to wake up the part from the Power-down mode (see Section 4.7.9 Wake-up from Reduced Power Modes for details). Also see Section 4.5.8 PLLs and Power-down mode and Section 4.7.10 Power Control for Peripherals register (PCONP - 0x400F C0C4) for considerations about the PLL and invoking the Power-down mode. This bit is read-only." start="8" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="9" size="22" />
      <BitField name="EN_USB_INTS" description="Enable all USB interrupts. When this bit is cleared, the NVIC does not see the ORed output of the USB interrupt lines." start="31" size="1" />
    </Register>
    <Register name="DMACREQSEL" description="Selects between alternative requests on DMA channels 0 through 7 and 10 through 15" start="+0x1C4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="DMASEL00" description="Selects the DMA request for GPDMA input 0: 0 - (unused) 1 - Timer 0 match 0 is selected." start="0" size="1" />
      <BitField name="DMASEL01" description="Selects the DMA request for GPDMA input 1: 0 - SD card interface is selected. 1 - Timer 0 match 1 is selected." start="1" size="1" />
      <BitField name="DMASEL02" description="Selects the DMA request for GPDMA input 2: 0 - SSP0 transmit is selected. 1 - Timer 1 match 0 is selected." start="2" size="1" />
      <BitField name="DMASEL03" description="Selects the DMA request for GPDMA input 3: 0 - SSP0 receive is selected. 1 - Timer 1 match 1 is selected." start="3" size="1" />
      <BitField name="DMASEL04" description="Selects the DMA request for GPDMA input 4: 0 - SSP1 transmit is selected. 1 - Timer 2 match 0 is selected." start="4" size="1" />
      <BitField name="DMASEL05" description="Selects the DMA request for GPDMA input 5: 0 - SSP1 receive is selected. 1 - Timer 2 match 1 is selected." start="5" size="1" />
      <BitField name="DMASEL06" description="Selects the DMA request for GPDMA input 6: 0 - SSP2 transmit is selected. 1 - I2S channel 0 is selected." start="6" size="1" />
      <BitField name="DMASEL07" description="Selects the DMA request for GPDMA input 7: 0 - SSP2 receive is selected. 1 - I2S channel 1 is selected." start="7" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="2" />
      <BitField name="DMASEL10" description="Selects the DMA request for GPDMA input 10: 0 - UART0 transmit is selected. 1 - UART3 transmit is selected." start="10" size="1" />
      <BitField name="DMASEL11" description="Selects the DMA request for GPDMA input 11: 0 - UART0 receive is selected. 1 - UART3 receive is selected." start="11" size="1" />
      <BitField name="DMASEL12" description="Selects the DMA request for GPDMA input 12: 0 - UART1 transmit is selected. 1 - UART4 transmit is selected." start="12" size="1" />
      <BitField name="DMASEL13" description="Selects the DMA request for GPDMA input 13: 0 - UART1 receive is selected. 1 - UART4 receive is selected." start="13" size="1" />
      <BitField name="DMASEL14" description="Selects the DMA request for GPDMA input 14: 0 - UART2 transmit is selected. 1 - Timer 3 match 0 is selected." start="14" size="1" />
      <BitField name="DMASEL15" description="Selects the DMA request for GPDMA input 15: 0 - UART2 receive is selected. 1 - Timer 3 match 1 is selected." start="15" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="16" />
    </Register>
    <Register name="CLKOUTCFG" description="Clock Output Configuration register" start="+0x1C8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="CLKOUTSEL" description="Selects the clock source for the CLKOUT function. 0x0 = Selects the CPU clock as the CLKOUT source. 0x1 = Selects the main oscillator as the CLKOUT source. 0x2 = Selects the Internal RC oscillator as the CLKOUT source. 0x3 = Selects the USB clock as the CLKOUT source. 0x4 = Selects the RTC oscillator as the CLKOUT source. 0x5 = Selects the SPIFI clock as the CLKOUT source. 0x6 = Selects the Watchdog oscillator as the CLKOUT source. Other settings are reserved. Do not use." start="0" size="4" />
      <BitField name="CLKOUTDIV" description="Integer value to divide the output clock by, minus one. 0x0 = Clock is divided by 1. 0x1 = Clock is divided by 2. 0x2 = Clock is divided by 3. ... 0xF = Clock is divided by 16." start="4" size="4" />
      <BitField name="CLKOUT_EN" description="CLKOUT enable control, allows switching the CLKOUT source without glitches. Clear to stop CLKOUT on the next falling edge. Set to enable CLKOUT." start="8" size="1" />
      <BitField name="CLKOUT_ACT" description="CLKOUT activity indication. Reads as 1 when CLKOUT is enabled. Read as 0 when CLKOUT has been disabled via the CLKOUT_EN bit and the clock has completed being stopped." start="9" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="10" size="22" />
    </Register>
    <Register name="RSTCON0" description="Individual peripheral reset control bits" start="+0x1CC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RSTLCD" description="LCD controller reset control bit." start="0" size="1" />
      <BitField name="RSTTIM0" description="Timer/Counter 0 reset control bit." start="1" size="1" />
      <BitField name="RSTTIM1" description="Timer/Counter 1 reset control bit." start="2" size="1" />
      <BitField name="RSTUART0" description="UART0 reset control bit." start="3" size="1" />
      <BitField name="RSTUART1" description="UART1 reset control bit." start="4" size="1" />
      <BitField name="RSTPWM0" description="PWM0 reset control bit." start="5" size="1" />
      <BitField name="RSTPWM1" description="PWM1 reset control bit." start="6" size="1" />
      <BitField name="RSTI2C0" description="The I2C0 interface reset control bit." start="7" size="1" />
      <BitField name="RSTUART4" description="UART4 reset control bit." start="8" size="1" />
      <BitField name="RSTRTC" description="RTC and Event Monitor/Recorder reset control bit. RTC reset is limited, see Table 628 Real-Time Clock register map for details." start="9" size="1" />
      <BitField name="RSTSSP1" description="The SSP 1 interface reset control bit." start="10" size="1" />
      <BitField name="RSTEMC" description="External Memory Controller reset control bit." start="11" size="1" />
      <BitField name="RSTADC" description="A/D converter (ADC) reset control bit." start="12" size="1" />
      <BitField name="RSTCAN1" description="CAN Controller 1 reset control bit. Note: The CAN acceptance filter may be reset by a separate bit in the RSTCON1 register." start="13" size="1" />
      <BitField name="RSTCAN2" description="CAN Controller 2 reset control bit. Note: The CAN acceptance filter may be reset by a separate bit in the RSTCON1 register." start="14" size="1" />
      <BitField name="RSTGPIO" description="Reset control bit for GPIO, and GPIO interrupts. Note: IOCON may be reset by a separate bit in the RSTCON1 register." start="15" size="1" />
      <BitField name="RSTSPIFI" description="SPI Flash Interface reset control bit (LPC1773 only)." start="16" size="1" />
      <BitField name="RSTMCPWM" description="Motor Control PWM reset control bit." start="17" size="1" />
      <BitField name="RSTQEI" description="Quadrature Encoder Interface reset control bit." start="18" size="1" />
      <BitField name="RSTI2C1" description="The I2C1 interface reset control bit." start="19" size="1" />
      <BitField name="RSTSSP2" description="The SSP2 interface reset control bit." start="20" size="1" />
      <BitField name="RSTSSP0" description="The SSP0 interface reset control bit." start="21" size="1" />
      <BitField name="RSTTIM2" description="Timer 2 reset control bit." start="22" size="1" />
      <BitField name="RSTTIM3" description="Timer 3 reset control bit." start="23" size="1" />
      <BitField name="RSTUART2" description="UART 2 reset control bit." start="24" size="1" />
      <BitField name="RSTUART3" description="UART 3 reset control bit." start="25" size="1" />
      <BitField name="RSTI2C2" description="I2C interface 2 reset control bit." start="26" size="1" />
      <BitField name="RSTI2S" description="I2S interface reset control bit." start="27" size="1" />
      <BitField name="RSTSDC" description="SD Card interface reset control bit." start="28" size="1" />
      <BitField name="RSTGPDMA" description="GPDMA function reset control bit." start="29" size="1" />
      <BitField name="RSTENET" description="Ethernet block reset control bit." start="30" size="1" />
      <BitField name="RSTUSB" description="USB interface reset control bit." start="31" size="1" />
    </Register>
    <Register name="RSTCON1" description="Individual peripheral reset control bits" start="+0x1D0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField name="RSTIOCON" description="Reset control bit for the IOCON registers." start="0" size="1" />
      <BitField name="RSTDAC" description="D/A converter (DAC) reset control bit." start="1" size="1" />
      <BitField name="RSTCANACC" description="CAN acceptance filter reset control bit." start="2" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="3" size="29" />
    </Register>
    <Register name="EMCDLYCTL" description="Values for the 4 programmable delays associated with SDRAM operation." start="+0x1DC" access="Read/Write" reset_value="0x210" reset_mask="0xFFFFFFFF">
      <BitField name="CMDDLY" description="Programmable delay value for EMC outputs in command delayed mode. See Section 10.12.6. The delay amount is roughly (CMDDLY+1) * 250 picoseconds. This field applies only when the command delayed read strategy is selected in the EMCDynamicReadConfig register. In this mode, all control outputs from the EMC are delayed, but the output clock is not. Delaying the control outputs changes dynamic characteristics defined in the device data sheet." start="0" size="5" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="5" size="3" />
      <BitField name="FBCLKDLY" description="Programmable delay value for the feedback clock that controls input data sampling. See  Section 10.5.3. The delay amount is roughly (FBCLKDLY+1) * 250 picoseconds." start="8" size="5" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="13" size="3" />
      <BitField name="CLKOUT0DLY" description="Programmable delay value for the CLKOUT0 output. This would typically be used in clock delayed mode. See Section 10.12.6 The delay amount is roughly (CLKOUT0DLY+1) * 250 picoseconds. Delaying the clock output changes dynamic characteristics defined in the device data sheet." start="16" size="5" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="21" size="3" />
      <BitField name="CLKOUT1DLY" description="Programmable delay value for the CLKOUT1 output. This would typically be used in clock delayed mode. See Section 10.12.6 The delay amount is roughly (CLKOUT1DLY+1) * 250 picoseconds." start="24" size="5" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="29" size="3" />
    </Register>
    <Register name="EMCCAL" description="Controls the calibration counter for programmable delays and returns the result value." start="+0x1E0" access="Read/Write" reset_value="0x1F00" reset_mask="0xFFFFFFFF">
      <BitField name="CALVALUE" description="Returns the count of the approximately 50 MHz ring oscillator that occur during 32 clocks of the IRC oscillator. This represents the composite effect of processing variation, internal regulator supply voltage, and ambient temperature." start="0" size="8" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="8" size="6" />
      <BitField name="START" description="Start control bit for the EMC calibration counter. Writing a 1 to this bit begins the measurement process. This bit is cleared automatically when the measurement is complete." start="14" size="1" />
      <BitField name="DONE" description="Measurement completion flag. this bit is set when a calibration measurement is completed. This bit is cleared automatically when the START bit is set." start="15" size="1" />
      <BitField name="RESERVED" description="Reserved. Read value is undefined, only zero should be written." start="16" size="16" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" start="0xE000E000" description="Nested Vectored Interrupt Controller">
    <Register start="+0x100" size="0" name="ISER0" access="Read/Write" description="Interrupt Set-Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WDT" />
      <BitField start="1" size="1" name="TIMER0" />
      <BitField start="2" size="1" name="TIMER1" />
      <BitField start="3" size="1" name="TIMER2" />
      <BitField start="4" size="1" name="TIMER3" />
      <BitField start="5" size="1" name="UART0" />
      <BitField start="6" size="1" name="UART1" />
      <BitField start="7" size="1" name="UART2" />
      <BitField start="8" size="1" name="UART3" />
      <BitField start="9" size="1" name="PWM1" />
      <BitField start="10" size="1" name="I2C0" />
      <BitField start="11" size="1" name="I2C1" />
      <BitField start="12" size="1" name="I2C2" />
      <BitField start="13" size="1" name="SPIFI" />
      <BitField start="14" size="1" name="SSP0" />
      <BitField start="15" size="1" name="SSP1" />
      <BitField start="16" size="1" name="PLL0" />
      <BitField start="17" size="1" name="RTC" />
      <BitField start="18" size="1" name="EINT0" />
      <BitField start="19" size="1" name="EINT1" />
      <BitField start="20" size="1" name="EINT2" />
      <BitField start="21" size="1" name="EINT3" />
      <BitField start="22" size="1" name="ADC" />
      <BitField start="23" size="1" name="BOD" />
      <BitField start="24" size="1" name="USB" />
      <BitField start="25" size="1" name="CAN" />
      <BitField start="26" size="1" name="DMA" />
      <BitField start="27" size="1" name="I2S" />
      <BitField start="28" size="1" name="ENET" />
      <BitField start="29" size="1" name="MCI" />
      <BitField start="30" size="1" name="MCPWM" />
      <BitField start="31" size="1" name="QEI" />
    </Register>
    <Register start="+0x104" size="0" name="ISER1" access="Read/Write" description="Interrupt Set-Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PLL1" />
      <BitField start="1" size="1" name="USBActivity" />
      <BitField start="2" size="1" name="CANActivity" />
      <BitField start="3" size="1" name="UART4" />
      <BitField start="4" size="1" name="SSP2" />
      <BitField start="5" size="1" name="LCD" />
      <BitField start="6" size="1" name="GPIO" />
      <BitField start="7" size="1" name="PWM0" />
      <BitField start="8" size="1" name="EEPROM" />
    </Register>
    <Register start="+0x180" size="0" name="ICER0" access="Read/Write" description="Interrupt Clear-Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WDT" />
      <BitField start="1" size="1" name="TIMER0" />
      <BitField start="2" size="1" name="TIMER1" />
      <BitField start="3" size="1" name="TIMER2" />
      <BitField start="4" size="1" name="TIMER3" />
      <BitField start="5" size="1" name="UART0" />
      <BitField start="6" size="1" name="UART1" />
      <BitField start="7" size="1" name="UART2" />
      <BitField start="8" size="1" name="UART3" />
      <BitField start="9" size="1" name="PWM1" />
      <BitField start="10" size="1" name="I2C0" />
      <BitField start="11" size="1" name="I2C1" />
      <BitField start="12" size="1" name="I2C2" />
      <BitField start="13" size="1" name="SPIFI" />
      <BitField start="14" size="1" name="SSP0" />
      <BitField start="15" size="1" name="SSP1" />
      <BitField start="16" size="1" name="PLL0" />
      <BitField start="17" size="1" name="RTC" />
      <BitField start="18" size="1" name="EINT0" />
      <BitField start="19" size="1" name="EINT1" />
      <BitField start="20" size="1" name="EINT2" />
      <BitField start="21" size="1" name="EINT3" />
      <BitField start="22" size="1" name="ADC" />
      <BitField start="23" size="1" name="BOD" />
      <BitField start="24" size="1" name="USB" />
      <BitField start="25" size="1" name="CAN" />
      <BitField start="26" size="1" name="DMA" />
      <BitField start="27" size="1" name="I2S" />
      <BitField start="28" size="1" name="ENET" />
      <BitField start="29" size="1" name="MCI" />
      <BitField start="30" size="1" name="MCPWM" />
      <BitField start="31" size="1" name="QEI" />
    </Register>
    <Register start="+0x184" size="0" name="ICER1" access="Read/Write" description="Interrupt Clear-Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PLL1" />
      <BitField start="1" size="1" name="USBActivity" />
      <BitField start="2" size="1" name="CANActivity" />
      <BitField start="3" size="1" name="UART4" />
      <BitField start="4" size="1" name="SSP2" />
      <BitField start="5" size="1" name="LCD" />
      <BitField start="6" size="1" name="GPIO" />
      <BitField start="7" size="1" name="PWM0" />
      <BitField start="8" size="1" name="EEPROM" />
    </Register>
    <Register start="+0x200" size="0" name="ISPR0" access="Read/Write" description="Interrupt Set-Pending Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WDT" />
      <BitField start="1" size="1" name="TIMER0" />
      <BitField start="2" size="1" name="TIMER1" />
      <BitField start="3" size="1" name="TIMER2" />
      <BitField start="4" size="1" name="TIMER3" />
      <BitField start="5" size="1" name="UART0" />
      <BitField start="6" size="1" name="UART1" />
      <BitField start="7" size="1" name="UART2" />
      <BitField start="8" size="1" name="UART3" />
      <BitField start="9" size="1" name="PWM1" />
      <BitField start="10" size="1" name="I2C0" />
      <BitField start="11" size="1" name="I2C1" />
      <BitField start="12" size="1" name="I2C2" />
      <BitField start="13" size="1" name="SPIFI" />
      <BitField start="14" size="1" name="SSP0" />
      <BitField start="15" size="1" name="SSP1" />
      <BitField start="16" size="1" name="PLL0" />
      <BitField start="17" size="1" name="RTC" />
      <BitField start="18" size="1" name="EINT0" />
      <BitField start="19" size="1" name="EINT1" />
      <BitField start="20" size="1" name="EINT2" />
      <BitField start="21" size="1" name="EINT3" />
      <BitField start="22" size="1" name="ADC" />
      <BitField start="23" size="1" name="BOD" />
      <BitField start="24" size="1" name="USB" />
      <BitField start="25" size="1" name="CAN" />
      <BitField start="26" size="1" name="DMA" />
      <BitField start="27" size="1" name="I2S" />
      <BitField start="28" size="1" name="ENET" />
      <BitField start="29" size="1" name="MCI" />
      <BitField start="30" size="1" name="MCPWM" />
      <BitField start="31" size="1" name="QEI" />
    </Register>
    <Register start="+0x204" size="0" name="ISPR1" access="Read/Write" description="Interrupt Set-Pending Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PLL1" />
      <BitField start="1" size="1" name="USBActivity" />
      <BitField start="2" size="1" name="CANActivity" />
      <BitField start="3" size="1" name="UART4" />
      <BitField start="4" size="1" name="SSP2" />
      <BitField start="5" size="1" name="LCD" />
      <BitField start="6" size="1" name="GPIO" />
      <BitField start="7" size="1" name="PWM0" />
      <BitField start="8" size="1" name="EEPROM" />
    </Register>
    <Register start="+0x280" size="0" name="ICPR0" access="Read/Write" description="Interrupt Clear-Pending Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WDT" />
      <BitField start="1" size="1" name="TIMER0" />
      <BitField start="2" size="1" name="TIMER1" />
      <BitField start="3" size="1" name="TIMER2" />
      <BitField start="4" size="1" name="TIMER3" />
      <BitField start="5" size="1" name="UART0" />
      <BitField start="6" size="1" name="UART1" />
      <BitField start="7" size="1" name="UART2" />
      <BitField start="8" size="1" name="UART3" />
      <BitField start="9" size="1" name="PWM1" />
      <BitField start="10" size="1" name="I2C0" />
      <BitField start="11" size="1" name="I2C1" />
      <BitField start="12" size="1" name="I2C2" />
      <BitField start="13" size="1" name="SPIFI" />
      <BitField start="14" size="1" name="SSP0" />
      <BitField start="15" size="1" name="SSP1" />
      <BitField start="16" size="1" name="PLL0" />
      <BitField start="17" size="1" name="RTC" />
      <BitField start="18" size="1" name="EINT0" />
      <BitField start="19" size="1" name="EINT1" />
      <BitField start="20" size="1" name="EINT2" />
      <BitField start="21" size="1" name="EINT3" />
      <BitField start="22" size="1" name="ADC" />
      <BitField start="23" size="1" name="BOD" />
      <BitField start="24" size="1" name="USB" />
      <BitField start="25" size="1" name="CAN" />
      <BitField start="26" size="1" name="DMA" />
      <BitField start="27" size="1" name="I2S" />
      <BitField start="28" size="1" name="ENET" />
      <BitField start="29" size="1" name="MCI" />
      <BitField start="30" size="1" name="MCPWM" />
      <BitField start="31" size="1" name="QEI" />
    </Register>
    <Register start="+0x284" size="0" name="ICPR1" access="Read/Write" description="Interrupt Clear-Pending Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PLL1" />
      <BitField start="1" size="1" name="USBActivity" />
      <BitField start="2" size="1" name="CANActivity" />
      <BitField start="3" size="1" name="UART4" />
      <BitField start="4" size="1" name="SSP2" />
      <BitField start="5" size="1" name="LCD" />
      <BitField start="6" size="1" name="GPIO" />
      <BitField start="7" size="1" name="PWM0" />
      <BitField start="8" size="1" name="EEPROM" />
    </Register>
    <Register start="+0x300" size="0" name="IABR0" access="ReadOnly" description="Interrupt Active Bit Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WDT" />
      <BitField start="1" size="1" name="TIMER0" />
      <BitField start="2" size="1" name="TIMER1" />
      <BitField start="3" size="1" name="TIMER2" />
      <BitField start="4" size="1" name="TIMER3" />
      <BitField start="5" size="1" name="UART0" />
      <BitField start="6" size="1" name="UART1" />
      <BitField start="7" size="1" name="UART2" />
      <BitField start="8" size="1" name="UART3" />
      <BitField start="9" size="1" name="PWM1" />
      <BitField start="10" size="1" name="I2C0" />
      <BitField start="11" size="1" name="I2C1" />
      <BitField start="12" size="1" name="I2C2" />
      <BitField start="13" size="1" name="SPIFI" />
      <BitField start="14" size="1" name="SSP0" />
      <BitField start="15" size="1" name="SSP1" />
      <BitField start="16" size="1" name="PLL0" />
      <BitField start="17" size="1" name="RTC" />
      <BitField start="18" size="1" name="EINT0" />
      <BitField start="19" size="1" name="EINT1" />
      <BitField start="20" size="1" name="EINT2" />
      <BitField start="21" size="1" name="EINT3" />
      <BitField start="22" size="1" name="ADC" />
      <BitField start="23" size="1" name="BOD" />
      <BitField start="24" size="1" name="USB" />
      <BitField start="25" size="1" name="CAN" />
      <BitField start="26" size="1" name="DMA" />
      <BitField start="27" size="1" name="I2S" />
      <BitField start="28" size="1" name="ENET" />
      <BitField start="29" size="1" name="MCI" />
      <BitField start="30" size="1" name="MCPWM" />
      <BitField start="31" size="1" name="QEI" />
    </Register>
    <Register start="+0x304" size="0" name="IABR1" access="ReadOnly" description="Interrupt Active Bit Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PLL1" />
      <BitField start="1" size="1" name="USBActivity" />
      <BitField start="2" size="1" name="CANActivity" />
      <BitField start="3" size="1" name="UART4" />
      <BitField start="4" size="1" name="SSP2" />
      <BitField start="5" size="1" name="LCD" />
      <BitField start="6" size="1" name="GPIO" />
      <BitField start="7" size="1" name="PWM0" />
      <BitField start="8" size="1" name="EEPROM" />
    </Register>
    <Register start="+0x400" size="0" name="IPR0" access="Read/Write" description="Interrupt Priority Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="3" name="WDT" />
      <BitField start="13" size="3" name="TIMER0" />
      <BitField start="21" size="3" name="TIMER1" />
      <BitField start="29" size="3" name="TIMER2" />
    </Register>
    <Register start="+0x404" size="0" name="IPR1" access="Read/Write" description="Interrupt Priority Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="3" name="TIMER3" />
      <BitField start="13" size="3" name="UART0" />
      <BitField start="21" size="3" name="UART1" />
      <BitField start="29" size="3" name="UART2" />
    </Register>
    <Register start="+0x408" size="0" name="IPR2" access="Read/Write" description="Interrupt Priority Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="3" name="UART3" />
      <BitField start="13" size="3" name="PWM1" />
      <BitField start="21" size="3" name="I2C0" />
      <BitField start="29" size="3" name="I2C1" />
    </Register>
    <Register start="+0x40c" size="0" name="IPR3" access="Read/Write" description="Interrupt Priority Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="3" name="I2C2" />
      <BitField start="13" size="3" name="SPIFI" />
      <BitField start="21" size="3" name="SSP0" />
      <BitField start="29" size="3" name="SSP1" />
    </Register>
    <Register start="+0x410" size="0" name="IPR4" access="Read/Write" description="Interrupt Priority Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="3" name="PLL0" />
      <BitField start="13" size="3" name="RTC" />
      <BitField start="21" size="3" name="EINT0" />
      <BitField start="29" size="3" name="EINT1" />
    </Register>
    <Register start="+0x414" size="0" name="IPR5" access="Read/Write" description="Interrupt Priority Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="3" name="EINT2" />
      <BitField start="13" size="3" name="EINT3" />
      <BitField start="21" size="3" name="ADC" />
      <BitField start="29" size="3" name="BOD" />
    </Register>
    <Register start="+0x418" size="0" name="IPR6" access="Read/Write" description="Interrupt Priority Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="3" name="USB" />
      <BitField start="13" size="3" name="CAN" />
      <BitField start="21" size="3" name="DMA" />
      <BitField start="29" size="3" name="I2S" />
    </Register>
    <Register start="+0x41c" size="0" name="IPR7" access="Read/Write" description="Interrupt Priority Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="3" name="ENET" />
      <BitField start="13" size="3" name="MCI" />
      <BitField start="21" size="3" name="MCPWM" />
      <BitField start="29" size="3" name="QEI" />
    </Register>
    <Register start="+0x420" size="0" name="IPR8" access="Read/Write" description="Interrupt Priority Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="3" name="PLL1" />
      <BitField start="13" size="3" name="USBActivity" />
      <BitField start="21" size="3" name="CANActivity" />
      <BitField start="29" size="3" name="UART4" />
    </Register>
    <Register start="+0x424" size="0" name="IPR9" access="Read/Write" description="Interrupt Priority Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="3" name="SSP2" />
      <BitField start="13" size="3" name="LCD" />
      <BitField start="21" size="3" name="GPIO" />
      <BitField start="29" size="3" name="PWM0" />
    </Register>
    <Register start="+0x428" size="0" name="IPR10" access="Read/Write" description="Interrupt Priority Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="3" name="EEPROM" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SysTick" start="0xE000E010" description="24-bit System Timer">
    <Register name="SYST_CSR" start="0xE000E010" description="SysTick Control and Status Register">
      <BitField start="0" size="1" name="ENABLE" description="Enable SysTick Timer" />
      <BitField start="1" size="1" name="TICKINT" description="Tick Interrupt Enable" />
      <BitField start="2" size="1" name="CLKSOURCE" description="Timer Clock Source" />
      <BitField start="16" size="1" name="COUNTFLAG" description="Counter Flag" />
    </Register>
    <Register name="SYST_RVR" start="0xE000E014" description="SysTick Reload Value Register">
      <BitField start="0" size="24" name="RELOAD" description="Value to load into the SYST_CVR when the counter is enabled and when it reaches 0" />
    </Register>
    <Register name="SYST_CVR" start="0xE000E018" description="SysTick Current Value Register Register">
      <BitField start="0" size="24" name="CURRENT" description="The current value of the SysTick counter" />
    </Register>
    <Register name="SYST_CALIB" start="0xE000E01C" description="SysTick Calibration Value Register" access="ReadOnly">
      <BitField start="0" size="24" name="TENMS" description="Reload value for 10ms (100Hz) timing, subject to system clock skew errors" />
      <BitField start="30" size="1" name="SKEW" description="Indicates whether the TENMS value is exact" />
      <BitField start="31" size="1" name="NOREF" description="Indicates whether the device provides a reference clock to the processor" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCB" start="0xE000E000" description="System Control Block">
    <Register name="ICTR" start="0xE000E004" description="Interrupt Controller Type Register">
      <BitField start="0" size="4" name="INTLINESNUM" description="The total number of interrupt lines supported by an implementation, defined in groups of 32." />
    </Register>
    <Register name="ACTLR" start="0xE000E008" description="Auxiliary Control Register">
      <BitField start="0" size="1" name="DISMCYCINT" description="When set to 1, disables interruption of load multiple and store multiple instructions" />
      <BitField start="1" size="1" name="DISDEFWBUF" description="When set to 1, disables write buffer use during default memory map accesses" />
      <BitField start="2" size="1" name="DISFOLD" description="When set to 1, disables write buffer use during default memory map accesses" />
    </Register>
    <Register name="CPUID" start="0xE000ED00" description="CPUID Register" access="ReadOnly">
      <BitField start="0" size="4" name="REVISION" description="Revision Number" />
      <BitField start="4" size="12" name="PARTNO" description="Part Number" />
      <BitField start="20" size="4" name="VARIANT" description="Variant Number" />
      <BitField start="24" size="8" name="IMPLEMENTER" description="Implementer Code" />
    </Register>
    <Register name="ICSR" start="0xE000ED04" description="Interrupt Control and State Register">
      <BitField start="0" size="9" name="VECTACTIVE" description="Contains the active exception number" />
      <BitField start="11" size="1" name="RETTOBASE" description="Indicates whether there are preempted active exceptions" />
      <BitField start="12" size="9" name="VECTPENDING" description="Indicates the exception number of the highest priority pending enabled exception" />
      <BitField start="22" size="1" name="ISRPENDING" description="Interrupt pending flag" />
      <BitField start="23" size="1" name="ISRPREEMPT" />
      <BitField start="25" size="1" name="PENDSTCLR" description="SysTick exception clear-pending bit" />
      <BitField start="26" size="1" name="PENDSTSET" description="SysTick exception set-pending bit" />
      <BitField start="27" size="1" name="PENDSVCLR" description="PendSV clear-pending bit" />
      <BitField start="28" size="1" name="PENDSVSET" description="PendSV set-pending bit" />
      <BitField start="31" size="1" name="NMIPENDSET" description="NMI set-pending bit" />
    </Register>
    <Register name="AIRCR" start="0xE000ED0C" description="Application Interrupt and Reset Control Register">
      <BitField start="0" size="1" name="VECTRESET" />
      <BitField start="1" size="1" name="VECTCLRACTIVE" />
      <BitField start="2" size="1" name="SYSRESETREQ" description="System reset request bit" />
      <BitField start="8" size="3" name="PRIGROUP" description="Interrupt priority grouping field" />
      <BitField start="15" size="1" name="ENDIANESS" description="Data endianness bit" />
      <BitField start="16" size="16" name="VECTKEY" description="Register key" />
    </Register>
    <Register name="SCR" start="0xE000ED10" description="System Control Register">
      <BitField start="1" size="1" name="SLEEPONEXIT" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode" />
      <BitField start="2" size="1" name="SLEEPDEEP" description="Controls whether the processor uses sleep or deep sleep as its low power mode" />
      <BitField start="4" size="1" name="SEVONPEND" description="Send event on pending bit" />
    </Register>
    <Register name="CCR" start="0xE000ED14" description="Configuration and Control Register">
      <BitField start="0" size="1" name="NONBASETHRDENA" description="Indicates how the processor enters Thread mode" />
      <BitField start="1" size="1" name="USERSETMPEND" description="Enables unprivileged software access to the STIR" />
      <BitField start="3" size="1" name="UNALIGN_TRP" description="Enables unaligned access traps" />
      <BitField start="4" size="1" name="DIV_0_TRP" description="Enables faulting or halting when the processor executes an SDIVor UDIV instruction with a divisor of 0" />
      <BitField start="8" size="1" name="BFHFNMIGN" description="Enables handlers with priority -1 or-2 to ignore data BusFaults caused by load and store instructions" />
      <BitField start="9" size="1" name="STKALIGN" description="Indicates stack alignment on exception entry" />
    </Register>
    <Register name="SHPR1" start="0xE000ED18" description="System Handler Priority Register 1">
      <BitField start="5" size="3" name="PRI_4(MemManage)" description="Priority of system handler 4 (MemManage)" />
      <BitField start="13" size="3" name="PRI_5(BusFault)" description="Priority of system handler 5 (BusFault)" />
      <BitField start="21" size="3" name="PRI_6(UsageFault)" description="Priority of system handler 6 (UsageFault)" />
    </Register>
    <Register name="SHPR2" start="0xE000ED1C" description="System Handler Priority Register 2">
      <BitField start="29" size="3" name="PRI_11(SVCall)" description="Priority of system handler 11 (SVCall)" />
    </Register>
    <Register name="SHPR3" start="0xE000ED20" description="System Handler Priority Register 3">
      <BitField start="21" size="3" name="PRI_14(PendSV)" description="Priority of system handler 14 (PendSV)" />
      <BitField start="29" size="3" name="PRI_15(SysTick)" description="Priority of system handler 15 (SysTick)" />
    </Register>
    <Register name="SHCSR" start="0xE000ED24" description="System Handler Control and State Register">
      <BitField start="0" size="1" name="MEMFAULTACT" description="MemManage Exception Active Bit" />
      <BitField start="1" size="1" name="BUSFAULTACT" description="BusFault Exception Active Bit" />
      <BitField start="3" size="1" name="USGFAULTACT" description="UsageFault Exception Active Bit" />
      <BitField start="7" size="1" name="SVCALLACT" description="SVCall Active Bit" />
      <BitField start="8" size="1" name="MONITORACT" description="Debug Monitor Active Bit" />
      <BitField start="10" size="1" name="PENDSVACT" description="PendSV Exception Active Bit" />
      <BitField start="11" size="1" name="SYSTICKACT" description="SysTick Exception Active Bit" />
      <BitField start="12" size="1" name="USGFAULTPENDED" description="UsageFault Exception Pending Bit" />
      <BitField start="13" size="1" name="MEMFAULTPENDED" description="MemManage Exception Pending Bit" />
      <BitField start="14" size="1" name="BUSFAULTPENDED" description="BusFault Exception Pending Bit" />
      <BitField start="15" size="1" name="SVCALLPENDED" description="SVCall Pending Bit" />
      <BitField start="16" size="1" name="MEMFAULTENA" description="MemManage Enable Bit" />
      <BitField start="17" size="1" name="BUSFAULTENA" description="BusFault Enable Bit" />
      <BitField start="18" size="1" name="USGFAULTENA" description="UsageFault enable Bit" />
    </Register>
    <Register name="MMFSR" start="0xE000ED28" description="MemManage Fault Status Register">
      <BitField start="0" size="1" name="IACCVIOL" description="Instruction access violation flag" />
      <BitField start="1" size="1" name="DACCVIOL" description="Data access violation flag" />
      <BitField start="3" size="1" name="MUNSTKERR" description="MemManage fault on unstacking for a return from exception" />
      <BitField start="4" size="1" name="MSTKERR" description="MemManage fault on stacking for exception entry" />
      <BitField start="7" size="1" name="MMARVALID" description="MemManage Fault Address Register(MMFAR) valid flag" />
    </Register>
    <Register name="BFSR" start="0xE000ED29" description="BusFault Status Register">
      <BitField start="0" size="1" name="IBUSERR" description="Instruction bus error" />
      <BitField start="1" size="1" name="PRECISERR" description="Precise data bus error" />
      <BitField start="2" size="1" name="IMPRECISERR" description="Imprecise data bus error" />
      <BitField start="3" size="1" name="UNSTKERR" description="BusFault on unstacking for a return from exception" />
      <BitField start="4" size="1" name="STKERR" description="BusFault on stacking for exception entry" />
      <BitField start="7" size="1" name="BFARVALID" description="BusFault Address Register(BFAR) valid flag" />
    </Register>
    <Register name="UFSR" start="0xE000ED2A" description="UsageFault Status Register">
      <BitField start="0" size="1" name="UNDEFINSTR" description="Undefined instruction UsageFault" />
      <BitField start="1" size="1" name="INVSTATE" description="Invalid state UsageFault" />
      <BitField start="2" size="1" name="INVPC" description="Invalid PC load UsageFault, causedby an invalid PC load by EXC_RETURN" />
      <BitField start="3" size="1" name="NOCP" description="No coprocessor UsageFault" />
      <BitField start="8" size="1" name="UNALIGNED" description="Unaligned access UsageFault" />
      <BitField start="9" size="1" name="DIVBYZERO" description="Divide by zero UsageFault" />
    </Register>
    <Register name="HFSR" start="0xE000ED2C" description="HardFault Status Register">
      <BitField start="1" size="1" name="VECTTBL" description="Indicates a BusFault on a vectortable read during exception processing" />
      <BitField start="30" size="1" name="FORCED" description="Indicates a forced hard fault, generated by escalation of a fault with configurable priority that cannot be handled, either because of priority or because it is disabled" />
      <BitField start="31" size="1" name="DEBUGEVT" />
    </Register>
    <Register name="DFSR" start="0xE000ED30" description="Debug Fault Status Register">
      <BitField start="0" size="1" name="HALTED" />
      <BitField start="1" size="1" name="BKPT" />
      <BitField start="2" size="1" name="DWTTRAP" />
      <BitField start="3" size="1" name="VCATCH" />
      <BitField start="4" size="1" name="EXTERNAL" />
    </Register>
    <Register name="MMFAR" start="0xE000ED34" description="MemManage Fault Address Register">
      <BitField start="0" size="32" name="ADDRESS" description="When the MMARVALID bit of the MMFSR is set to 1, this field holds the address of the location that generated the MemManage fault" />
    </Register>
    <Register name="BFAR" start="0xE000ED38" description="BusFault Address Register">
      <BitField start="0" size="32" name="ADDRESS" description="When the BFARVALID bit of the BFSR is set to1, this field holds the address of the location that generated the BusFault" />
    </Register>
    <Register name="AFSR" start="0xE000ED3C" description="Auxiliary Fault Status Register">
      <BitField start="0" size="32" name="IMPDEF" description="Implementation defined, the bits map to the AUXFAULT input signals" />
    </Register>
    <Register name="ID_PFR0" start="0xE000ED40" description="Processor Feature Register 0" access="ReadOnly" />
    <Register name="ID_PFR1" start="0xE000ED44" description="Processor Feature Register 1" access="ReadOnly" />
    <Register name="ID_DFR0" start="0xE000ED48" description="Debug Feature Register 0" access="ReadOnly" />
    <Register name="ID_AFR0" start="0xE000ED4C" description="Auxilliary Feature Register 0" access="ReadOnly" />
    <Register name="ID_MMFR0" start="0xE000ED50" description="Memory Model Feature Register 0" access="ReadOnly" />
    <Register name="ID_MMFR1" start="0xE000ED54" description="Memory Model Feature Register 1" access="ReadOnly" />
    <Register name="ID_MMFR2" start="0xE000ED58" description="Memory Model Feature Register 2" access="ReadOnly" />
    <Register name="ID_MMFR3" start="0xE000ED5C" description="Memory Model Feature Register 3" access="ReadOnly" />
    <Register name="ID_ISAR0" start="0xE000ED60" description="Instruction Set Attribute Register 0" access="ReadOnly" />
    <Register name="ID_ISAR1" start="0xE000ED64" description="Instruction Set Attribute Register 1" access="ReadOnly" />
    <Register name="ID_ISAR2" start="0xE000ED68" description="Instruction Set Attribute Register 2" access="ReadOnly" />
    <Register name="ID_ISAR3" start="0xE000ED6C" description="Instruction Set Attribute Register 3" access="ReadOnly" />
    <Register name="ID_ISAR4" start="0xE000ED70" description="Instruction Set Attribute Register 4" access="ReadOnly" />
    <Register name="ID_ISAR5" start="0xE000ED74" description="Instruction Set Attribute Register 5" access="ReadOnly" />
  </RegisterGroup>
</Processor>
