# Reading C:/intelFPGA_lite/19.1_QUARTUS/modelsim_ase/tcl/vsim/pref.tcl
# do display_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1_QUARTUS/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/ARQUITECTURA\ LAB4 {C:/Users/Javier/Documents/ARQUITECTURA LAB4/BCDtoSSeg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:42 on Apr 06,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/ARQUITECTURA LAB4" C:/Users/Javier/Documents/ARQUITECTURA LAB4/BCDtoSSeg.v 
# -- Compiling module BCDtoSSeg
# 
# Top level modules:
# 	BCDtoSSeg
# End time: 18:55:42 on Apr 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/ARQUITECTURA\ LAB4 {C:/Users/Javier/Documents/ARQUITECTURA LAB4/display.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:42 on Apr 06,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/ARQUITECTURA LAB4" C:/Users/Javier/Documents/ARQUITECTURA LAB4/display.v 
# -- Compiling module display
# 
# Top level modules:
# 	display
# End time: 18:55:43 on Apr 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Javier/Documents/ARQUITECTURA\ LAB4 {C:/Users/Javier/Documents/ARQUITECTURA LAB4/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:55:43 on Apr 06,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Javier/Documents/ARQUITECTURA LAB4" C:/Users/Javier/Documents/ARQUITECTURA LAB4/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:55:43 on Apr 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:55:44 on Apr 06,2020
# Loading work.testbench
# Loading work.display
# Loading work.BCDtoSSeg
# ** Warning: (vsim-3017) C:/Users/Javier/Documents/ARQUITECTURA LAB4/testbench.v(37): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut File: C:/Users/Javier/Documents/ARQUITECTURA LAB4/display.v
# ** Warning: (vsim-3722) C:/Users/Javier/Documents/ARQUITECTURA LAB4/testbench.v(37): [TFMPC] - Missing connection for port 'led'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Javier  Hostname: DESKTOP-KFV958T  ProcessID: 10484
#           Attempting to use alternate WLF file "./wlftq9jf4z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq9jf4z
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
