$date
	Tue Nov 12 04:19:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ri_fa $end
$var wire 1 ! rise $end
$var wire 1 " fall $end
$var parameter 32 # CLK_PERIOD $end
$var reg 1 $ clk $end
$var reg 1 % signal $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % signal $end
$var reg 1 " fall $end
$var reg 1 & prev_signal $end
$var reg 1 ! rise $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
x&
0%
0$
x"
x!
$end
#5
0&
0!
1$
#10
0$
1%
#15
1&
0"
1!
1$
#20
0$
#25
0!
1$
#30
0$
0%
#35
0&
1"
1$
#40
0$
#45
0"
1$
#50
0$
1%
#55
1&
1!
1$
#60
0$
#65
0!
1$
#70
0$
0%
#75
0&
1"
1$
#80
0$
#85
0"
1$
#90
0$
#95
1$
#100
0$
