INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx/Projects/Assignment-1/Assignment-1.srcs/sim_1/new/MovingAverageSim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MovingAverage_tb
