#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Nov  5 13:35:57 2022
# Process ID: 18007
# Current directory: /home/zacharymontoya/Desktop/Labs/Lab7/Lab7/Lab7.runs/design_1_Top_0_0_synth_1
# Command line: vivado -log design_1_Top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Top_0_0.tcl
# Log file: /home/zacharymontoya/Desktop/Labs/Lab7/Lab7/Lab7.runs/design_1_Top_0_0_synth_1/design_1_Top_0_0.vds
# Journal file: /home/zacharymontoya/Desktop/Labs/Lab7/Lab7/Lab7.runs/design_1_Top_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_Top_0_0.tcl -notrace
Command: synth_design -top design_1_Top_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_Top_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18063
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2301.293 ; gain = 0.000 ; free physical = 1274 ; free virtual = 3421
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Top_0_0' [/home/zacharymontoya/Desktop/Labs/Lab7/Lab7/Lab7.gen/sources_1/bd/design_1/ip/design_1_Top_0_0/synth/design_1_Top_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'Top' [/home/zacharymontoya/Desktop/Labs/Lab7/Top.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'Top' (1#1) [/home/zacharymontoya/Desktop/Labs/Lab7/Top.vhdl:18]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Top_0_0' (2#1) [/home/zacharymontoya/Desktop/Labs/Lab7/Lab7/Lab7.gen/sources_1/bd/design_1/ip/design_1_Top_0_0/synth/design_1_Top_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2301.293 ; gain = 0.000 ; free physical = 1002 ; free virtual = 3151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2301.293 ; gain = 0.000 ; free physical = 2399 ; free virtual = 4543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2301.293 ; gain = 0.000 ; free physical = 2399 ; free virtual = 4543
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2301.293 ; gain = 0.000 ; free physical = 2500 ; free virtual = 4645
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.332 ; gain = 0.000 ; free physical = 2424 ; free virtual = 4569
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2331.332 ; gain = 0.000 ; free physical = 2424 ; free virtual = 4569
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2331.332 ; gain = 30.039 ; free physical = 3120 ; free virtual = 5349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2331.332 ; gain = 30.039 ; free physical = 3120 ; free virtual = 5349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2331.332 ; gain = 30.039 ; free physical = 3122 ; free virtual = 5351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2331.332 ; gain = 30.039 ; free physical = 3122 ; free virtual = 5352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2331.332 ; gain = 30.039 ; free physical = 3122 ; free virtual = 5356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2331.332 ; gain = 30.039 ; free physical = 2927 ; free virtual = 5169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2331.332 ; gain = 30.039 ; free physical = 2927 ; free virtual = 5169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2331.332 ; gain = 30.039 ; free physical = 2917 ; free virtual = 5159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2331.332 ; gain = 30.039 ; free physical = 2902 ; free virtual = 5143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2331.332 ; gain = 30.039 ; free physical = 2902 ; free virtual = 5143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2331.332 ; gain = 30.039 ; free physical = 2902 ; free virtual = 5143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2331.332 ; gain = 30.039 ; free physical = 2902 ; free virtual = 5143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2331.332 ; gain = 30.039 ; free physical = 2902 ; free virtual = 5143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2331.332 ; gain = 30.039 ; free physical = 2902 ; free virtual = 5143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2331.332 ; gain = 30.039 ; free physical = 2902 ; free virtual = 5143
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2331.332 ; gain = 0.000 ; free physical = 2961 ; free virtual = 5202
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2331.340 ; gain = 30.039 ; free physical = 2961 ; free virtual = 5202
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.340 ; gain = 0.000 ; free physical = 2960 ; free virtual = 5202
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.340 ; gain = 0.000 ; free physical = 2998 ; free virtual = 5240
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2331.340 ; gain = 30.047 ; free physical = 3121 ; free virtual = 5365
INFO: [Common 17-1381] The checkpoint '/home/zacharymontoya/Desktop/Labs/Lab7/Lab7/Lab7.runs/design_1_Top_0_0_synth_1/design_1_Top_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint '/home/zacharymontoya/Desktop/Labs/Lab7/Lab7/Lab7.runs/design_1_Top_0_0_synth_1/design_1_Top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Top_0_0_utilization_synth.rpt -pb design_1_Top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  5 13:36:45 2022...
