

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Wed Jul 31 21:07:35 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  146026|  146026|  146026|  146026|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                                    |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Filter1_Loop_W_Row_Loop  |  146024|  146024|        21|         12|          1|  12168|    yes   |
        +------------------------------------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 12, D = 21, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 23 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 2 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_1.cpp:8]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 15.0>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten47 = phi i14 [ 0, %0 ], [ %add_ln8, %ifFalse ]" [cnn/conv_1.cpp:8]   --->   Operation 25 'phi' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln30_1, %ifFalse ]" [cnn/conv_1.cpp:30]   --->   Operation 26 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten14 = phi i10 [ 0, %0 ], [ %select_ln11, %ifFalse ]" [cnn/conv_1.cpp:11]   --->   Operation 27 'phi' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln30_5, %ifFalse ]" [cnn/conv_1.cpp:30]   --->   Operation 28 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %0 ], [ %select_ln14, %ifFalse ]" [cnn/conv_1.cpp:14]   --->   Operation 29 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln23_2, %ifFalse ]" [cnn/conv_1.cpp:23]   --->   Operation 30 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %0 ], [ %w_sum_4_2, %ifFalse ]" [cnn/conv_1.cpp:23]   --->   Operation 31 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %0 ], [ %wr, %ifFalse ]"   --->   Operation 32 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [cnn/conv_1.cpp:23]   --->   Operation 33 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.78ns)   --->   "%add_ln23_2 = add i5 %c_0, 2" [cnn/conv_1.cpp:23]   --->   Operation 34 'add' 'add_ln23_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (2.20ns)   --->   "%icmp_ln8 = icmp eq i14 %indvar_flatten47, -4216" [cnn/conv_1.cpp:8]   --->   Operation 35 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.81ns)   --->   "%add_ln8 = add i14 %indvar_flatten47, 1" [cnn/conv_1.cpp:8]   --->   Operation 36 'add' 'add_ln8' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %W_Row_Loop" [cnn/conv_1.cpp:8]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn/conv_1.cpp:8]   --->   Operation 38 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.77ns)   --->   "%icmp_ln11 = icmp eq i10 %indvar_flatten14, 468" [cnn/conv_1.cpp:11]   --->   Operation 39 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.21ns)   --->   "%select_ln30 = select i1 %icmp_ln11, i5 0, i5 %c_0" [cnn/conv_1.cpp:30]   --->   Operation 40 'select' 'select_ln30' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.21ns)   --->   "%select_ln30_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [cnn/conv_1.cpp:30]   --->   Operation 41 'select' 'select_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_8)   --->   "%select_ln30_2 = select i1 %icmp_ln11, i5 1, i5 %c" [cnn/conv_1.cpp:30]   --->   Operation 42 'select' 'select_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_9)   --->   "%select_ln30_3 = select i1 %icmp_ln11, i5 2, i5 %add_ln23_2" [cnn/conv_1.cpp:30]   --->   Operation 43 'select' 'select_ln30_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.97ns)   --->   "%xor_ln30 = xor i1 %icmp_ln11, true" [cnn/conv_1.cpp:30]   --->   Operation 44 'xor' 'xor_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [cnn/conv_1.cpp:18]   --->   Operation 45 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln8)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_2)   --->   "%and_ln30 = and i1 %icmp_ln18, %xor_ln30" [cnn/conv_1.cpp:30]   --->   Operation 46 'and' 'and_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %indvar_flatten, -14" [cnn/conv_1.cpp:14]   --->   Operation 47 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.97ns)   --->   "%and_ln30_1 = and i1 %icmp_ln14, %xor_ln30" [cnn/conv_1.cpp:30]   --->   Operation 48 'and' 'and_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.78ns)   --->   "%add_ln23_3 = add i5 %select_ln30, 1" [cnn/conv_1.cpp:23]   --->   Operation 49 'add' 'add_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%or_ln30 = or i1 %and_ln30_1, %icmp_ln11" [cnn/conv_1.cpp:30]   --->   Operation 50 'or' 'or_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.98ns)   --->   "%select_ln30_4 = select i1 %or_ln30, i3 0, i3 %f_0" [cnn/conv_1.cpp:30]   --->   Operation 51 'select' 'select_ln30_4' <Predicate = (!icmp_ln8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.21ns)   --->   "%select_ln30_5 = select i1 %and_ln30_1, i5 %add_ln23_3, i5 %select_ln30" [cnn/conv_1.cpp:30]   --->   Operation 52 'select' 'select_ln30_5' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i5 %select_ln30_5 to i11" [cnn/conv_1.cpp:30]   --->   Operation 53 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.78ns)   --->   "%add_ln23_4 = add i5 %select_ln30, 2" [cnn/conv_1.cpp:23]   --->   Operation 54 'add' 'add_ln23_4' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_8)   --->   "%select_ln30_6 = select i1 %and_ln30_1, i5 %add_ln23_4, i5 %select_ln30_2" [cnn/conv_1.cpp:30]   --->   Operation 55 'select' 'select_ln30_6' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_8)   --->   "%zext_ln30_4 = zext i5 %select_ln30_6 to i11" [cnn/conv_1.cpp:30]   --->   Operation 56 'zext' 'zext_ln30_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.78ns)   --->   "%add_ln23_5 = add i5 %select_ln30, 3" [cnn/conv_1.cpp:23]   --->   Operation 57 'add' 'add_ln23_5' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_9)   --->   "%select_ln30_7 = select i1 %and_ln30_1, i5 %add_ln23_5, i5 %select_ln30_3" [cnn/conv_1.cpp:30]   --->   Operation 58 'select' 'select_ln30_7' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_9)   --->   "%zext_ln30_5 = zext i5 %select_ln30_7 to i11" [cnn/conv_1.cpp:30]   --->   Operation 59 'zext' 'zext_ln30_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_2)   --->   "%xor_ln30_1 = xor i1 %icmp_ln14, true" [cnn/conv_1.cpp:30]   --->   Operation 60 'xor' 'xor_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_2)   --->   "%or_ln30_1 = or i1 %icmp_ln11, %xor_ln30_1" [cnn/conv_1.cpp:30]   --->   Operation 61 'or' 'or_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln30_2 = and i1 %and_ln30, %or_ln30_1" [cnn/conv_1.cpp:30]   --->   Operation 62 'and' 'and_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.65ns)   --->   "%f = add i3 %select_ln30_4, 1" [cnn/conv_1.cpp:14]   --->   Operation 63 'add' 'f' <Predicate = (!icmp_ln8)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln23_1)   --->   "%or_ln23 = or i1 %and_ln30_2, %and_ln30_1" [cnn/conv_1.cpp:23]   --->   Operation 64 'or' 'or_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln23_1 = or i1 %or_ln23, %icmp_ln11" [cnn/conv_1.cpp:23]   --->   Operation 65 'or' 'or_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.99ns)   --->   "%select_ln23_1 = select i1 %or_ln23_1, i2 0, i2 %wr_0" [cnn/conv_1.cpp:23]   --->   Operation 66 'select' 'select_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.98ns)   --->   "%select_ln23_2 = select i1 %and_ln30_2, i3 %f, i3 %select_ln30_4" [cnn/conv_1.cpp:23]   --->   Operation 67 'select' 'select_ln23_2' <Predicate = (!icmp_ln8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i3 %select_ln23_2 to i6" [cnn/conv_1.cpp:23]   --->   Operation 68 'zext' 'zext_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %select_ln23_1 to i5" [cnn/conv_1.cpp:18]   --->   Operation 69 'zext' 'zext_ln18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_10 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %select_ln23_1, i3 0)" [cnn/conv_1.cpp:23]   --->   Operation 70 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i5 %tmp_10 to i6" [cnn/conv_1.cpp:23]   --->   Operation 71 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_12 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln23_1, i1 false)" [cnn/conv_1.cpp:23]   --->   Operation 72 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i3 %tmp_12 to i6" [cnn/conv_1.cpp:23]   --->   Operation 73 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln23 = sub i6 %zext_ln23_3, %zext_ln23_4" [cnn/conv_1.cpp:23]   --->   Operation 74 'sub' 'sub_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln23_6 = add i6 %zext_ln23, %sub_ln23" [cnn/conv_1.cpp:23]   --->   Operation 75 'add' 'add_ln23_6' <Predicate = (!icmp_ln8)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i6 %add_ln23_6 to i64" [cnn/conv_1.cpp:23]   --->   Operation 76 'sext' 'sext_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add = getelementptr [18 x float]* @conv_1_weights_0, i64 0, i64 %sext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 77 'getelementptr' 'conv_1_weights_0_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%conv_1_weights_1_add = getelementptr [18 x float]* @conv_1_weights_1, i64 0, i64 %sext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 78 'getelementptr' 'conv_1_weights_1_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%conv_1_weights_2_add = getelementptr [18 x float]* @conv_1_weights_2, i64 0, i64 %sext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 79 'getelementptr' 'conv_1_weights_2_add' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 %select_ln30_1, %zext_ln18" [cnn/conv_1.cpp:23]   --->   Operation 80 'add' 'add_ln23' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln23, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 81 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i10 %tmp_13 to i11" [cnn/conv_1.cpp:23]   --->   Operation 82 'zext' 'zext_ln23_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln23, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 83 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i7 %tmp_14 to i11" [cnn/conv_1.cpp:23]   --->   Operation 84 'zext' 'zext_ln23_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.73ns)   --->   "%sub_ln23_1 = sub i11 %zext_ln23_5, %zext_ln23_6" [cnn/conv_1.cpp:23]   --->   Operation 85 'sub' 'sub_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.63ns)   --->   "%add_ln23_7 = add i11 %zext_ln30_1, %sub_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 86 'add' 'add_ln23_7' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i11 %add_ln23_7 to i64" [cnn/conv_1.cpp:23]   --->   Operation 87 'sext' 'sext_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [784 x float]* %input_r, i64 0, i64 %sext_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 88 'getelementptr' 'input_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln23_8 = add i11 %zext_ln30_4, %sub_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 89 'add' 'add_ln23_8' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln23_2 = sext i11 %add_ln23_8 to i64" [cnn/conv_1.cpp:23]   --->   Operation 90 'sext' 'sext_ln23_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [784 x float]* %input_r, i64 0, i64 %sext_ln23_2" [cnn/conv_1.cpp:23]   --->   Operation 91 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln23_9 = add i11 %zext_ln30_5, %sub_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 92 'add' 'add_ln23_9' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [cnn/conv_1.cpp:23]   --->   Operation 93 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 94 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 94 'load' 'input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_2 : Operation 95 [2/2] (3.25ns)   --->   "%conv_1_weights_1_loa = load float* %conv_1_weights_1_add, align 4" [cnn/conv_1.cpp:23]   --->   Operation 95 'load' 'conv_1_weights_1_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 96 'load' 'input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_2 : Operation 97 [2/2] (3.25ns)   --->   "%conv_1_weights_2_loa = load float* %conv_1_weights_2_add, align 4" [cnn/conv_1.cpp:23]   --->   Operation 97 'load' 'conv_1_weights_2_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i11 %add_ln23_9 to i64" [cnn/conv_1.cpp:23]   --->   Operation 98 'zext' 'zext_ln23_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_7" [cnn/conv_1.cpp:23]   --->   Operation 99 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 100 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [cnn/conv_1.cpp:23]   --->   Operation 100 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 101 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 101 'load' 'input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_3 : Operation 102 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_loa, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 102 'fmul' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/2] (3.25ns)   --->   "%conv_1_weights_1_loa = load float* %conv_1_weights_1_add, align 4" [cnn/conv_1.cpp:23]   --->   Operation 103 'load' 'conv_1_weights_1_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 104 [1/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 104 'load' 'input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_3 : Operation 105 [1/2] (3.25ns)   --->   "%conv_1_weights_2_loa = load float* %conv_1_weights_2_add, align 4" [cnn/conv_1.cpp:23]   --->   Operation 105 'load' 'conv_1_weights_2_loa' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 106 [2/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 106 'load' 'input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>

State 4 <SV = 3> <Delay = 12.3>
ST_4 : Operation 107 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_loa, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 107 'fmul' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [2/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_1_weights_1_loa, %input_load_1" [cnn/conv_1.cpp:23]   --->   Operation 108 'fmul' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 109 'load' 'input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 110 [1/1] (1.78ns)   --->   "%add_ln14 = add i5 %indvar_flatten, 1" [cnn/conv_1.cpp:14]   --->   Operation 110 'add' 'add_ln14' <Predicate = (!icmp_ln8 & !or_ln30)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 12.3>
ST_5 : Operation 111 [1/1] (0.69ns)   --->   "%select_ln23 = select i1 %or_ln23_1, float 0.000000e+00, float %w_sum_0" [cnn/conv_1.cpp:23]   --->   Operation 111 'select' 'select_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [4/4] (10.5ns)   --->   "%w_sum_4 = fadd float %select_ln23, %tmp_s" [cnn/conv_1.cpp:23]   --->   Operation 112 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_1_weights_1_loa, %input_load_1" [cnn/conv_1.cpp:23]   --->   Operation 113 'fmul' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [2/2] (12.3ns)   --->   "%tmp_2 = fmul float %conv_1_weights_2_loa, %input_load_2" [cnn/conv_1.cpp:23]   --->   Operation 114 'fmul' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (1.73ns)   --->   "%add_ln11 = add i10 %indvar_flatten14, 1" [cnn/conv_1.cpp:11]   --->   Operation 115 'add' 'add_ln11' <Predicate = (!icmp_ln8 & !icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 12.3>
ST_6 : Operation 116 [3/4] (10.5ns)   --->   "%w_sum_4 = fadd float %select_ln23, %tmp_s" [cnn/conv_1.cpp:23]   --->   Operation 116 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/2] (12.3ns)   --->   "%tmp_2 = fmul float %conv_1_weights_2_loa, %input_load_2" [cnn/conv_1.cpp:23]   --->   Operation 117 'fmul' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 118 [2/4] (10.5ns)   --->   "%w_sum_4 = fadd float %select_ln23, %tmp_s" [cnn/conv_1.cpp:23]   --->   Operation 118 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 119 [1/4] (10.5ns)   --->   "%w_sum_4 = fadd float %select_ln23, %tmp_s" [cnn/conv_1.cpp:23]   --->   Operation 119 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 120 [4/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %w_sum_4, %tmp_1" [cnn/conv_1.cpp:23]   --->   Operation 120 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 121 [3/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %w_sum_4, %tmp_1" [cnn/conv_1.cpp:23]   --->   Operation 121 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 122 [2/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %w_sum_4, %tmp_1" [cnn/conv_1.cpp:23]   --->   Operation 122 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 123 [1/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %w_sum_4, %tmp_1" [cnn/conv_1.cpp:23]   --->   Operation 123 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 10.5>
ST_13 : Operation 124 [4/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %w_sum_4_1, %tmp_2" [cnn/conv_1.cpp:23]   --->   Operation 124 'fadd' 'w_sum_4_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (1.56ns)   --->   "%wr = add i2 %select_ln23_1, 1" [cnn/conv_1.cpp:18]   --->   Operation 125 'add' 'wr' <Predicate = (!icmp_ln8)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (1.21ns)   --->   "%select_ln14 = select i1 %or_ln30, i5 1, i5 %add_ln14" [cnn/conv_1.cpp:14]   --->   Operation 126 'select' 'select_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.68ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i10 1, i10 %add_ln11" [cnn/conv_1.cpp:11]   --->   Operation 127 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 128 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 10.5>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i5 %select_ln30_1 to i10" [cnn/conv_1.cpp:30]   --->   Operation 129 'zext' 'zext_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (3.36ns) (grouped into DSP with root node add_ln30)   --->   "%mul_ln30 = mul i10 %zext_ln30, 26" [cnn/conv_1.cpp:30]   --->   Operation 130 'mul' 'mul_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i5 %select_ln30_5 to i10" [cnn/conv_1.cpp:30]   --->   Operation 131 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30 = add i10 %zext_ln30_2, %mul_ln30" [cnn/conv_1.cpp:30]   --->   Operation 132 'add' 'add_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln30, i3 0)" [cnn/conv_1.cpp:30]   --->   Operation 133 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_11 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln30, i1 false)" [cnn/conv_1.cpp:30]   --->   Operation 134 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i11 %tmp_11 to i13" [cnn/conv_1.cpp:30]   --->   Operation 135 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln30 = sub i13 %p_shl5_cast, %zext_ln30_3" [cnn/conv_1.cpp:30]   --->   Operation 136 'sub' 'sub_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i3 %select_ln23_2 to i13" [cnn/conv_1.cpp:23]   --->   Operation 137 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i3 %select_ln23_2 to i64" [cnn/conv_1.cpp:23]   --->   Operation 138 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln30_1 = add i13 %zext_ln23_1, %sub_ln30" [cnn/conv_1.cpp:30]   --->   Operation 139 'add' 'add_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i13 %add_ln30_1 to i64" [cnn/conv_1.cpp:30]   --->   Operation 140 'zext' 'zext_ln30_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln30_6" [cnn/conv_1.cpp:30]   --->   Operation 141 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 142 [3/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %w_sum_4_1, %tmp_2" [cnn/conv_1.cpp:23]   --->   Operation 142 'fadd' 'w_sum_4_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (0.95ns)   --->   "%icmp_ln18_1 = icmp eq i2 %wr, -1" [cnn/conv_1.cpp:18]   --->   Operation 143 'icmp' 'icmp_ln18_1' <Predicate = (!icmp_ln8)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_1, label %ifTrue, label %ifFalse" [cnn/conv_1.cpp:18]   --->   Operation 144 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [6 x float]* @conv_1_bias, i64 0, i64 %zext_ln23_2" [cnn/conv_1.cpp:26]   --->   Operation 145 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_14 : Operation 146 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 146 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 15 <SV = 14> <Delay = 10.5>
ST_15 : Operation 147 [2/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %w_sum_4_1, %tmp_2" [cnn/conv_1.cpp:23]   --->   Operation 147 'fadd' 'w_sum_4_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 148 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 16 <SV = 15> <Delay = 10.5>
ST_16 : Operation 149 [1/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %w_sum_4_1, %tmp_2" [cnn/conv_1.cpp:23]   --->   Operation 149 'fadd' 'w_sum_4_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 0.00>

State 18 <SV = 17> <Delay = 10.5>
ST_18 : Operation 150 [4/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_4_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 150 'fadd' 'w_sum' <Predicate = (icmp_ln18_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 10.5>
ST_19 : Operation 151 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_4_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 151 'fadd' 'w_sum' <Predicate = (icmp_ln18_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 10.5>
ST_20 : Operation 152 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_4_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 152 'fadd' 'w_sum' <Predicate = (icmp_ln18_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 15.9>
ST_21 : Operation 153 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_4_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 153 'fadd' 'w_sum' <Predicate = (icmp_ln18_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 154 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 154 'fcmp' 'tmp_7' <Predicate = (icmp_ln18_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 9.66>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @Row_Loop_Filter1_Loo)"   --->   Operation 155 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12168, i64 12168, i64 12168)"   --->   Operation 156 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 157 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @Filter1_Loop_W_Row_L)"   --->   Operation 158 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str37) nounwind" [cnn/conv_1.cpp:19]   --->   Operation 159 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str37)" [cnn/conv_1.cpp:19]   --->   Operation 160 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str48) nounwind" [cnn/conv_1.cpp:20]   --->   Operation 161 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str37, i32 %tmp_9)" [cnn/conv_1.cpp:25]   --->   Operation 162 'specregionend' 'empty_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %w_sum to i32" [cnn/conv_1.cpp:29]   --->   Operation 163 'bitcast' 'bitcast_ln29' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [cnn/conv_1.cpp:29]   --->   Operation 164 'partselect' 'tmp' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [cnn/conv_1.cpp:29]   --->   Operation 165 'trunc' 'trunc_ln29' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_22 : Operation 166 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp, -1" [cnn/conv_1.cpp:29]   --->   Operation 166 'icmp' 'icmp_ln29' <Predicate = (icmp_ln18_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 167 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp eq i23 %trunc_ln29, 0" [cnn/conv_1.cpp:29]   --->   Operation 167 'icmp' 'icmp_ln29_7' <Predicate = (icmp_ln18_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node w_sum_5)   --->   "%or_ln29 = or i1 %icmp_ln29_7, %icmp_ln29" [cnn/conv_1.cpp:29]   --->   Operation 168 'or' 'or_ln29' <Predicate = (icmp_ln18_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 169 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 169 'fcmp' 'tmp_7' <Predicate = (icmp_ln18_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node w_sum_5)   --->   "%and_ln29 = and i1 %or_ln29, %tmp_7" [cnn/conv_1.cpp:29]   --->   Operation 170 'and' 'and_ln29' <Predicate = (icmp_ln18_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 171 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_5 = select i1 %and_ln29, float %w_sum, float 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 171 'select' 'w_sum_5' <Predicate = (icmp_ln18_1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 172 [1/1] (3.25ns)   --->   "store float %w_sum_5, float* %conv_out_addr, align 4" [cnn/conv_1.cpp:30]   --->   Operation 172 'store' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 173 'br' <Predicate = (icmp_ln18_1)> <Delay = 0.00>

State 23 <SV = 2> <Delay = 0.00>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_1.cpp:37]   --->   Operation 174 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8               (br               ) [ 011111111111111111111110]
indvar_flatten47     (phi              ) [ 001111111110001111111110]
r_0                  (phi              ) [ 001111111110001111111110]
indvar_flatten14     (phi              ) [ 001111111110001111111110]
c_0                  (phi              ) [ 001111111110001111111110]
indvar_flatten       (phi              ) [ 001111111110001111111110]
f_0                  (phi              ) [ 001111111110001111111110]
w_sum_0              (phi              ) [ 001111111110000001111110]
wr_0                 (phi              ) [ 001111111110001111111110]
c                    (add              ) [ 000000000000000000000000]
add_ln23_2           (add              ) [ 000000000000000000000000]
icmp_ln8             (icmp             ) [ 001111111111111111111110]
add_ln8              (add              ) [ 011111111111111111111110]
br_ln8               (br               ) [ 000000000000000000000000]
r                    (add              ) [ 000000000000000000000000]
icmp_ln11            (icmp             ) [ 000111111111110000000000]
select_ln30          (select           ) [ 000000000000000000000000]
select_ln30_1        (select           ) [ 011111111111111111111110]
select_ln30_2        (select           ) [ 000000000000000000000000]
select_ln30_3        (select           ) [ 000000000000000000000000]
xor_ln30             (xor              ) [ 000000000000000000000000]
icmp_ln18            (icmp             ) [ 000000000000000000000000]
and_ln30             (and              ) [ 000000000000000000000000]
icmp_ln14            (icmp             ) [ 000000000000000000000000]
and_ln30_1           (and              ) [ 000000000000000000000000]
add_ln23_3           (add              ) [ 000000000000000000000000]
or_ln30              (or               ) [ 000111111111110000000000]
select_ln30_4        (select           ) [ 000000000000000000000000]
select_ln30_5        (select           ) [ 011111111111111111111110]
zext_ln30_1          (zext             ) [ 000000000000000000000000]
add_ln23_4           (add              ) [ 000000000000000000000000]
select_ln30_6        (select           ) [ 000000000000000000000000]
zext_ln30_4          (zext             ) [ 000000000000000000000000]
add_ln23_5           (add              ) [ 000000000000000000000000]
select_ln30_7        (select           ) [ 000000000000000000000000]
zext_ln30_5          (zext             ) [ 000000000000000000000000]
xor_ln30_1           (xor              ) [ 000000000000000000000000]
or_ln30_1            (or               ) [ 000000000000000000000000]
and_ln30_2           (and              ) [ 000000000000000000000000]
f                    (add              ) [ 000000000000000000000000]
or_ln23              (or               ) [ 000000000000000000000000]
or_ln23_1            (or               ) [ 000111000000000000000000]
select_ln23_1        (select           ) [ 000111111111110000000000]
select_ln23_2        (select           ) [ 011111111111111111111110]
zext_ln23            (zext             ) [ 000000000000000000000000]
zext_ln18            (zext             ) [ 000000000000000000000000]
tmp_10               (bitconcatenate   ) [ 000000000000000000000000]
zext_ln23_3          (zext             ) [ 000000000000000000000000]
tmp_12               (bitconcatenate   ) [ 000000000000000000000000]
zext_ln23_4          (zext             ) [ 000000000000000000000000]
sub_ln23             (sub              ) [ 000000000000000000000000]
add_ln23_6           (add              ) [ 000000000000000000000000]
sext_ln23            (sext             ) [ 000000000000000000000000]
conv_1_weights_0_add (getelementptr    ) [ 000100000000000000000000]
conv_1_weights_1_add (getelementptr    ) [ 000100000000000000000000]
conv_1_weights_2_add (getelementptr    ) [ 000100000000000000000000]
add_ln23             (add              ) [ 000000000000000000000000]
tmp_13               (bitconcatenate   ) [ 000000000000000000000000]
zext_ln23_5          (zext             ) [ 000000000000000000000000]
tmp_14               (bitconcatenate   ) [ 000000000000000000000000]
zext_ln23_6          (zext             ) [ 000000000000000000000000]
sub_ln23_1           (sub              ) [ 000000000000000000000000]
add_ln23_7           (add              ) [ 000000000000000000000000]
sext_ln23_1          (sext             ) [ 000000000000000000000000]
input_addr           (getelementptr    ) [ 000100000000000000000000]
add_ln23_8           (add              ) [ 000000000000000000000000]
sext_ln23_2          (sext             ) [ 000000000000000000000000]
input_addr_1         (getelementptr    ) [ 000100000000000000000000]
add_ln23_9           (add              ) [ 000100000000000000000000]
zext_ln23_7          (zext             ) [ 000000000000000000000000]
input_addr_2         (getelementptr    ) [ 000010000000000000000000]
conv_1_weights_0_loa (load             ) [ 000010000000000000000000]
input_load           (load             ) [ 000010000000000000000000]
conv_1_weights_1_loa (load             ) [ 000011000000000000000000]
input_load_1         (load             ) [ 000011000000000000000000]
conv_1_weights_2_loa (load             ) [ 000011100000000000000000]
tmp_s                (fmul             ) [ 000001111000000000000000]
input_load_2         (load             ) [ 000001100000000000000000]
add_ln14             (add              ) [ 000001111111110000000000]
select_ln23          (select           ) [ 000000111000000000000000]
tmp_1                (fmul             ) [ 000000111111100000000000]
add_ln11             (add              ) [ 000000111111110000000000]
tmp_2                (fmul             ) [ 001110011111111110000000]
w_sum_4              (fadd             ) [ 000000000111100000000000]
w_sum_4_1            (fadd             ) [ 001110000000011110000000]
wr                   (add              ) [ 011111111111111111111110]
select_ln14          (select           ) [ 011111111111111111111110]
select_ln11          (select           ) [ 011111111111111111111110]
br_ln0               (br               ) [ 011111111111111111111110]
zext_ln30            (zext             ) [ 000000000000000000000000]
mul_ln30             (mul              ) [ 000000000000000000000000]
zext_ln30_2          (zext             ) [ 000000000000000000000000]
add_ln30             (add              ) [ 000000000000000000000000]
p_shl5_cast          (bitconcatenate   ) [ 000000000000000000000000]
tmp_11               (bitconcatenate   ) [ 000000000000000000000000]
zext_ln30_3          (zext             ) [ 000000000000000000000000]
sub_ln30             (sub              ) [ 000000000000000000000000]
zext_ln23_1          (zext             ) [ 000000000000000000000000]
zext_ln23_2          (zext             ) [ 000000000000000000000000]
add_ln30_1           (add              ) [ 000000000000000000000000]
zext_ln30_6          (zext             ) [ 000000000000000000000000]
conv_out_addr        (getelementptr    ) [ 000111111110000111111110]
icmp_ln18_1          (icmp             ) [ 001111111111111111111110]
br_ln18              (br               ) [ 000000000000000000000000]
conv_1_bias_addr     (getelementptr    ) [ 000100000000000100000000]
conv_1_bias_load     (load             ) [ 000011111100000011111100]
w_sum_4_2            (fadd             ) [ 011111111111110001111110]
w_sum                (fadd             ) [ 000000000010000000000010]
specloopname_ln0     (specloopname     ) [ 000000000000000000000000]
empty                (speclooptripcount) [ 000000000000000000000000]
specloopname_ln0     (specloopname     ) [ 000000000000000000000000]
specloopname_ln0     (specloopname     ) [ 000000000000000000000000]
specloopname_ln19    (specloopname     ) [ 000000000000000000000000]
tmp_9                (specregionbegin  ) [ 000000000000000000000000]
specpipeline_ln20    (specpipeline     ) [ 000000000000000000000000]
empty_38             (specregionend    ) [ 000000000000000000000000]
bitcast_ln29         (bitcast          ) [ 000000000000000000000000]
tmp                  (partselect       ) [ 000000000000000000000000]
trunc_ln29           (trunc            ) [ 000000000000000000000000]
icmp_ln29            (icmp             ) [ 000000000000000000000000]
icmp_ln29_7          (icmp             ) [ 000000000000000000000000]
or_ln29              (or               ) [ 000000000000000000000000]
tmp_7                (fcmp             ) [ 000000000000000000000000]
and_ln29             (and              ) [ 000000000000000000000000]
w_sum_5              (select           ) [ 000000000000000000000000]
store_ln30           (store            ) [ 000000000000000000000000]
br_ln0               (br               ) [ 000000000000000000000000]
ret_ln37             (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_weights_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_weights_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter1_Loop_W_Row_L"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="conv_1_weights_0_add_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="6" slack="0"/>
<pin id="108" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_add/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="conv_1_weights_1_add_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="6" slack="0"/>
<pin id="115" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_add/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="conv_1_weights_2_add_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_add/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="input_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="11" slack="0"/>
<pin id="129" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="input_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="11" slack="0"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_loa/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="0"/>
<pin id="157" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="158" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
<pin id="160" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 input_load_1/2 input_load_2/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_loa/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_loa/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="input_addr_2_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="11" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="conv_out_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="13" slack="0"/>
<pin id="180" dir="1" index="3" bw="12" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/14 "/>
</bind>
</comp>

<comp id="183" class="1004" name="conv_1_bias_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="3" slack="0"/>
<pin id="187" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/14 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/14 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln30_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="8"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/22 "/>
</bind>
</comp>

<comp id="201" class="1005" name="indvar_flatten47_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="14" slack="1"/>
<pin id="203" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten47 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="indvar_flatten47_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="14" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten47/2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="r_0_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="1"/>
<pin id="214" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="r_0_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="indvar_flatten14_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="1"/>
<pin id="225" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten14 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="indvar_flatten14_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="10" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten14/2 "/>
</bind>
</comp>

<comp id="235" class="1005" name="c_0_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="1"/>
<pin id="237" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="c_0_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="246" class="1005" name="indvar_flatten_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="1"/>
<pin id="248" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="indvar_flatten_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="5" slack="1"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="f_0_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="1"/>
<pin id="260" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="f_0_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="3" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="w_sum_0_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="w_sum_0_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="32" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/2 "/>
</bind>
</comp>

<comp id="281" class="1005" name="wr_0_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="1"/>
<pin id="283" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="wr_0_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="2" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="1"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_4/5 w_sum_4_1/9 w_sum_4_2/13 w_sum/18 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/3 tmp_1/4 tmp_2/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/21 "/>
</bind>
</comp>

<comp id="308" class="1005" name="reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_2 "/>
</bind>
</comp>

<comp id="313" class="1005" name="reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4 w_sum_4_1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="c_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln23_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="0" index="1" bw="3" slack="0"/>
<pin id="327" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_2/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln8_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="14" slack="0"/>
<pin id="332" dir="0" index="1" bw="14" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln8_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="14" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="r_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln11_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="0" index="1" bw="10" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="select_ln30_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="0"/>
<pin id="358" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="select_ln30_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="5" slack="0"/>
<pin id="365" dir="0" index="2" bw="5" slack="0"/>
<pin id="366" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_1/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln30_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_2/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="select_ln30_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="3" slack="0"/>
<pin id="381" dir="0" index="2" bw="5" slack="0"/>
<pin id="382" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_3/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="xor_ln30_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln30/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln18_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="and_ln30_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln14_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="0"/>
<pin id="406" dir="0" index="1" bw="5" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="and_ln30_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30_1/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln23_3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_3/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="or_ln30_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="select_ln30_4_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="3" slack="0"/>
<pin id="432" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_4/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="select_ln30_5_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="5" slack="0"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_5/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln30_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln23_4_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="0"/>
<pin id="450" dir="0" index="1" bw="3" slack="0"/>
<pin id="451" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_4/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="select_ln30_6_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="5" slack="0"/>
<pin id="457" dir="0" index="2" bw="5" slack="0"/>
<pin id="458" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_6/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln30_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="0"/>
<pin id="464" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_4/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln23_5_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="0" index="1" bw="3" slack="0"/>
<pin id="469" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_5/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="select_ln30_7_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="5" slack="0"/>
<pin id="475" dir="0" index="2" bw="5" slack="0"/>
<pin id="476" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_7/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln30_5_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="5" slack="0"/>
<pin id="482" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_5/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="xor_ln30_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln30_1/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="or_ln30_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30_1/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="and_ln30_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30_2/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="f_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="3" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="or_ln23_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="or_ln23_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23_1/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln23_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="0" index="2" bw="2" slack="0"/>
<pin id="524" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_1/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="select_ln23_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="3" slack="0"/>
<pin id="531" dir="0" index="2" bw="3" slack="0"/>
<pin id="532" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_2/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln23_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="0"/>
<pin id="538" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln18_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="2" slack="0"/>
<pin id="542" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_10_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="0" index="1" bw="2" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln23_3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="5" slack="0"/>
<pin id="554" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_12_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="0"/>
<pin id="558" dir="0" index="1" bw="2" slack="0"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln23_4_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="3" slack="0"/>
<pin id="566" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_4/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sub_ln23_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="0"/>
<pin id="570" dir="0" index="1" bw="3" slack="0"/>
<pin id="571" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln23_6_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="0"/>
<pin id="576" dir="0" index="1" bw="6" slack="0"/>
<pin id="577" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_6/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sext_ln23_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="6" slack="0"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln23_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="5" slack="0"/>
<pin id="589" dir="0" index="1" bw="2" slack="0"/>
<pin id="590" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_13_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="10" slack="0"/>
<pin id="595" dir="0" index="1" bw="5" slack="0"/>
<pin id="596" dir="0" index="2" bw="1" slack="0"/>
<pin id="597" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln23_5_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="10" slack="0"/>
<pin id="603" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_5/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_14_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="7" slack="0"/>
<pin id="607" dir="0" index="1" bw="5" slack="0"/>
<pin id="608" dir="0" index="2" bw="1" slack="0"/>
<pin id="609" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln23_6_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="7" slack="0"/>
<pin id="615" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_6/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="sub_ln23_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="10" slack="0"/>
<pin id="619" dir="0" index="1" bw="7" slack="0"/>
<pin id="620" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_1/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln23_7_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="5" slack="0"/>
<pin id="625" dir="0" index="1" bw="11" slack="0"/>
<pin id="626" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_7/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sext_ln23_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="11" slack="0"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_1/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln23_8_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="5" slack="0"/>
<pin id="636" dir="0" index="1" bw="11" slack="0"/>
<pin id="637" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_8/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sext_ln23_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="11" slack="0"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_2/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln23_9_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="0"/>
<pin id="647" dir="0" index="1" bw="11" slack="0"/>
<pin id="648" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_9/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln23_7_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="11" slack="1"/>
<pin id="653" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_7/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="add_ln14_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="2"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="5" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/4 "/>
</bind>
</comp>

<comp id="661" class="1004" name="select_ln23_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="3"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="0" index="2" bw="32" slack="3"/>
<pin id="665" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="add_ln11_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="10" slack="3"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="10" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="wr_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="2" slack="11"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/13 "/>
</bind>
</comp>

<comp id="680" class="1004" name="select_ln14_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="11"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="0" index="2" bw="5" slack="9"/>
<pin id="684" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/13 "/>
</bind>
</comp>

<comp id="686" class="1004" name="select_ln11_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="11"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="0" index="2" bw="10" slack="8"/>
<pin id="690" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/13 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln30_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="5" slack="12"/>
<pin id="694" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/14 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln30_2_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="5" slack="12"/>
<pin id="697" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/14 "/>
</bind>
</comp>

<comp id="698" class="1004" name="p_shl5_cast_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="13" slack="0"/>
<pin id="700" dir="0" index="1" bw="10" slack="0"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/14 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_11_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="11" slack="0"/>
<pin id="707" dir="0" index="1" bw="10" slack="0"/>
<pin id="708" dir="0" index="2" bw="1" slack="0"/>
<pin id="709" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/14 "/>
</bind>
</comp>

<comp id="712" class="1004" name="zext_ln30_3_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="11" slack="0"/>
<pin id="714" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/14 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sub_ln30_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="13" slack="0"/>
<pin id="718" dir="0" index="1" bw="11" slack="0"/>
<pin id="719" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30/14 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln23_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="3" slack="12"/>
<pin id="724" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/14 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln23_2_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="3" slack="12"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/14 "/>
</bind>
</comp>

<comp id="729" class="1004" name="add_ln30_1_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="3" slack="0"/>
<pin id="731" dir="0" index="1" bw="13" slack="0"/>
<pin id="732" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/14 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln30_6_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="13" slack="0"/>
<pin id="737" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_6/14 "/>
</bind>
</comp>

<comp id="740" class="1004" name="icmp_ln18_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="2" slack="1"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/14 "/>
</bind>
</comp>

<comp id="745" class="1004" name="bitcast_ln29_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/22 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="0"/>
<pin id="751" dir="0" index="2" bw="6" slack="0"/>
<pin id="752" dir="0" index="3" bw="6" slack="0"/>
<pin id="753" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/22 "/>
</bind>
</comp>

<comp id="758" class="1004" name="trunc_ln29_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/22 "/>
</bind>
</comp>

<comp id="762" class="1004" name="icmp_ln29_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/22 "/>
</bind>
</comp>

<comp id="768" class="1004" name="icmp_ln29_7_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="23" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_7/22 "/>
</bind>
</comp>

<comp id="774" class="1004" name="or_ln29_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/22 "/>
</bind>
</comp>

<comp id="780" class="1004" name="and_ln29_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/22 "/>
</bind>
</comp>

<comp id="786" class="1004" name="w_sum_5_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="32" slack="1"/>
<pin id="789" dir="0" index="2" bw="32" slack="0"/>
<pin id="790" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_5/22 "/>
</bind>
</comp>

<comp id="794" class="1007" name="grp_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="5" slack="0"/>
<pin id="796" dir="0" index="1" bw="10" slack="0"/>
<pin id="797" dir="0" index="2" bw="5" slack="0"/>
<pin id="798" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln30/14 add_ln30/14 "/>
</bind>
</comp>

<comp id="804" class="1005" name="icmp_ln8_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="1"/>
<pin id="806" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="808" class="1005" name="add_ln8_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="14" slack="0"/>
<pin id="810" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="813" class="1005" name="icmp_ln11_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="3"/>
<pin id="815" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="818" class="1005" name="select_ln30_1_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="5" slack="0"/>
<pin id="820" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln30_1 "/>
</bind>
</comp>

<comp id="824" class="1005" name="or_ln30_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="2"/>
<pin id="826" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="or_ln30 "/>
</bind>
</comp>

<comp id="829" class="1005" name="select_ln30_5_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="5" slack="0"/>
<pin id="831" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln30_5 "/>
</bind>
</comp>

<comp id="835" class="1005" name="or_ln23_1_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="3"/>
<pin id="837" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="or_ln23_1 "/>
</bind>
</comp>

<comp id="840" class="1005" name="select_ln23_1_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="2" slack="11"/>
<pin id="842" dir="1" index="1" bw="2" slack="11"/>
</pin_list>
<bind>
<opset="select_ln23_1 "/>
</bind>
</comp>

<comp id="845" class="1005" name="select_ln23_2_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="3" slack="0"/>
<pin id="847" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln23_2 "/>
</bind>
</comp>

<comp id="852" class="1005" name="conv_1_weights_0_add_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="5" slack="1"/>
<pin id="854" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_add "/>
</bind>
</comp>

<comp id="857" class="1005" name="conv_1_weights_1_add_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="5" slack="1"/>
<pin id="859" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_add "/>
</bind>
</comp>

<comp id="862" class="1005" name="conv_1_weights_2_add_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="5" slack="1"/>
<pin id="864" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_add "/>
</bind>
</comp>

<comp id="867" class="1005" name="input_addr_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="10" slack="1"/>
<pin id="869" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="872" class="1005" name="input_addr_1_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="10" slack="1"/>
<pin id="874" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="877" class="1005" name="add_ln23_9_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="11" slack="1"/>
<pin id="879" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23_9 "/>
</bind>
</comp>

<comp id="882" class="1005" name="input_addr_2_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="10" slack="1"/>
<pin id="884" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="887" class="1005" name="conv_1_weights_0_loa_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="1"/>
<pin id="889" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_loa "/>
</bind>
</comp>

<comp id="892" class="1005" name="conv_1_weights_1_loa_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="1"/>
<pin id="894" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_loa "/>
</bind>
</comp>

<comp id="897" class="1005" name="input_load_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="1"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="conv_1_weights_2_loa_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="2"/>
<pin id="904" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_loa "/>
</bind>
</comp>

<comp id="907" class="1005" name="tmp_s_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="1"/>
<pin id="909" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="912" class="1005" name="add_ln14_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="5" slack="9"/>
<pin id="914" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="917" class="1005" name="select_ln23_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="1"/>
<pin id="919" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="922" class="1005" name="tmp_1_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="4"/>
<pin id="924" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="927" class="1005" name="add_ln11_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="10" slack="8"/>
<pin id="929" dir="1" index="1" bw="10" slack="8"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="932" class="1005" name="tmp_2_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="7"/>
<pin id="934" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="937" class="1005" name="wr_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="2" slack="1"/>
<pin id="939" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="943" class="1005" name="select_ln14_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="5" slack="1"/>
<pin id="945" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14 "/>
</bind>
</comp>

<comp id="948" class="1005" name="select_ln11_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="10" slack="1"/>
<pin id="950" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="953" class="1005" name="conv_out_addr_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="12" slack="8"/>
<pin id="955" dir="1" index="1" bw="12" slack="8"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="958" class="1005" name="icmp_ln18_1_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="1"/>
<pin id="960" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18_1 "/>
</bind>
</comp>

<comp id="962" class="1005" name="conv_1_bias_addr_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="3" slack="1"/>
<pin id="964" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="967" class="1005" name="conv_1_bias_load_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="3"/>
<pin id="969" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

<comp id="972" class="1005" name="w_sum_4_2_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="1"/>
<pin id="974" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4_2 "/>
</bind>
</comp>

<comp id="978" class="1005" name="w_sum_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="1"/>
<pin id="980" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="50" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="50" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="50" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="104" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="125" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="111" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="132" pin="3"/><net_sink comp="145" pin=2"/></net>

<net id="167"><net_src comp="118" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="16" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="250" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="20" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="273" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="284"><net_src comp="22" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="300"><net_src comp="139" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="145" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="292" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="20" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="145" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="316"><net_src comp="292" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="322"><net_src comp="239" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="24" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="239" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="205" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="28" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="205" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="30" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="216" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="24" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="227" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="32" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="14" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="239" pin="4"/><net_sink comp="354" pin=2"/></net>

<net id="367"><net_src comp="348" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="342" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="216" pin="4"/><net_sink comp="362" pin=2"/></net>

<net id="375"><net_src comp="348" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="24" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="318" pin="2"/><net_sink comp="370" pin=2"/></net>

<net id="383"><net_src comp="348" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="26" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="324" pin="2"/><net_sink comp="378" pin=2"/></net>

<net id="390"><net_src comp="348" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="34" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="285" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="36" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="386" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="250" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="38" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="386" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="354" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="24" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="410" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="348" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="18" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="262" pin="4"/><net_sink comp="428" pin=2"/></net>

<net id="441"><net_src comp="410" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="416" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="354" pin="3"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="354" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="26" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="410" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="448" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="370" pin="3"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="354" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="40" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="410" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="466" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="378" pin="3"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="472" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="404" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="34" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="348" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="398" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="428" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="42" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="496" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="410" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="348" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="22" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="285" pin="4"/><net_sink comp="520" pin=2"/></net>

<net id="533"><net_src comp="496" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="502" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="428" pin="3"/><net_sink comp="528" pin=2"/></net>

<net id="539"><net_src comp="528" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="520" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="44" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="520" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="18" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="561"><net_src comp="46" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="520" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="48" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="567"><net_src comp="556" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="552" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="564" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="536" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="568" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="586"><net_src comp="580" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="591"><net_src comp="362" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="540" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="598"><net_src comp="52" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="587" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="14" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="604"><net_src comp="593" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="54" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="587" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="22" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="616"><net_src comp="605" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="601" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="613" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="444" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="617" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="638"><net_src comp="462" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="617" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="649"><net_src comp="480" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="617" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="654"><net_src comp="651" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="659"><net_src comp="246" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="24" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="666"><net_src comp="20" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="667"><net_src comp="269" pin="1"/><net_sink comp="661" pin=2"/></net>

<net id="668"><net_src comp="661" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="673"><net_src comp="223" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="56" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="58" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="24" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="691"><net_src comp="56" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="703"><net_src comp="62" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="18" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="710"><net_src comp="64" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="48" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="715"><net_src comp="705" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="698" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="712" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="728"><net_src comp="725" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="733"><net_src comp="722" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="716" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="738"><net_src comp="729" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="744"><net_src comp="36" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="754"><net_src comp="94" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="745" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="756"><net_src comp="96" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="757"><net_src comp="98" pin="0"/><net_sink comp="748" pin=3"/></net>

<net id="761"><net_src comp="745" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="748" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="100" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="758" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="102" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="768" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="762" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="774" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="302" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="791"><net_src comp="780" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="20" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="793"><net_src comp="786" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="799"><net_src comp="692" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="60" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="695" pin="1"/><net_sink comp="794" pin=2"/></net>

<net id="802"><net_src comp="794" pin="3"/><net_sink comp="698" pin=1"/></net>

<net id="803"><net_src comp="794" pin="3"/><net_sink comp="705" pin=1"/></net>

<net id="807"><net_src comp="330" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="336" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="816"><net_src comp="348" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="821"><net_src comp="362" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="827"><net_src comp="422" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="832"><net_src comp="436" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="838"><net_src comp="514" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="843"><net_src comp="520" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="848"><net_src comp="528" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="851"><net_src comp="845" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="855"><net_src comp="104" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="860"><net_src comp="111" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="865"><net_src comp="118" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="870"><net_src comp="125" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="875"><net_src comp="132" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="880"><net_src comp="645" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="885"><net_src comp="168" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="890"><net_src comp="139" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="895"><net_src comp="151" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="900"><net_src comp="145" pin="7"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="905"><net_src comp="162" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="910"><net_src comp="296" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="915"><net_src comp="655" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="920"><net_src comp="661" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="925"><net_src comp="296" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="930"><net_src comp="669" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="686" pin=2"/></net>

<net id="935"><net_src comp="296" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="940"><net_src comp="675" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="946"><net_src comp="680" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="951"><net_src comp="686" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="956"><net_src comp="176" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="961"><net_src comp="740" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="965"><net_src comp="183" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="970"><net_src comp="190" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="975"><net_src comp="292" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="981"><net_src comp="292" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="984"><net_src comp="978" pin="1"/><net_sink comp="786" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {22 }
 - Input state : 
	Port: conv_1 : input_r | {2 3 4 }
	Port: conv_1 : conv_1_bias | {14 15 }
	Port: conv_1 : conv_1_weights_0 | {2 3 }
	Port: conv_1 : conv_1_weights_1 | {2 3 }
	Port: conv_1 : conv_1_weights_2 | {2 3 }
  - Chain level:
	State 1
	State 2
		c : 1
		add_ln23_2 : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		r : 1
		icmp_ln11 : 1
		select_ln30 : 2
		select_ln30_1 : 2
		select_ln30_2 : 2
		select_ln30_3 : 2
		xor_ln30 : 2
		icmp_ln18 : 1
		and_ln30 : 2
		icmp_ln14 : 1
		and_ln30_1 : 2
		add_ln23_3 : 3
		or_ln30 : 2
		select_ln30_4 : 2
		select_ln30_5 : 2
		zext_ln30_1 : 3
		add_ln23_4 : 3
		select_ln30_6 : 2
		zext_ln30_4 : 3
		add_ln23_5 : 3
		select_ln30_7 : 2
		zext_ln30_5 : 3
		xor_ln30_1 : 2
		or_ln30_1 : 2
		and_ln30_2 : 2
		f : 3
		or_ln23 : 2
		or_ln23_1 : 2
		select_ln23_1 : 2
		select_ln23_2 : 4
		zext_ln23 : 5
		zext_ln18 : 3
		tmp_10 : 3
		zext_ln23_3 : 4
		tmp_12 : 3
		zext_ln23_4 : 4
		sub_ln23 : 5
		add_ln23_6 : 6
		sext_ln23 : 7
		conv_1_weights_0_add : 8
		conv_1_weights_1_add : 8
		conv_1_weights_2_add : 8
		add_ln23 : 4
		tmp_13 : 5
		zext_ln23_5 : 6
		tmp_14 : 5
		zext_ln23_6 : 6
		sub_ln23_1 : 7
		add_ln23_7 : 8
		sext_ln23_1 : 9
		input_addr : 10
		add_ln23_8 : 8
		sext_ln23_2 : 9
		input_addr_1 : 10
		add_ln23_9 : 8
		conv_1_weights_0_loa : 9
		input_load : 11
		conv_1_weights_1_loa : 9
		input_load_1 : 11
		conv_1_weights_2_loa : 9
	State 3
		input_addr_2 : 1
		tmp_s : 1
		input_load_2 : 2
	State 4
	State 5
		w_sum_4 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		mul_ln30 : 1
		add_ln30 : 2
		p_shl5_cast : 3
		tmp_11 : 3
		zext_ln30_3 : 4
		sub_ln30 : 5
		add_ln30_1 : 6
		zext_ln30_6 : 7
		conv_out_addr : 8
		br_ln18 : 1
		conv_1_bias_addr : 1
		conv_1_bias_load : 2
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		tmp_7 : 1
	State 22
		empty_38 : 1
		tmp : 1
		trunc_ln29 : 1
		icmp_ln29 : 2
		icmp_ln29_7 : 2
		or_ln29 : 3
		and_ln29 : 3
		w_sum_5 : 3
		store_ln30 : 4
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_292      |    2    |   227   |   403   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_296      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_302      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |       c_fu_318       |    0    |    0    |    15   |
|          |   add_ln23_2_fu_324  |    0    |    0    |    15   |
|          |    add_ln8_fu_336    |    0    |    0    |    19   |
|          |       r_fu_342       |    0    |    0    |    15   |
|          |   add_ln23_3_fu_416  |    0    |    0    |    15   |
|          |   add_ln23_4_fu_448  |    0    |    0    |    15   |
|          |   add_ln23_5_fu_466  |    0    |    0    |    15   |
|          |       f_fu_502       |    0    |    0    |    12   |
|    add   |   add_ln23_6_fu_574  |    0    |    0    |    8    |
|          |    add_ln23_fu_587   |    0    |    0    |    15   |
|          |   add_ln23_7_fu_623  |    0    |    0    |    13   |
|          |   add_ln23_8_fu_634  |    0    |    0    |    13   |
|          |   add_ln23_9_fu_645  |    0    |    0    |    13   |
|          |    add_ln14_fu_655   |    0    |    0    |    15   |
|          |    add_ln11_fu_669   |    0    |    0    |    14   |
|          |       wr_fu_675      |    0    |    0    |    10   |
|          |   add_ln30_1_fu_729  |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |  select_ln30_fu_354  |    0    |    0    |    5    |
|          | select_ln30_1_fu_362 |    0    |    0    |    5    |
|          | select_ln30_2_fu_370 |    0    |    0    |    5    |
|          | select_ln30_3_fu_378 |    0    |    0    |    5    |
|          | select_ln30_4_fu_428 |    0    |    0    |    3    |
|          | select_ln30_5_fu_436 |    0    |    0    |    5    |
|  select  | select_ln30_6_fu_454 |    0    |    0    |    5    |
|          | select_ln30_7_fu_472 |    0    |    0    |    5    |
|          | select_ln23_1_fu_520 |    0    |    0    |    2    |
|          | select_ln23_2_fu_528 |    0    |    0    |    3    |
|          |  select_ln23_fu_661  |    0    |    0    |    32   |
|          |  select_ln14_fu_680  |    0    |    0    |    5    |
|          |  select_ln11_fu_686  |    0    |    0    |    10   |
|          |    w_sum_5_fu_786    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_330   |    0    |    0    |    13   |
|          |   icmp_ln11_fu_348   |    0    |    0    |    13   |
|          |   icmp_ln18_fu_392   |    0    |    0    |    8    |
|   icmp   |   icmp_ln14_fu_404   |    0    |    0    |    11   |
|          |  icmp_ln18_1_fu_740  |    0    |    0    |    8    |
|          |   icmp_ln29_fu_762   |    0    |    0    |    11   |
|          |  icmp_ln29_7_fu_768  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln23_fu_568   |    0    |    0    |    8    |
|    sub   |   sub_ln23_1_fu_617  |    0    |    0    |    14   |
|          |    sub_ln30_fu_716   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln30_fu_422    |    0    |    0    |    2    |
|          |   or_ln30_1_fu_490   |    0    |    0    |    2    |
|    or    |    or_ln23_fu_508    |    0    |    0    |    2    |
|          |   or_ln23_1_fu_514   |    0    |    0    |    2    |
|          |    or_ln29_fu_774    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln30_fu_398   |    0    |    0    |    2    |
|    and   |   and_ln30_1_fu_410  |    0    |    0    |    2    |
|          |   and_ln30_2_fu_496  |    0    |    0    |    2    |
|          |    and_ln29_fu_780   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln30_fu_386   |    0    |    0    |    2    |
|          |   xor_ln30_1_fu_484  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_794      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln30_1_fu_444  |    0    |    0    |    0    |
|          |  zext_ln30_4_fu_462  |    0    |    0    |    0    |
|          |  zext_ln30_5_fu_480  |    0    |    0    |    0    |
|          |   zext_ln23_fu_536   |    0    |    0    |    0    |
|          |   zext_ln18_fu_540   |    0    |    0    |    0    |
|          |  zext_ln23_3_fu_552  |    0    |    0    |    0    |
|          |  zext_ln23_4_fu_564  |    0    |    0    |    0    |
|   zext   |  zext_ln23_5_fu_601  |    0    |    0    |    0    |
|          |  zext_ln23_6_fu_613  |    0    |    0    |    0    |
|          |  zext_ln23_7_fu_651  |    0    |    0    |    0    |
|          |   zext_ln30_fu_692   |    0    |    0    |    0    |
|          |  zext_ln30_2_fu_695  |    0    |    0    |    0    |
|          |  zext_ln30_3_fu_712  |    0    |    0    |    0    |
|          |  zext_ln23_1_fu_722  |    0    |    0    |    0    |
|          |  zext_ln23_2_fu_725  |    0    |    0    |    0    |
|          |  zext_ln30_6_fu_735  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_10_fu_544    |    0    |    0    |    0    |
|          |     tmp_12_fu_556    |    0    |    0    |    0    |
|bitconcatenate|     tmp_13_fu_593    |    0    |    0    |    0    |
|          |     tmp_14_fu_605    |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_698  |    0    |    0    |    0    |
|          |     tmp_11_fu_705    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln23_fu_580   |    0    |    0    |    0    |
|   sext   |  sext_ln23_1_fu_629  |    0    |    0    |    0    |
|          |  sext_ln23_2_fu_640  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_748      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln29_fu_758  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    6    |   421   |   1448  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln11_reg_927      |   10   |
|      add_ln14_reg_912      |    5   |
|     add_ln23_9_reg_877     |   11   |
|       add_ln8_reg_808      |   14   |
|         c_0_reg_235        |    5   |
|  conv_1_bias_addr_reg_962  |    3   |
|  conv_1_bias_load_reg_967  |   32   |
|conv_1_weights_0_add_reg_852|    5   |
|conv_1_weights_0_loa_reg_887|   32   |
|conv_1_weights_1_add_reg_857|    5   |
|conv_1_weights_1_loa_reg_892|   32   |
|conv_1_weights_2_add_reg_862|    5   |
|conv_1_weights_2_loa_reg_902|   32   |
|    conv_out_addr_reg_953   |   12   |
|         f_0_reg_258        |    3   |
|      icmp_ln11_reg_813     |    1   |
|     icmp_ln18_1_reg_958    |    1   |
|      icmp_ln8_reg_804      |    1   |
|  indvar_flatten14_reg_223  |   10   |
|  indvar_flatten47_reg_201  |   14   |
|   indvar_flatten_reg_246   |    5   |
|    input_addr_1_reg_872    |   10   |
|    input_addr_2_reg_882    |   10   |
|     input_addr_reg_867     |   10   |
|    input_load_1_reg_897    |   32   |
|      or_ln23_1_reg_835     |    1   |
|       or_ln30_reg_824      |    1   |
|         r_0_reg_212        |    5   |
|           reg_308          |   32   |
|           reg_313          |   32   |
|     select_ln11_reg_948    |   10   |
|     select_ln14_reg_943    |    5   |
|    select_ln23_1_reg_840   |    2   |
|    select_ln23_2_reg_845   |    3   |
|     select_ln23_reg_917    |   32   |
|    select_ln30_1_reg_818   |    5   |
|    select_ln30_5_reg_829   |    5   |
|        tmp_1_reg_922       |   32   |
|        tmp_2_reg_932       |   32   |
|        tmp_s_reg_907       |   32   |
|       w_sum_0_reg_269      |   32   |
|      w_sum_4_2_reg_972     |   32   |
|        w_sum_reg_978       |   32   |
|        wr_0_reg_281        |    2   |
|         wr_reg_937         |    2   |
+----------------------------+--------+
|            Total           |   629  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_139    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_access_fu_145    |  p0  |   4  |  10  |   40   ||    21   |
|     grp_access_fu_145    |  p2  |   2  |   0  |    0   ||    9    |
|     grp_access_fu_151    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_access_fu_162    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_access_fu_190    |  p0  |   2  |   3  |    6   ||    9    |
| indvar_flatten14_reg_223 |  p0  |   2  |  10  |   20   ||    9    |
|  indvar_flatten_reg_246  |  p0  |   2  |   5  |   10   ||    9    |
|      w_sum_0_reg_269     |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_292        |  p0  |   4  |  32  |   128  ||    21   |
|        grp_fu_292        |  p1  |   4  |  32  |   128  ||    21   |
|        grp_fu_296        |  p0  |   4  |  32  |   128  ||    21   |
|        grp_fu_296        |  p1  |   3  |  32  |   96   ||    15   |
|        grp_fu_302        |  p0  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   714  || 25.1777 ||   180   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   421  |  1448  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   180  |
|  Register |    -   |    -   |   629  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   25   |  1050  |  1628  |
+-----------+--------+--------+--------+--------+
