Reading pref.tcl

# 2020.1

# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:14 on Jan 04,2024
# vcom ../hdl/d_flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity d_flipflop
# -- Compiling architecture behavior of d_flipflop
# End time: 17:50:14 on Jan 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:14 on Jan 04,2024
# vcom ../hdl/dff_negedge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dff_negedge
# -- Compiling architecture behavior of dff_negedge
# End time: 17:50:14 on Jan 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:14 on Jan 04,2024
# vcom ../hdl/t_flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity t_flipflop
# -- Compiling architecture behavior of t_flipflop
# End time: 17:50:14 on Jan 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:14 on Jan 04,2024
# vcom ../hdl/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg
# -- Compiling architecture behavior of reg
# End time: 17:50:14 on Jan 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:14 on Jan 04,2024
# vcom ../hdl/halfadder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity halfadder
# -- Compiling architecture behavior of halfadder
# End time: 17:50:14 on Jan 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:14 on Jan 04,2024
# vcom ../hdl/fulladder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fulladder
# -- Compiling architecture behavior of fulladder
# End time: 17:50:14 on Jan 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:14 on Jan 04,2024
# vcom ../hdl/voter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity voter
# -- Compiling architecture behavior of voter
# End time: 17:50:14 on Jan 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:14 on Jan 04,2024
# vcom ../hdl/DDR_to_SDR_converter_EU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DDR_to_SDR_converter_EU
# -- Compiling architecture rtl of DDR_to_SDR_converter_EU
# End time: 17:50:14 on Jan 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:14 on Jan 04,2024
# vcom ../hdl/DDR_to_SDR_converter_CU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DDR_to_SDR_converter_CU
# -- Compiling architecture fsm of DDR_to_SDR_converter_CU
# End time: 17:50:14 on Jan 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:14 on Jan 04,2024
# vcom ../hdl/DDR_to_SDR_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DDR_to_SDR_converter
# -- Compiling architecture rtl of DDR_to_SDR_converter
# End time: 17:50:14 on Jan 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:14 on Jan 04,2024
# vcom ./tb/clk_rst_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_rst_generator
# -- Compiling architecture behavior of clk_rst_generator
# End time: 17:50:14 on Jan 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:14 on Jan 04,2024
# vcom ./tb/sampler_monitor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity sampler_monitor
# -- Compiling architecture tb of sampler_monitor
# End time: 17:50:14 on Jan 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:14 on Jan 04,2024
# vcom ./tb/sampler_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity sampler_driver
# -- Compiling architecture tb of sampler_driver
# End time: 17:50:14 on Jan 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:50:15 on Jan 04,2024
# vcom ./tb/sampler_testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity sampler_testbench
# -- Compiling architecture tb of sampler_testbench
# End time: 17:50:15 on Jan 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 10ps work.sampler_testbench -voptargs="+acc" 
# Start time: 17:50:15 on Jan 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.sampler_testbench(tb)
# Loading work.clk_rst_generator(behavior)
# Loading work.ddr_to_sdr_converter(rtl)
# Loading work.ddr_to_sdr_converter_eu(rtl)
# Loading work.d_flipflop(behavior)
# Loading work.dff_negedge(behavior)
# Loading work.voter(behavior)
# Loading work.fulladder(behavior)
# Loading work.halfadder(behavior)
# Loading work.reg(behavior)
# Loading work.t_flipflop(behavior)
# Loading work.ddr_to_sdr_converter_cu(fsm)
# Loading work.sampler_monitor(tb)
# Loading work.sampler_driver(tb)
# End time: 17:50:15 on Jan 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
