
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 928.566 ; gain = 234.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [D:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/new/Top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Github/methane/methane_fpga/methane_fpga.runs/synth_1/.Xil/Vivado-8120-DEDSEC3/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/Github/methane/methane_fpga/methane_fpga.runs/synth_1/.Xil/Vivado-8120-DEDSEC3/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'MidiProc' [D:/Github/methane/methane_fpga/chisel/output/MidiProc.sv:214]
INFO: [Synth 8-6157] synthesizing module 'UART_rx' [D:/Github/methane/methane_fpga/chisel/output/MidiProc.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'UART_rx' (2#1) [D:/Github/methane/methane_fpga/chisel/output/MidiProc.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'MidiProc' (3#1) [D:/Github/methane/methane_fpga/chisel/output/MidiProc.sv:214]
WARNING: [Synth 8-689] width (33) of port connection 'io_freq' does not match port width (32) of module 'MidiProc' [D:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/new/Top.sv:35]
INFO: [Synth 8-6157] synthesizing module 'ADSR' [D:/Github/methane/methane_fpga/chisel/output/ADSR.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'ADSR' (4#1) [D:/Github/methane/methane_fpga/chisel/output/ADSR.sv:53]
WARNING: [Synth 8-7023] instance 'adsr' of module 'ADSR' has 10 connections declared, but only 6 given [D:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/new/Top.sv:42]
INFO: [Synth 8-6157] synthesizing module 'Oscillator' [D:/Github/methane/methane_fpga/chisel/output/Oscillator.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'Oscillator' (5#1) [D:/Github/methane/methane_fpga/chisel/output/Oscillator.sv:53]
WARNING: [Synth 8-689] width (33) of port connection 'io_freq' does not match port width (32) of module 'Oscillator' [D:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/new/Top.sv:55]
INFO: [Synth 8-6157] synthesizing module 'VCA' [D:/Github/methane/methane_fpga/chisel/output/VCA.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'VCA' (6#1) [D:/Github/methane/methane_fpga/chisel/output/VCA.sv:2]
INFO: [Synth 8-6157] synthesizing module 'I2S' [D:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/new/I2S.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'I2S' (7#1) [D:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/new/I2S.sv:1]
INFO: [Synth 8-6157] synthesizing module 'UART_tx' [D:/Github/methane/methane_fpga/chisel/output/UART_tx.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'UART_tx' (8#1) [D:/Github/methane/methane_fpga/chisel/output/UART_tx.sv:53]
WARNING: [Synth 8-3848] Net adsr_cv in module/entity Top does not have driver. [D:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/new/Top.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'Top' (9#1) [D:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/new/Top.sv:1]
WARNING: [Synth 8-3331] design VCA has unconnected port clock
WARNING: [Synth 8-3331] design VCA has unconnected port reset
WARNING: [Synth 8-3331] design ADSR has unconnected port io_en
WARNING: [Synth 8-3331] design MidiProc has unconnected port io_en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1003.410 ; gain = 309.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.410 ; gain = 309.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.410 ; gain = 309.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1003.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'cw0'
Finished Parsing XDC File [d:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'cw0'
Parsing XDC File [D:/Github/methane/methane_fpga/methane_fpga.srcs/constrs_1/new/m_cstr1.xdc]
Finished Parsing XDC File [D:/Github/methane/methane_fpga/methane_fpga.srcs/constrs_1/new/m_cstr1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Github/methane/methane_fpga/methane_fpga.srcs/constrs_1/new/m_cstr1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1127.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1127.590 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1127.590 ; gain = 433.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1127.590 ; gain = 433.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in_50M. (constraint file  d:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in_50M. (constraint file  d:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for cw0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1127.590 ; gain = 433.617
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Github/methane/methane_fpga/chisel/output/ADSR.sv:107]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Github/methane/methane_fpga/chisel/output/ADSR.sv:99]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ADSR'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 |                              000
                  iSTATE |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
*
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ADSR'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1127.590 ; gain = 433.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MidiProc 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ADSR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module Oscillator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module VCA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module I2S 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module UART_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'i2s/L_r_reg[15:0]' into 'i2s/R_r_reg[15:0]' [D:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/new/I2S.sv:50]
DSP Report: Generating DSP vca/io_out0, operation Mode is: A*B.
DSP Report: operator vca/io_out0 is absorbed into DSP vca/io_out0.
WARNING: [Synth 8-3331] design ADSR has unconnected port io_en
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_tx/inDataReg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_tx/inDataReg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_tx/inDataReg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_tx/inDataReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_tx/inDataReg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_tx/inDataReg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_tx/inDataReg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_tx/inDataReg_reg[0] )
INFO: [Synth 8-3886] merging instance 'adsr/attack_slope_reg[0]' (FDR) to 'adsr/attack_slope_reg[1]'
INFO: [Synth 8-3886] merging instance 'adsr/decay_slope_reg[0]' (FDR) to 'adsr/decay_slope_reg[15]'
INFO: [Synth 8-3886] merging instance 'adsr/release_slope_reg[0]' (FDR) to 'adsr/release_slope_reg[1]'
INFO: [Synth 8-3886] merging instance 'adsr/attack_slope_reg[1]' (FDR) to 'adsr/attack_slope_reg[2]'
INFO: [Synth 8-3886] merging instance 'adsr/decay_slope_reg[1]' (FDR) to 'adsr/decay_slope_reg[15]'
INFO: [Synth 8-3886] merging instance 'adsr/release_slope_reg[1]' (FDR) to 'adsr/release_slope_reg[2]'
INFO: [Synth 8-3886] merging instance 'adsr/attack_slope_reg[2]' (FDR) to 'adsr/attack_slope_reg[3]'
INFO: [Synth 8-3886] merging instance 'adsr/decay_slope_reg[2]' (FDR) to 'adsr/decay_slope_reg[15]'
INFO: [Synth 8-3886] merging instance 'adsr/release_slope_reg[2]' (FDR) to 'adsr/release_slope_reg[3]'
INFO: [Synth 8-3886] merging instance 'adsr/attack_slope_reg[3]' (FDR) to 'adsr/attack_slope_reg[4]'
INFO: [Synth 8-3886] merging instance 'adsr/decay_slope_reg[3]' (FDR) to 'adsr/decay_slope_reg[15]'
INFO: [Synth 8-3886] merging instance 'adsr/release_slope_reg[3]' (FDR) to 'adsr/release_slope_reg[4]'
INFO: [Synth 8-3886] merging instance 'adsr/attack_slope_reg[4]' (FDR) to 'adsr/attack_slope_reg[5]'
INFO: [Synth 8-3886] merging instance 'adsr/decay_slope_reg[4]' (FDR) to 'adsr/decay_slope_reg[15]'
INFO: [Synth 8-3886] merging instance 'adsr/release_slope_reg[4]' (FDR) to 'adsr/release_slope_reg[5]'
INFO: [Synth 8-3886] merging instance 'adsr/attack_slope_reg[5]' (FDR) to 'adsr/attack_slope_reg[6]'
INFO: [Synth 8-3886] merging instance 'adsr/decay_slope_reg[5]' (FDR) to 'adsr/decay_slope_reg[15]'
INFO: [Synth 8-3886] merging instance 'adsr/release_slope_reg[5]' (FDR) to 'adsr/release_slope_reg[6]'
INFO: [Synth 8-3886] merging instance 'adsr/attack_slope_reg[6]' (FDR) to 'adsr/attack_slope_reg[7]'
INFO: [Synth 8-3886] merging instance 'adsr/decay_slope_reg[6]' (FDR) to 'adsr/decay_slope_reg[15]'
INFO: [Synth 8-3886] merging instance 'adsr/release_slope_reg[6]' (FDR) to 'adsr/release_slope_reg[7]'
INFO: [Synth 8-3886] merging instance 'adsr/attack_slope_reg[7]' (FDR) to 'adsr/attack_slope_reg[8]'
INFO: [Synth 8-3886] merging instance 'adsr/decay_slope_reg[7]' (FDR) to 'adsr/decay_slope_reg[15]'
INFO: [Synth 8-3886] merging instance 'adsr/release_slope_reg[7]' (FDR) to 'adsr/release_slope_reg[8]'
INFO: [Synth 8-3886] merging instance 'adsr/attack_slope_reg[8]' (FDR) to 'adsr/attack_slope_reg[9]'
INFO: [Synth 8-3886] merging instance 'adsr/decay_slope_reg[8]' (FDR) to 'adsr/decay_slope_reg[15]'
INFO: [Synth 8-3886] merging instance 'adsr/release_slope_reg[8]' (FDR) to 'adsr/release_slope_reg[9]'
INFO: [Synth 8-3886] merging instance 'adsr/attack_slope_reg[9]' (FDR) to 'adsr/attack_slope_reg[10]'
INFO: [Synth 8-3886] merging instance 'adsr/decay_slope_reg[9]' (FDR) to 'adsr/decay_slope_reg[15]'
INFO: [Synth 8-3886] merging instance 'adsr/release_slope_reg[9]' (FDR) to 'adsr/release_slope_reg[10]'
INFO: [Synth 8-3886] merging instance 'adsr/attack_slope_reg[10]' (FDR) to 'adsr/attack_slope_reg[11]'
INFO: [Synth 8-3886] merging instance 'adsr/decay_slope_reg[10]' (FDR) to 'adsr/decay_slope_reg[15]'
INFO: [Synth 8-3886] merging instance 'adsr/release_slope_reg[10]' (FDR) to 'adsr/release_slope_reg[11]'
INFO: [Synth 8-3886] merging instance 'adsr/attack_slope_reg[11]' (FDR) to 'adsr/attack_slope_reg[12]'
INFO: [Synth 8-3886] merging instance 'adsr/decay_slope_reg[11]' (FDR) to 'adsr/decay_slope_reg[15]'
INFO: [Synth 8-3886] merging instance 'adsr/release_slope_reg[11]' (FDR) to 'adsr/release_slope_reg[12]'
INFO: [Synth 8-3886] merging instance 'adsr/attack_slope_reg[12]' (FDR) to 'adsr/attack_slope_reg[13]'
INFO: [Synth 8-3886] merging instance 'adsr/decay_slope_reg[12]' (FDR) to 'adsr/decay_slope_reg[15]'
INFO: [Synth 8-3886] merging instance 'adsr/release_slope_reg[12]' (FDR) to 'adsr/release_slope_reg[13]'
INFO: [Synth 8-3886] merging instance 'adsr/attack_slope_reg[13]' (FDR) to 'adsr/attack_slope_reg[14]'
INFO: [Synth 8-3886] merging instance 'adsr/decay_slope_reg[13]' (FDR) to 'adsr/decay_slope_reg[15]'
INFO: [Synth 8-3886] merging instance 'adsr/release_slope_reg[13]' (FDR) to 'adsr/release_slope_reg[14]'
INFO: [Synth 8-3886] merging instance 'adsr/attack_slope_reg[14]' (FDR) to 'adsr/attack_slope_reg[15]'
INFO: [Synth 8-3886] merging instance 'adsr/decay_slope_reg[14]' (FDR) to 'adsr/decay_slope_reg[15]'
INFO: [Synth 8-3886] merging instance 'adsr/release_slope_reg[14]' (FDR) to 'adsr/release_slope_reg[15]'
INFO: [Synth 8-3886] merging instance 'adsr/attack_slope_reg[15]' (FDR) to 'adsr/release_slope_reg[15]'
INFO: [Synth 8-3886] merging instance 'adsr/decay_slope_reg[15]' (FDR) to 'adsr/release_slope_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\midi_proc/uart_r/clkCnterReg_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1127.590 ; gain = 433.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------------+---------------+----------------+
|Module Name | RTL Object         | Depth x Width | Implemented As | 
+------------+--------------------+---------------+----------------+
|Top         | midi_proc/note_reg | 128x21        | Block RAM      | 
|Top         | osc1/idx_reg_rep   | 256x16        | Block RAM      | 
+------------+--------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VCA         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1135.453 ; gain = 441.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1137.238 ; gain = 443.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/new/I2S.sv:50]
INFO: [Synth 8-7053] The timing for the instance midi_proc/note_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance midi_proc/note_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance osc1/idx_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1161.516 ; gain = 467.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1167.281 ; gain = 473.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1167.281 ; gain = 473.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1167.281 ; gain = 473.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1167.281 ; gain = 473.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1167.281 ; gain = 473.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1167.281 ; gain = 473.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |clk_wiz_0  |     1|
|2     |CARRY4     |   161|
|3     |DSP48E1_1  |     1|
|4     |LUT1       |    27|
|5     |LUT2       |    75|
|6     |LUT3       |   455|
|7     |LUT4       |    20|
|8     |LUT5       |    33|
|9     |LUT6       |    51|
|10    |MUXF7      |     4|
|11    |RAMB18E1   |     1|
|12    |RAMB18E1_1 |     1|
|13    |FDCE       |    13|
|14    |FDRE       |   143|
|15    |IBUF       |     4|
|16    |OBUF       |    20|
+------+-----------+------+

Report Instance Areas: 
+------+------------+-----------+------+
|      |Instance    |Module     |Cells |
+------+------------+-----------+------+
|1     |top         |           |  1012|
|2     |  adsr      |ADSR       |   114|
|3     |  i2s       |I2S        |    26|
|4     |  midi_proc |MidiProc   |   100|
|5     |    uart_r  |UART_rx    |    64|
|6     |  osc1      |Oscillator |   730|
|7     |  vca       |VCA        |    14|
+------+------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1167.281 ; gain = 473.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1167.281 ; gain = 349.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 1167.281 ; gain = 473.309
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1174.492 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1176.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 1176.301 ; gain = 755.918
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1176.301 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Github/methane/methane_fpga/methane_fpga.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug  7 22:01:42 2023...
